<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: axi_decoder</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_axi_decoder'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_axi_decoder')">axi_decoder</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.31</td>
<td class="s10 cl rt"><a href="mod603.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod603.html#Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod603.html#Toggle" > 82.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod603.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/latest_main/gemini/design/mem_ss/sram_ss/axi_decoder.v')">/nfs_project/gemini/DV/mahmood/latest_main/gemini/design/mem_ss/sram_ss/axi_decoder.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_160365"  onclick="showContent('inst_tag_160365')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.axi_decoder</a></td>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"><a href="mod603.html#inst_tag_160365_Line" > 69.23</a></td>
<td class="s3 cl rt"><a href="mod603.html#inst_tag_160365_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod603.html#inst_tag_160365_Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod603.html#inst_tag_160365_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_160366"  onclick="showContent('inst_tag_160366')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.axi_decoder</a></td>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"><a href="mod603.html#inst_tag_160366_Line" > 69.23</a></td>
<td class="s3 cl rt"><a href="mod603.html#inst_tag_160366_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod603.html#inst_tag_160366_Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod603.html#inst_tag_160366_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_160367"  onclick="showContent('inst_tag_160367')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.axi_decoder</a></td>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"><a href="mod603.html#inst_tag_160367_Line" > 69.23</a></td>
<td class="s3 cl rt"><a href="mod603.html#inst_tag_160367_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod603.html#inst_tag_160367_Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod603.html#inst_tag_160367_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod603.html#inst_tag_160364"  onclick="showContent('inst_tag_160364')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.axi_decoder</a></td>
<td class="s8 cl rt"> 89.31</td>
<td class="s10 cl rt"><a href="mod603.html#inst_tag_160364_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod603.html#inst_tag_160364_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod603.html#inst_tag_160364_Toggle" > 82.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod603.html#inst_tag_160364_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_160365'>
<hr>
<a name="inst_tag_160365"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160365" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"><a href="mod603.html#inst_tag_160365_Line" > 69.23</a></td>
<td class="s3 cl rt"><a href="mod603.html#inst_tag_160365_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod603.html#inst_tag_160365_Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod603.html#inst_tag_160365_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod199.html#inst_tag_28198" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160366'>
<hr>
<a name="inst_tag_160366"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160366" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"><a href="mod603.html#inst_tag_160366_Line" > 69.23</a></td>
<td class="s3 cl rt"><a href="mod603.html#inst_tag_160366_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod603.html#inst_tag_160366_Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod603.html#inst_tag_160366_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod199.html#inst_tag_28199" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160367'>
<hr>
<a name="inst_tag_160367"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160367" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"><a href="mod603.html#inst_tag_160367_Line" > 69.23</a></td>
<td class="s3 cl rt"><a href="mod603.html#inst_tag_160367_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod603.html#inst_tag_160367_Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod603.html#inst_tag_160367_Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod199.html#inst_tag_28200" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_160364'>
<hr>
<a name="inst_tag_160364"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_160364" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.31</td>
<td class="s10 cl rt"><a href="mod603.html#inst_tag_160364_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod603.html#inst_tag_160364_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod603.html#inst_tag_160364_Toggle" > 82.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod603.html#inst_tag_160364_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 82.24</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod199.html#inst_tag_28197" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_axi_decoder'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod603.html" >axi_decoder</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>86</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78                      	always@(*) begin
79         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
80         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
81         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
82                      	end
83                      
84                      	// Latch Read Control Info
85                      	always@(*) begin
86         1/1          		if(axi_r_data_rd_empty) begin
87         1/1          			rvalid 	&lt;= 1'b0;
88         1/1          			rlast 	&lt;= 1'b0;
89         1/1          			rresp	&lt;= 2'h0;
90         1/1          			rid	&lt;= 4'h0;
91         1/1          			rdata	&lt;= 32'h0;
92                      		end
93                      		else begin
94         1/1          			rvalid 	&lt;= 1'b1;
95         1/1          			rlast 	&lt;= rlast_w;
96         1/1          			rresp	&lt;= rresp_w;
97         1/1          			rid	&lt;= rid_w;
98         1/1          			rdata	&lt;= rdata_w;
99                      		end
100                     
101        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
102        1/1          			axi_r_data_rd_req &lt;= 1'b1;
103                     		else
104        1/1          			axi_r_data_rd_req &lt;= 1'b0;
105                     	end	
106                     
107                     	always@(posedge clk, negedge resetn)
108                     	begin
109        1/1          		if(~resetn)
110                     		begin
111        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
112        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
113        1/1          			axi_w_data_wr_req &lt;= 1'h0;
114        1/1          			axi_w_data_wr_din &lt;= 77'h0;
115        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
116        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
117                     		end
118                     		else 
119                     		begin
120        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
121        1/1          				axi_aw_cntl_wr_req &lt;= 1;
122        1/1          				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;
123                     			end
124                     			else begin
125        1/1          				axi_aw_cntl_wr_req &lt;= 0;
126        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
127                     			end
128                     
129        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
130        1/1          				axi_ar_cntl_wr_req &lt;= 1;
131        1/1          				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;
132                     			end
133                     			else begin
134        1/1          				axi_ar_cntl_wr_req &lt;= 0;
135        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
136                     			end
137        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
138        1/1          				axi_w_data_wr_req &lt;= 1;
139        1/1          				axi_w_data_wr_din &lt;= axi_wr_data;
140                     			end
141                     			else begin
142        1/1          				axi_w_data_wr_req &lt;= 0;
143        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod603.html" >axi_decoder</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       129
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod603.html" >axi_decoder</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">23</td>
<td class="rt">48.94 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">918</td>
<td class="rt">755</td>
<td class="rt">82.24 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">459</td>
<td class="rt">383</td>
<td class="rt">83.44 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">459</td>
<td class="rt">372</td>
<td class="rt">81.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">19</td>
<td class="rt">48.72 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">648</td>
<td class="rt">526</td>
<td class="rt">81.17 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">324</td>
<td class="rt">266</td>
<td class="rt">82.10 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">324</td>
<td class="rt">260</td>
<td class="rt">80.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">270</td>
<td class="rt">229</td>
<td class="rt">84.81 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">117</td>
<td class="rt">86.67 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">112</td>
<td class="rt">82.96 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>axi_wr_cntl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_rd_cntl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_data[39:36]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_w_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_r_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rlast_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rdata_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rresp_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_w[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rvalid_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod603.html" >axi_decoder</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86         		if(axi_r_data_rd_empty) begin
           		<font color = "green">-1-</font>  
87         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
88         			rlast 	<= 1'b0;
89         			rresp	<= 2'h0;
90         			rid	<= 4'h0;
91         			rdata	<= 32'h0;
92         		end
93         		else begin
94         			rvalid 	<= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
101        		if(~axi_r_data_rd_empty && rready)
           		<font color = "green">-1-</font>  
102        			axi_r_data_rd_req <= 1'b1;
           <font color = "green">			==></font>
103        		else
104        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109        		if(~resetn)
           		<font color = "green">-1-</font>  
110        		begin
111        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
112        			axi_aw_cntl_wr_din <= 30'h0;
113        			axi_w_data_wr_req <= 1'h0;
114        			axi_w_data_wr_din <= 77'h0;
115        			axi_ar_cntl_wr_req <= 1'h0;
116        			axi_ar_cntl_wr_din <= 30'h0;
117        		end
118        		else 
119        		begin
120        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "green">-2-</font>  
121        				axi_aw_cntl_wr_req <= 1;
           <font color = "green">				==></font>
122        				axi_aw_cntl_wr_din <= axi_wr_cntl;
123        			end
124        			else begin
125        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
126        				axi_aw_cntl_wr_din <= 30'h0;
127        			end
128        
129        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "green">-3-</font>  
130        				axi_ar_cntl_wr_req <= 1;
           <font color = "green">				==></font>
131        				axi_ar_cntl_wr_din <= axi_rd_cntl;
132        			end
133        			else begin
134        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
135        				axi_ar_cntl_wr_din <= 30'h0;
136        			end
137        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "green">-4-</font>  
138        				axi_w_data_wr_req <= 1;
           <font color = "green">				==></font>
139        				axi_w_data_wr_din <= axi_wr_data;
140        			end
141        			else begin
142        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160365'>
<a name="inst_tag_160365_Line"></a>
<b>Line Coverage for Instance : <a href="mod603.html#inst_tag_160365" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>39</td><td>27</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>86</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109</td><td>22</td><td>16</td><td>72.73</td></tr>
</table>
<pre class="code"><br clear=all>
78                      	always@(*) begin
79         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
80         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
81         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
82                      	end
83                      
84                      	// Latch Read Control Info
85                      	always@(*) begin
86         1/1          		if(axi_r_data_rd_empty) begin
87         1/1          			rvalid 	&lt;= 1'b0;
88         1/1          			rlast 	&lt;= 1'b0;
89         1/1          			rresp	&lt;= 2'h0;
90         1/1          			rid	&lt;= 4'h0;
91         1/1          			rdata	&lt;= 32'h0;
92                      		end
93                      		else begin
94         <font color = "red">0/1     ==>  			rvalid 	&lt;= 1'b1;</font>
95         <font color = "red">0/1     ==>  			rlast 	&lt;= rlast_w;</font>
96         <font color = "red">0/1     ==>  			rresp	&lt;= rresp_w;</font>
97         <font color = "red">0/1     ==>  			rid	&lt;= rid_w;</font>
98         <font color = "red">0/1     ==>  			rdata	&lt;= rdata_w;</font>
99                      		end
100                     
101        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
102        <font color = "red">0/1     ==>  			axi_r_data_rd_req &lt;= 1'b1;</font>
103                     		else
104        1/1          			axi_r_data_rd_req &lt;= 1'b0;
105                     	end	
106                     
107                     	always@(posedge clk, negedge resetn)
108                     	begin
109        1/1          		if(~resetn)
110                     		begin
111        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
112        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
113        1/1          			axi_w_data_wr_req &lt;= 1'h0;
114        1/1          			axi_w_data_wr_din &lt;= 77'h0;
115        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
116        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
117                     		end
118                     		else 
119                     		begin
120        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
121        <font color = "red">0/1     ==>  				axi_aw_cntl_wr_req &lt;= 1;</font>
122        <font color = "red">0/1     ==>  				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;</font>
123                     			end
124                     			else begin
125        1/1          				axi_aw_cntl_wr_req &lt;= 0;
126        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
127                     			end
128                     
129        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
130        <font color = "red">0/1     ==>  				axi_ar_cntl_wr_req &lt;= 1;</font>
131        <font color = "red">0/1     ==>  				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;</font>
132                     			end
133                     			else begin
134        1/1          				axi_ar_cntl_wr_req &lt;= 0;
135        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
136                     			end
137        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
138        <font color = "red">0/1     ==>  				axi_w_data_wr_req &lt;= 1;</font>
139        <font color = "red">0/1     ==>  				axi_w_data_wr_din &lt;= axi_wr_data;</font>
140                     			end
141                     			else begin
142        1/1          				axi_w_data_wr_req &lt;= 0;
143        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_160365_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod603.html#inst_tag_160365" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>12</td><td>4</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>12</td><td>4</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       129
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160365_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod603.html#inst_tag_160365" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">1</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">918</td>
<td class="rt">3</td>
<td class="rt">0.33  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">459</td>
<td class="rt">2</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">459</td>
<td class="rt">1</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">1</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">648</td>
<td class="rt">3</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">324</td>
<td class="rt">2</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">324</td>
<td class="rt">1</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">270</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>axi_wr_cntl[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_rd_cntl[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_data[39:36]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_w_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_r_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rlast_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_w[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rvalid_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160365_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod603.html#inst_tag_160365" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86         		if(axi_r_data_rd_empty) begin
           		<font color = "red">-1-</font>  
87         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
88         			rlast 	<= 1'b0;
89         			rresp	<= 2'h0;
90         			rid	<= 4'h0;
91         			rdata	<= 32'h0;
92         		end
93         		else begin
94         			rvalid 	<= 1'b1;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
101        		if(~axi_r_data_rd_empty && rready)
           		<font color = "red">-1-</font>  
102        			axi_r_data_rd_req <= 1'b1;
           <font color = "red">			==></font>
103        		else
104        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109        		if(~resetn)
           		<font color = "green">-1-</font>  
110        		begin
111        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
112        			axi_aw_cntl_wr_din <= 30'h0;
113        			axi_w_data_wr_req <= 1'h0;
114        			axi_w_data_wr_din <= 77'h0;
115        			axi_ar_cntl_wr_req <= 1'h0;
116        			axi_ar_cntl_wr_din <= 30'h0;
117        		end
118        		else 
119        		begin
120        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "red">-2-</font>  
121        				axi_aw_cntl_wr_req <= 1;
           <font color = "red">				==></font>
122        				axi_aw_cntl_wr_din <= axi_wr_cntl;
123        			end
124        			else begin
125        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
126        				axi_aw_cntl_wr_din <= 30'h0;
127        			end
128        
129        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "red">-3-</font>  
130        				axi_ar_cntl_wr_req <= 1;
           <font color = "red">				==></font>
131        				axi_ar_cntl_wr_din <= axi_rd_cntl;
132        			end
133        			else begin
134        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
135        				axi_ar_cntl_wr_din <= 30'h0;
136        			end
137        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "red">-4-</font>  
138        				axi_w_data_wr_req <= 1;
           <font color = "red">				==></font>
139        				axi_w_data_wr_din <= axi_wr_data;
140        			end
141        			else begin
142        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160366'>
<a name="inst_tag_160366_Line"></a>
<b>Line Coverage for Instance : <a href="mod603.html#inst_tag_160366" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>39</td><td>27</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>86</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109</td><td>22</td><td>16</td><td>72.73</td></tr>
</table>
<pre class="code"><br clear=all>
78                      	always@(*) begin
79         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
80         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
81         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
82                      	end
83                      
84                      	// Latch Read Control Info
85                      	always@(*) begin
86         1/1          		if(axi_r_data_rd_empty) begin
87         1/1          			rvalid 	&lt;= 1'b0;
88         1/1          			rlast 	&lt;= 1'b0;
89         1/1          			rresp	&lt;= 2'h0;
90         1/1          			rid	&lt;= 4'h0;
91         1/1          			rdata	&lt;= 32'h0;
92                      		end
93                      		else begin
94         <font color = "red">0/1     ==>  			rvalid 	&lt;= 1'b1;</font>
95         <font color = "red">0/1     ==>  			rlast 	&lt;= rlast_w;</font>
96         <font color = "red">0/1     ==>  			rresp	&lt;= rresp_w;</font>
97         <font color = "red">0/1     ==>  			rid	&lt;= rid_w;</font>
98         <font color = "red">0/1     ==>  			rdata	&lt;= rdata_w;</font>
99                      		end
100                     
101        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
102        <font color = "red">0/1     ==>  			axi_r_data_rd_req &lt;= 1'b1;</font>
103                     		else
104        1/1          			axi_r_data_rd_req &lt;= 1'b0;
105                     	end	
106                     
107                     	always@(posedge clk, negedge resetn)
108                     	begin
109        1/1          		if(~resetn)
110                     		begin
111        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
112        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
113        1/1          			axi_w_data_wr_req &lt;= 1'h0;
114        1/1          			axi_w_data_wr_din &lt;= 77'h0;
115        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
116        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
117                     		end
118                     		else 
119                     		begin
120        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
121        <font color = "red">0/1     ==>  				axi_aw_cntl_wr_req &lt;= 1;</font>
122        <font color = "red">0/1     ==>  				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;</font>
123                     			end
124                     			else begin
125        1/1          				axi_aw_cntl_wr_req &lt;= 0;
126        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
127                     			end
128                     
129        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
130        <font color = "red">0/1     ==>  				axi_ar_cntl_wr_req &lt;= 1;</font>
131        <font color = "red">0/1     ==>  				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;</font>
132                     			end
133                     			else begin
134        1/1          				axi_ar_cntl_wr_req &lt;= 0;
135        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
136                     			end
137        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
138        <font color = "red">0/1     ==>  				axi_w_data_wr_req &lt;= 1;</font>
139        <font color = "red">0/1     ==>  				axi_w_data_wr_din &lt;= axi_wr_data;</font>
140                     			end
141                     			else begin
142        1/1          				axi_w_data_wr_req &lt;= 0;
143        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_160366_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod603.html#inst_tag_160366" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>12</td><td>4</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>12</td><td>4</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       129
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160366_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod603.html#inst_tag_160366" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">1</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">918</td>
<td class="rt">3</td>
<td class="rt">0.33  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">459</td>
<td class="rt">2</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">459</td>
<td class="rt">1</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">1</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">648</td>
<td class="rt">3</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">324</td>
<td class="rt">2</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">324</td>
<td class="rt">1</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">270</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>axi_wr_cntl[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_rd_cntl[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_data[39:36]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_w_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_r_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rlast_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_w[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rvalid_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160366_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod603.html#inst_tag_160366" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86         		if(axi_r_data_rd_empty) begin
           		<font color = "red">-1-</font>  
87         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
88         			rlast 	<= 1'b0;
89         			rresp	<= 2'h0;
90         			rid	<= 4'h0;
91         			rdata	<= 32'h0;
92         		end
93         		else begin
94         			rvalid 	<= 1'b1;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
101        		if(~axi_r_data_rd_empty && rready)
           		<font color = "red">-1-</font>  
102        			axi_r_data_rd_req <= 1'b1;
           <font color = "red">			==></font>
103        		else
104        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109        		if(~resetn)
           		<font color = "green">-1-</font>  
110        		begin
111        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
112        			axi_aw_cntl_wr_din <= 30'h0;
113        			axi_w_data_wr_req <= 1'h0;
114        			axi_w_data_wr_din <= 77'h0;
115        			axi_ar_cntl_wr_req <= 1'h0;
116        			axi_ar_cntl_wr_din <= 30'h0;
117        		end
118        		else 
119        		begin
120        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "red">-2-</font>  
121        				axi_aw_cntl_wr_req <= 1;
           <font color = "red">				==></font>
122        				axi_aw_cntl_wr_din <= axi_wr_cntl;
123        			end
124        			else begin
125        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
126        				axi_aw_cntl_wr_din <= 30'h0;
127        			end
128        
129        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "red">-3-</font>  
130        				axi_ar_cntl_wr_req <= 1;
           <font color = "red">				==></font>
131        				axi_ar_cntl_wr_din <= axi_rd_cntl;
132        			end
133        			else begin
134        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
135        				axi_ar_cntl_wr_din <= 30'h0;
136        			end
137        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "red">-4-</font>  
138        				axi_w_data_wr_req <= 1;
           <font color = "red">				==></font>
139        				axi_w_data_wr_din <= axi_wr_data;
140        			end
141        			else begin
142        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160367'>
<a name="inst_tag_160367_Line"></a>
<b>Line Coverage for Instance : <a href="mod603.html#inst_tag_160367" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>39</td><td>27</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>86</td><td>14</td><td>8</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>109</td><td>22</td><td>16</td><td>72.73</td></tr>
</table>
<pre class="code"><br clear=all>
78                      	always@(*) begin
79         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
80         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
81         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
82                      	end
83                      
84                      	// Latch Read Control Info
85                      	always@(*) begin
86         1/1          		if(axi_r_data_rd_empty) begin
87         1/1          			rvalid 	&lt;= 1'b0;
88         1/1          			rlast 	&lt;= 1'b0;
89         1/1          			rresp	&lt;= 2'h0;
90         1/1          			rid	&lt;= 4'h0;
91         1/1          			rdata	&lt;= 32'h0;
92                      		end
93                      		else begin
94         <font color = "red">0/1     ==>  			rvalid 	&lt;= 1'b1;</font>
95         <font color = "red">0/1     ==>  			rlast 	&lt;= rlast_w;</font>
96         <font color = "red">0/1     ==>  			rresp	&lt;= rresp_w;</font>
97         <font color = "red">0/1     ==>  			rid	&lt;= rid_w;</font>
98         <font color = "red">0/1     ==>  			rdata	&lt;= rdata_w;</font>
99                      		end
100                     
101        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
102        <font color = "red">0/1     ==>  			axi_r_data_rd_req &lt;= 1'b1;</font>
103                     		else
104        1/1          			axi_r_data_rd_req &lt;= 1'b0;
105                     	end	
106                     
107                     	always@(posedge clk, negedge resetn)
108                     	begin
109        1/1          		if(~resetn)
110                     		begin
111        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
112        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
113        1/1          			axi_w_data_wr_req &lt;= 1'h0;
114        1/1          			axi_w_data_wr_din &lt;= 77'h0;
115        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
116        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
117                     		end
118                     		else 
119                     		begin
120        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
121        <font color = "red">0/1     ==>  				axi_aw_cntl_wr_req &lt;= 1;</font>
122        <font color = "red">0/1     ==>  				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;</font>
123                     			end
124                     			else begin
125        1/1          				axi_aw_cntl_wr_req &lt;= 0;
126        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
127                     			end
128                     
129        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
130        <font color = "red">0/1     ==>  				axi_ar_cntl_wr_req &lt;= 1;</font>
131        <font color = "red">0/1     ==>  				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;</font>
132                     			end
133                     			else begin
134        1/1          				axi_ar_cntl_wr_req &lt;= 0;
135        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
136                     			end
137        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
138        <font color = "red">0/1     ==>  				axi_w_data_wr_req &lt;= 1;</font>
139        <font color = "red">0/1     ==>  				axi_w_data_wr_din &lt;= axi_wr_data;</font>
140                     			end
141                     			else begin
142        1/1          				axi_w_data_wr_req &lt;= 0;
143        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_160367_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod603.html#inst_tag_160367" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>12</td><td>4</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>12</td><td>4</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       129
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160367_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod603.html#inst_tag_160367" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">1</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">918</td>
<td class="rt">3</td>
<td class="rt">0.33  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">459</td>
<td class="rt">2</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">459</td>
<td class="rt">1</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">1</td>
<td class="rt">2.56  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">648</td>
<td class="rt">3</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">324</td>
<td class="rt">2</td>
<td class="rt">0.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">324</td>
<td class="rt">1</td>
<td class="rt">0.31  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">270</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>axi_wr_cntl[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_rd_cntl[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_data[39:36]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_w_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_r_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rlast_w</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rdata_w[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rresp_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_w[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rvalid_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160367_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod603.html#inst_tag_160367" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86         		if(axi_r_data_rd_empty) begin
           		<font color = "red">-1-</font>  
87         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
88         			rlast 	<= 1'b0;
89         			rresp	<= 2'h0;
90         			rid	<= 4'h0;
91         			rdata	<= 32'h0;
92         		end
93         		else begin
94         			rvalid 	<= 1'b1;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
101        		if(~axi_r_data_rd_empty && rready)
           		<font color = "red">-1-</font>  
102        			axi_r_data_rd_req <= 1'b1;
           <font color = "red">			==></font>
103        		else
104        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109        		if(~resetn)
           		<font color = "green">-1-</font>  
110        		begin
111        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
112        			axi_aw_cntl_wr_din <= 30'h0;
113        			axi_w_data_wr_req <= 1'h0;
114        			axi_w_data_wr_din <= 77'h0;
115        			axi_ar_cntl_wr_req <= 1'h0;
116        			axi_ar_cntl_wr_din <= 30'h0;
117        		end
118        		else 
119        		begin
120        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "red">-2-</font>  
121        				axi_aw_cntl_wr_req <= 1;
           <font color = "red">				==></font>
122        				axi_aw_cntl_wr_din <= axi_wr_cntl;
123        			end
124        			else begin
125        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
126        				axi_aw_cntl_wr_din <= 30'h0;
127        			end
128        
129        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "red">-3-</font>  
130        				axi_ar_cntl_wr_req <= 1;
           <font color = "red">				==></font>
131        				axi_ar_cntl_wr_din <= axi_rd_cntl;
132        			end
133        			else begin
134        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
135        				axi_ar_cntl_wr_din <= 30'h0;
136        			end
137        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "red">-4-</font>  
138        				axi_w_data_wr_req <= 1;
           <font color = "red">				==></font>
139        				axi_w_data_wr_din <= axi_wr_data;
140        			end
141        			else begin
142        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_160364'>
<a name="inst_tag_160364_Line"></a>
<b>Line Coverage for Instance : <a href="mod603.html#inst_tag_160364" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>79</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>86</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78                      	always@(*) begin
79         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
80         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
81         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
82                      	end
83                      
84                      	// Latch Read Control Info
85                      	always@(*) begin
86         1/1          		if(axi_r_data_rd_empty) begin
87         1/1          			rvalid 	&lt;= 1'b0;
88         1/1          			rlast 	&lt;= 1'b0;
89         1/1          			rresp	&lt;= 2'h0;
90         1/1          			rid	&lt;= 4'h0;
91         1/1          			rdata	&lt;= 32'h0;
92                      		end
93                      		else begin
94         1/1          			rvalid 	&lt;= 1'b1;
95         1/1          			rlast 	&lt;= rlast_w;
96         1/1          			rresp	&lt;= rresp_w;
97         1/1          			rid	&lt;= rid_w;
98         1/1          			rdata	&lt;= rdata_w;
99                      		end
100                     
101        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
102        1/1          			axi_r_data_rd_req &lt;= 1'b1;
103                     		else
104        1/1          			axi_r_data_rd_req &lt;= 1'b0;
105                     	end	
106                     
107                     	always@(posedge clk, negedge resetn)
108                     	begin
109        1/1          		if(~resetn)
110                     		begin
111        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
112        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
113        1/1          			axi_w_data_wr_req &lt;= 1'h0;
114        1/1          			axi_w_data_wr_din &lt;= 77'h0;
115        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
116        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
117                     		end
118                     		else 
119                     		begin
120        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
121        1/1          				axi_aw_cntl_wr_req &lt;= 1;
122        1/1          				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;
123                     			end
124                     			else begin
125        1/1          				axi_aw_cntl_wr_req &lt;= 0;
126        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
127                     			end
128                     
129        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
130        1/1          				axi_ar_cntl_wr_req &lt;= 1;
131        1/1          				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;
132                     			end
133                     			else begin
134        1/1          				axi_ar_cntl_wr_req &lt;= 0;
135        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
136                     			end
137        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
138        1/1          				axi_w_data_wr_req &lt;= 1;
139        1/1          				axi_w_data_wr_din &lt;= axi_wr_data;
140                     			end
141                     			else begin
142        1/1          				axi_w_data_wr_req &lt;= 0;
143        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_160364_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod603.html#inst_tag_160364" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>12</td><td>9</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       129
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       137
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_160364_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod603.html#inst_tag_160364" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">47</td>
<td class="rt">23</td>
<td class="rt">48.94 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">918</td>
<td class="rt">755</td>
<td class="rt">82.24 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">459</td>
<td class="rt">383</td>
<td class="rt">83.44 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">459</td>
<td class="rt">372</td>
<td class="rt">81.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">19</td>
<td class="rt">48.72 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">648</td>
<td class="rt">526</td>
<td class="rt">81.17 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">324</td>
<td class="rt">266</td>
<td class="rt">82.10 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">324</td>
<td class="rt">260</td>
<td class="rt">80.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">270</td>
<td class="rt">229</td>
<td class="rt">84.81 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">135</td>
<td class="rt">117</td>
<td class="rt">86.67 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">135</td>
<td class="rt">112</td>
<td class="rt">82.96 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[25:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>axi_wr_cntl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_wr_cntl[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_rd_cntl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>axi_rd_cntl[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_rd_cntl[29]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_wr_data[39:36]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>axi_w_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>axi_r_error</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rlast_w</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rdata_w[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rresp_w[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rid_w[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rvalid_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_160364_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod603.html#inst_tag_160364" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">101</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86         		if(axi_r_data_rd_empty) begin
           		<font color = "green">-1-</font>  
87         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
88         			rlast 	<= 1'b0;
89         			rresp	<= 2'h0;
90         			rid	<= 4'h0;
91         			rdata	<= 32'h0;
92         		end
93         		else begin
94         			rvalid 	<= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
101        		if(~axi_r_data_rd_empty && rready)
           		<font color = "green">-1-</font>  
102        			axi_r_data_rd_req <= 1'b1;
           <font color = "green">			==></font>
103        		else
104        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109        		if(~resetn)
           		<font color = "green">-1-</font>  
110        		begin
111        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
112        			axi_aw_cntl_wr_din <= 30'h0;
113        			axi_w_data_wr_req <= 1'h0;
114        			axi_w_data_wr_din <= 77'h0;
115        			axi_ar_cntl_wr_req <= 1'h0;
116        			axi_ar_cntl_wr_din <= 30'h0;
117        		end
118        		else 
119        		begin
120        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "green">-2-</font>  
121        				axi_aw_cntl_wr_req <= 1;
           <font color = "green">				==></font>
122        				axi_aw_cntl_wr_din <= axi_wr_cntl;
123        			end
124        			else begin
125        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
126        				axi_aw_cntl_wr_din <= 30'h0;
127        			end
128        
129        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "green">-3-</font>  
130        				axi_ar_cntl_wr_req <= 1;
           <font color = "green">				==></font>
131        				axi_ar_cntl_wr_din <= axi_rd_cntl;
132        			end
133        			else begin
134        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
135        				axi_ar_cntl_wr_din <= 30'h0;
136        			end
137        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "green">-4-</font>  
138        				axi_w_data_wr_req <= 1;
           <font color = "green">				==></font>
139        				axi_w_data_wr_din <= axi_wr_data;
140        			end
141        			else begin
142        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_160364">
    <li>
      <a href="#inst_tag_160364_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160364_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160364_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160364_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160365">
    <li>
      <a href="#inst_tag_160365_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160365_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160365_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160365_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160366">
    <li>
      <a href="#inst_tag_160366_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160366_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160366_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160366_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_160367">
    <li>
      <a href="#inst_tag_160367_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_160367_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_160367_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_160367_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_axi_decoder">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
