
---------- Begin Simulation Statistics ----------
final_tick                                20082242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    542                       # Simulator instruction rate (inst/s)
host_mem_usage                                8361576                       # Number of bytes of host memory used
host_op_rate                                      555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14011.63                       # Real time elapsed on the host
host_tick_rate                                1188405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7587561                       # Number of instructions simulated
sim_ops                                       7782538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016651                       # Number of seconds simulated
sim_ticks                                 16651494375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.361756                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  290988                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               298873                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                459                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4331                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            301852                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3185                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3889                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              704                       # Number of indirect misses.
system.cpu.branchPred.lookups                  334915                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12535                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          882                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1983664                       # Number of instructions committed
system.cpu.committedOps                       2013314                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212215                       # CPI: cycles per instruction
system.cpu.discardedOps                          9029                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1088238                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80140                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           546014                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2007966                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311312                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      390                       # number of quiesce instructions executed
system.cpu.numCycles                          6371955                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1372296     68.16%     68.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1708      0.08%     68.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                  80726      4.01%     72.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                558584     27.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2013314                       # Class of committed instruction
system.cpu.quiesceCycles                     20270436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4363989                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        512929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              167614                       # Transaction distribution
system.membus.trans_dist::ReadResp             170865                       # Transaction distribution
system.membus.trans_dist::WriteReq              89769                       # Transaction distribution
system.membus.trans_dist::WriteResp             89769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          214                       # Transaction distribution
system.membus.trans_dist::WriteClean               52                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2931                       # Transaction distribution
system.membus.trans_dist::ReadExReq               101                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           204                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       253213                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        253213                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       507337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       515723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       506426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       506426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1031094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16205292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16205292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16449460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            767277                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000616                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024821                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  766804     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     473      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              767277                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1293685049                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8506875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8727015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1625875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6325725                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1018875050                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15580750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       206336                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       206336                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       372033                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       372033                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1040384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1156738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16646144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18409964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1924971500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1577935138                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    991809000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3935743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2951807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3935743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10823293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3935743                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2951807                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6887550                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3935743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6887550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6887550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17710843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2951807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6887550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9839357                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2951807                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1014924                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3966731                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2951807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9839357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1014924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13806088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       167197                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       167197                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        86016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        86016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       495616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       506426                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16205292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       304096                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       304096    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       304096                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    723062500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    921988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1931146795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15742971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23614457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1970504224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39357429                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39417483                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78774912                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1970504224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55160455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23614457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2049279136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5177344                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21233664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11075584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19595264                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4046848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       346112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2476032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35421686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    928835314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    310923685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1275180685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511646571                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    665140542                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1176787113                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35421686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1440481885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    976064228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2451967798                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       195008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       196224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       195008                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       195008                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3047                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3066                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11711141                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73026                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11784168                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11711141                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11711141                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11711141                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73026                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11784168                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10682368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10718636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5177344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5522048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       166912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              167484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        80896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              86282                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    641526085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1014924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1103084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             643704148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1022371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15742971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    310923685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3935743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            331624770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1022371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15803026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    952449771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3935743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1014924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1103084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            975328918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    247565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006461318000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              306046                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      167483                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86282                       # Number of write requests accepted
system.mem_ctrls.readBursts                    167483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86282                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5395225690                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  836195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9785249440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32260.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58510.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       110                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155990                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80325                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                167482                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86282                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  147471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    221                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.553903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.058452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.989300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          415      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          337      1.96%      4.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      1.71%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          198      1.15%      7.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452      2.63%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          195      1.13%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          263      1.53%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.18%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14859     86.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     674.370968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1180.734191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           167     67.34%     67.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           29     11.69%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.40%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.21%     81.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           30     12.10%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.23%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.40%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     347.923387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    101.989413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    451.265658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            121     48.79%     48.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      5.65%     54.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      7.26%     61.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.23%     64.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.81%     65.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.40%     66.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.02%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.21%     69.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.21%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           72     29.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10703296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5522240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10718572                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5522048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       642.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       331.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    643.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    331.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16651351375                       # Total gap between requests
system.mem_ctrls.avgGap                      65617.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10666816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5176320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60054.670018167664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 640592115.024511218071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1014923.923307033605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1095397.181131378282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1095397.181131378282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15742971.417242545635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 310862189.508441686630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3935742.854310636409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       166912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        80896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1408540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9751386615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18907920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13546365                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15173809065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4379632500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343973353625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2584359875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70427.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58422.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71350.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47364.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57044394.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1069246.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4252044.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2523788.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12662188980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    900900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3091059520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     32485067.948718                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    183529629.742127                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       120875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545241750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7413066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  12669176500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       992614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           992614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       992614                       # number of overall hits
system.cpu.icache.overall_hits::total          992614                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3047                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3047                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3047                       # number of overall misses
system.cpu.icache.overall_misses::total          3047                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    132823750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    132823750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    132823750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    132823750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       995661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       995661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       995661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       995661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43591.647522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43591.647522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43591.647522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43591.647522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3047                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128102625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128102625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128102625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128102625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42042.213653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42042.213653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42042.213653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42042.213653                       # average overall mshr miss latency
system.cpu.icache.replacements                   2851                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       992614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          992614                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3047                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3047                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    132823750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    132823750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       995661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       995661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43591.647522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43591.647522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128102625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128102625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42042.213653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42042.213653                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.430632                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              853060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2851                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            299.214311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.430632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1994369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1994369                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       128477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           128477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       128477                       # number of overall hits
system.cpu.dcache.overall_hits::total          128477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          397                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            397                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          397                       # number of overall misses
system.cpu.dcache.overall_misses::total           397                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31814875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31814875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31814875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31814875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       128874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       128874                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       128874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       128874                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003081                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003081                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003081                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80138.224181                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80138.224181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80138.224181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80138.224181                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.dcache.writebacks::total               214                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4170                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4170                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23775000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23775000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23775000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23775000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9064625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9064625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77950.819672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77950.819672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77950.819672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77950.819672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.770983                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.770983                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    294                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16207500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16207500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75735.981308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75735.981308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          417                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          417                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15049125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15049125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9064625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9064625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73770.220588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73770.220588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21737.709832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21737.709832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15607375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15607375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85286.202186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85286.202186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3753                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3753                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8725875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8725875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86394.801980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86394.801980                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       253213                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       253213                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2645222000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2645222000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10446.627938                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10446.627938                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44964                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44964                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       208249                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       208249                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2551883174                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2551883174                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12253.999654                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12253.999654                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.399054                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.057803                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.399054                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2541506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2541506                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082242500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20082391250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    542                       # Simulator instruction rate (inst/s)
host_mem_usage                                8361576                       # Number of bytes of host memory used
host_op_rate                                      555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14011.72                       # Real time elapsed on the host
host_tick_rate                                1188408                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7587570                       # Number of instructions simulated
sim_ops                                       7782553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016652                       # Number of seconds simulated
sim_ticks                                 16651643125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.360470                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  290990                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               298879                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                460                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4333                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            301853                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3185                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                  334923                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12537                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          882                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1983673                       # Number of instructions committed
system.cpu.committedOps                       2013329                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.212320                       # CPI: cycles per instruction
system.cpu.discardedOps                          9036                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1088257                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80141                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           546015                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2008156                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311301                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      390                       # number of quiesce instructions executed
system.cpu.numCycles                          6372193                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       390                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1372304     68.16%     68.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1708      0.08%     68.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                  80732      4.01%     72.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                558584     27.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2013329                       # Class of committed instruction
system.cpu.quiesceCycles                     20270436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4364037                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        512933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              167614                       # Transaction distribution
system.membus.trans_dist::ReadResp             170867                       # Transaction distribution
system.membus.trans_dist::WriteReq              89769                       # Transaction distribution
system.membus.trans_dist::WriteResp             89769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          216                       # Transaction distribution
system.membus.trans_dist::WriteClean               52                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2931                       # Transaction distribution
system.membus.trans_dist::ReadExReq               101                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           206                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       253213                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        253213                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       507343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       515729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       506426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       506426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1031100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16205292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16205292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16449716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            767279                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000616                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024821                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  766806     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     473      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              767279                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1293699299                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8506875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8727015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1625875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6337225                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1018875050                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15580750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       206336                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       206336                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       372033                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       372033                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1040384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1156738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16646144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18409964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1924971500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1577935138                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    991809000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3935708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2951781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3935708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10823196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3935708                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2951781                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6887488                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3935708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6887488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6887488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17710685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2951781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6887488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9839269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2951781                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1014915                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3966696                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2951781                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9839269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1014915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13805965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       167197                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       167197                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        86016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        86016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       495616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       506426                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15859712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16205292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       304096                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       304096    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       304096                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    723062500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    921988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1931129544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15742831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23614246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1970486621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39357077                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39417131                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78774208                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1970486621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55159962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23614246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2049260829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5177344                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21233664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11075584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19595264                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4046848                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       346112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2476032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35421369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    928827016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    310920908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1275169294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    511642000                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    665134601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1176776601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35421369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1440469017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    976055509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2451945895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       195008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       196224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       195008                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       195008                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3047                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3066                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11711036                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73026                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11784062                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11711036                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11711036                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11711036                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73026                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11784062                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10682368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10718764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5177344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5522176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       166912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              167486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          268                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        80896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              86284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    641520354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1014915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1110761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             643706085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1030048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15742831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    310920908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3935708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            331629495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1030048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15802885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    952441262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3935708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1014915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1110761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            975335580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    247565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006461318000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              306052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      167485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86284                       # Number of write requests accepted
system.mem_ctrls.readBursts                    167485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86284                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5395225690                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  836205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9785301940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32260.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58510.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       110                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80325                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                167484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  147471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    221                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.553903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.058452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.989300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          415      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          337      1.96%      4.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      1.71%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          198      1.15%      7.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452      2.63%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          195      1.13%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          263      1.53%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.18%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14859     86.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     674.370968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1180.734191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           167     67.34%     67.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           29     11.69%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.40%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.21%     81.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           30     12.10%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.23%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.40%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      2.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     347.923387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    101.989413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    451.265658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            121     48.79%     48.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      5.65%     54.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      7.26%     61.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.23%     64.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.81%     65.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.40%     66.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      2.02%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.21%     69.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.40%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.21%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           72     29.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10703424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5522240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10718700                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5522176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       642.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       331.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    643.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    331.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16651675625                       # Total gap between requests
system.mem_ctrls.avgGap                      65617.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10666816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5176320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60054.133546655619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 640586392.581602931023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1014914.856938480050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1103074.324984970503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1095387.395890998654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15742830.784454490989                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 310859412.560224413872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3935707.696113622747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       166912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          268                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        80896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1408540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9751386615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18907920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13598865                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15173809065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4379632500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343973353625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2584359875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70427.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58422.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71350.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47218.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  56618690.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1069246.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4252044.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2523788.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12662188980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    900900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3091208270                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     32485067.948718                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    183529629.742127                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       120875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545241750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7413214750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  12669176500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       992627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           992627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       992627                       # number of overall hits
system.cpu.icache.overall_hits::total          992627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3047                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3047                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3047                       # number of overall misses
system.cpu.icache.overall_misses::total          3047                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    132823750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    132823750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    132823750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    132823750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       995674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       995674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       995674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       995674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43591.647522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43591.647522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43591.647522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43591.647522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3047                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3047                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3047                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128102625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128102625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128102625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128102625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42042.213653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42042.213653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42042.213653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42042.213653                       # average overall mshr miss latency
system.cpu.icache.replacements                   2851                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       992627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          992627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3047                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3047                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    132823750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    132823750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       995674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       995674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43591.647522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43591.647522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3047                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128102625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128102625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42042.213653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42042.213653                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.430655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2476503                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3224                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            768.146092                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.430655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1994395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1994395                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       128481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           128481                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       128481                       # number of overall hits
system.cpu.dcache.overall_hits::total          128481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          399                       # number of overall misses
system.cpu.dcache.overall_misses::total           399                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31934875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31934875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31934875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31934875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       128880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       128880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       128880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       128880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80037.280702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80037.280702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80037.280702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80037.280702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          216                       # number of writebacks
system.cpu.dcache.writebacks::total               216                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4170                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4170                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23892375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23892375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23892375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23892375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9064625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9064625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77825.325733                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77825.325733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77825.325733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77825.325733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2173.770983                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2173.770983                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    296                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80739                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80739                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75590.277778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75590.277778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          417                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          417                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15166500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15166500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9064625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9064625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73623.786408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73623.786408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21737.709832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21737.709832                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15607375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15607375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47925                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85286.202186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85286.202186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3753                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3753                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8725875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8725875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86394.801980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86394.801980                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       253213                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       253213                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2645222000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2645222000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10446.627938                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10446.627938                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44964                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44964                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       208249                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       208249                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2551883174                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2551883174                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12253.999654                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12253.999654                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.398952                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              132724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.858537                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.398952                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2541532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2541532                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20082391250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
