
---------- Begin Simulation Statistics ----------
final_tick                                33405409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190884                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425532                       # Number of bytes of host memory used
host_op_rate                                   358183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.07                       # Real time elapsed on the host
host_tick_rate                              476772632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13374442                       # Number of instructions simulated
sim_ops                                      25096308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033405                       # Number of seconds simulated
sim_ticks                                 33405409000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.681082                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503921                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32878                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1222                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34304096                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149676                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366685                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          206                       # TLB misses on write requests
system.cpu0.numCycles                        66810818                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32506722                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3374442                       # Number of instructions committed
system.cpu1.committedOps                      6179928                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             19.799034                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1957603                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     556888                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2029                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2917023                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        10961                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       56665957                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.050508                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1265623                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          182                       # TLB misses on write requests
system.cpu1.numCycles                        66810691                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3055562     49.44%     49.48% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.49% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.56% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.58% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.23%     52.81% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.16%     54.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     55.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2781002     45.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6179928                       # Class of committed instruction
system.cpu1.tickCycles                       10144734                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       397572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        796186                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2653252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5306569                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            283                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14820                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       387805                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9767                       # Transaction distribution
system.membus.trans_dist::ReadExReq            383794                       # Transaction distribution
system.membus.trans_dist::ReadExResp           383794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14820                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1194800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1194800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1194800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50330816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50330816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50330816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            398614                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  398614    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              398614                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2517496000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2105616250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730764                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730764                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635868                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635868                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635868                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635868                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21462694000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21462694000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21462694000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21462694000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366632                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366632                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366632                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366632                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485906                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485906                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485906                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485906                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13120.064700                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13120.064700                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13120.064700                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13120.064700                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635852                       # number of writebacks
system.cpu0.icache.writebacks::total          1635852                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635868                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635868                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635868                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635868                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19826826000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19826826000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19826826000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19826826000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485906                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485906                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485906                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485906                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12120.064700                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12120.064700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12120.064700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12120.064700                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635852                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635868                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635868                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21462694000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21462694000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485906                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485906                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13120.064700                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13120.064700                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635868                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635868                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19826826000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19826826000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485906                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485906                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12120.064700                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12120.064700                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999585                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366632                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635868                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.058010                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999585                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28568924                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28568924                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402018                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402018                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402018                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402018                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722665                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722665                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722665                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722665                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14403879500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14403879500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14403879500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14403879500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124683                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124683                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124683                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124683                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175205                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175205                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175205                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175205                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19931.613542                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19931.613542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19931.613542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19931.613542                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       421756                       # number of writebacks
system.cpu0.dcache.writebacks::total           421756                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85416                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85416                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637249                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637249                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637249                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637249                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11290431000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11290431000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11290431000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11290431000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154496                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154496                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154496                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154496                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17717.455814                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17717.455814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17717.455814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17717.455814                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637233                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466686                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466686                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6998886000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6998886000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14996.991553                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14996.991553                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6290116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6290116500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14021.815892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14021.815892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438406                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438406                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255979                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255979                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7404993500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7404993500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28928.128870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28928.128870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5000314500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5000314500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26505.213248                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26505.213248                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999610                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039267                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637249                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338601                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999610                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634713                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634713                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1256698                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1256698                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1256698                       # number of overall hits
system.cpu1.icache.overall_hits::total        1256698                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8882                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8882                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8882                       # number of overall misses
system.cpu1.icache.overall_misses::total         8882                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    253530000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    253530000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    253530000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    253530000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1265580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1265580                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1265580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1265580                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007018                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007018                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007018                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007018                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28544.246791                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28544.246791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28544.246791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28544.246791                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8866                       # number of writebacks
system.cpu1.icache.writebacks::total             8866                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8882                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8882                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    244648000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    244648000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    244648000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    244648000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007018                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007018                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007018                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007018                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27544.246791                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27544.246791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27544.246791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27544.246791                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8866                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1256698                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1256698                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    253530000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    253530000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1265580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1265580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007018                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28544.246791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28544.246791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    244648000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    244648000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007018                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007018                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27544.246791                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27544.246791                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999566                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1265580                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8882                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           142.488178                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999566                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10133522                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10133522                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2739167                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2739167                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2739167                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2739167                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       724167                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        724167                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       724167                       # number of overall misses
system.cpu1.dcache.overall_misses::total       724167                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  58853016000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  58853016000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  58853016000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  58853016000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3463334                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3463334                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3463334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3463334                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209095                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209095                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209095                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209095                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81269.950163                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81269.950163                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81269.950163                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81269.950163                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       356845                       # number of writebacks
system.cpu1.dcache.writebacks::total           356845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       352849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       352849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       352849                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       352849                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       371318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       371318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       371318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       371318                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  29315064000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29315064000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  29315064000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29315064000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107214                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78948.674721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78948.674721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78948.674721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78948.674721                       # average overall mshr miss latency
system.cpu1.dcache.replacements                371301                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       537961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         537961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16395                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16395                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    447069500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    447069500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       554356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       554356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029575                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029575                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27268.648978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27268.648978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    416845500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    416845500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25905.506184                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25905.506184                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2201206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2201206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       707772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       707772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  58405946500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  58405946500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2908978                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2908978                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243306                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243306                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82520.849228                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82520.849228                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       352545                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       352545                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       355227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       355227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28898218500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28898218500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122114                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122114                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81351.413322                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81351.413322                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3110484                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           371317                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.376896                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999595                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28077989                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28077989                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1634021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18091                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2254703                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1634021                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595605                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6986                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18091                       # number of overall hits
system.l2.overall_hits::total                 2254703                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            353227                       # number of demand (read+write) misses
system.l2.demand_misses::total                 398614                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1847                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41644                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1896                       # number of overall misses
system.l2.overall_misses::.cpu1.data           353227                       # number of overall misses
system.l2.overall_misses::total                398614                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    150629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3781877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    153070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  28473676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32559253000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    150629000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3781877500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    153070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  28473676500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32559253000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          371318                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2653317                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         371318                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2653317                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.213465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.951279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150232                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.213465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.951279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150232                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81553.329724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90814.463068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80733.122363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80610.135975                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81681.157711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81553.329724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90814.463068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80733.122363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80610.135975                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81681.157711                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              387806                       # number of writebacks
system.l2.writebacks::total                    387806                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       353227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            398614                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       353227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           398614                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    132159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3365437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    134110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  24941406500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28573113000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    132159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3365437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    134110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  24941406500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28573113000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.213465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.951279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.213465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.951279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150232                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71553.329724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80814.463068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70733.122363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70610.135975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71681.157711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71553.329724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80814.463068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70733.122363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70610.135975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71681.157711                       # average overall mshr miss latency
system.l2.replacements                         397778                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778601                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778601                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1644718                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1644718                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1644718                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1644718                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           78                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            78                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5091                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              383794                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3072150000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  28218887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31291037000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       355227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            543881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91275.476855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80594.074874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81530.813405                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         383794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2735570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  24717527000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27453097000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81275.476855                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70594.074874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71530.813405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1634021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1641007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1896                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    150629000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    153070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    303699000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1644750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.213465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81553.329724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80733.122363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81137.857334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1847                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    132159000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    134110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    266269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.213465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71553.329724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70733.122363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71137.857334                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            453609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    709727500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    254789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    964517000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.192095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88871.462559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82429.472663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87073.846709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    629867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    223879500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    853747000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.192095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78871.462559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72429.472663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77073.846709                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.154641                       # Cycle average of tags in use
system.l2.tags.total_refs                     5306491                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    398802                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.306079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.561178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.143362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      597.543667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.888004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      254.018431                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.583539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.248065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999174                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42851354                       # Number of tag accesses
system.l2.tags.data_accesses                 42851354                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        118208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2665216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        121344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22606528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25511296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       118208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       121344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        239552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24819520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24819520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         353227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              398614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       387805                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             387805                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3538589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         79783966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3632466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        676732561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763687581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3538589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3632466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7171054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      742979079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            742979079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      742979079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3538589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        79783966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3632466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       676732561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1506666660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    387795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    353149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000179900500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1158453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             364167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      398614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     387805                       # Number of write requests accepted
system.mem_ctrls.readBursts                    398614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   387805                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     92                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24331                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4658689750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1992610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12130977250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11689.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30439.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   353471                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  341962                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                398614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               387805                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  367096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    553.892241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   340.080759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   424.959899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18140     19.97%     19.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19315     21.26%     41.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5403      5.95%     47.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3414      3.76%     50.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2372      2.61%     53.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2066      2.27%     55.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1667      1.83%     57.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1805      1.99%     59.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36669     40.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90851                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.484219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.219922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.525423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          24040     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            71      0.29%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            31      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.332005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23801     98.45%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.16%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              111      0.46%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      0.81%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25505408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24816832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25511296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24819520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       763.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       742.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    742.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33405341500                       # Total gap between requests
system.mem_ctrls.avgGap                      42477.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       118208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2664320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       121344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22601536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24816832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3538588.615993296262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79757143.521278247237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3632465.628545365762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 676583124.607155799866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 742898612.616896986961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       353227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       387805                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     56377500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1645371750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56365500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10372862500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 830081017500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30523.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39510.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29728.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29366.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2140459.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            327797400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            174228450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1420909980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1012058820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2636805600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13472945790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1482038880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20526784920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.474887                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3711800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1115400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28578209000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            320885880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            170551095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1424537100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1012064040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2636805600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13505217480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1454862720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20524923915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.419177                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3639218750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1115400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28650790250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2109436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1166407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1644718                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          239905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           543881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          543880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1644750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464686                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4907588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1113936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7959885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209390080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67776320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46602368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              324904640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          397778                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24819584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3051095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3050812     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    283      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3051095                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5076603500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         562099232                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13344457                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         955935875                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453850902                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33405409000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
