{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Arquitetura.qsys Arquitetura.BAK.qsys " "Backing up file \"Arquitetura.qsys\" to \"Arquitetura.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1728869335375 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Arquitetura/synthesis/Arquitetura.v Arquitetura.BAK.v " "Backing up file \"Arquitetura/synthesis/Arquitetura.v\" to \"Arquitetura.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1728869335410 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Arquitetura.qsys " "Started upgrading IP component Qsys with file \"Arquitetura.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1728869335411 ""}
{ "Info" "" "" "2024.10.13.22:29:04 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.10.13.22:29:04 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1728869344553 ""}
{ "Info" "" "" "2024.10.13.22:29:04 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.10.13.22:29:04 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1728869344566 ""}
{ "Info" "Arquitetura_generation.rpt" "" "2024.10.13.22:29:12 Info: Saving generation log to C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura" {  } {  } 0 0 "2024.10.13.22:29:12 Info: Saving generation log to C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura" 0 0 "Shell" 0 -1 1728869352836 ""}
{ "Info" "" "" "2024.10.13.22:29:12 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.10.13.22:29:12 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1728869352837 ""}
{ "Info" "" "" "2024.10.13.22:29:12 Info: qsys-generate C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\simulation --family=\"Cyclone IV E\" --part=EP4CE22F17C6" {  } {  } 0 0 "2024.10.13.22:29:12 Info: qsys-generate C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\simulation --family=\"Cyclone IV E\" --part=EP4CE22F17C6" 0 0 "Shell" 0 -1 1728869352844 ""}
{ "Info" "Arquitetura.qsys" "" "2024.10.13.22:29:12 Info: Loading DE0-Nano" {  } {  } 0 0 "2024.10.13.22:29:12 Info: Loading DE0-Nano" 0 0 "Shell" 0 -1 1728869352893 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Reading input file" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Reading input file" 0 0 "Shell" 0 -1 1728869353256 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding A \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding A \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353260 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module A" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module A" 0 0 "Shell" 0 -1 1728869353260 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding B \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding B \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353261 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module B" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module B" 0 0 "Shell" 0 -1 1728869353262 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding Direction_Analogic \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding Direction_Analogic \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353262 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module Direction_Analogic" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module Direction_Analogic" 0 0 "Shell" 0 -1 1728869353276 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding TL \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding TL \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353277 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module TL" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module TL" 0 0 "Shell" 0 -1 1728869353277 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding TR \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding TR \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353278 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module TR" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module TR" 0 0 "Shell" 0 -1 1728869353278 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding X \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding X \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353279 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module X" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module X" 0 0 "Shell" 0 -1 1728869353279 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding clk_0 \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1728869353280 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1728869353280 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding data_A \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding data_A \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353281 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module data_A" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module data_A" 0 0 "Shell" 0 -1 1728869353282 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding data_B \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding data_B \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353283 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module data_B" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module data_B" 0 0 "Shell" 0 -1 1728869353284 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1728869353286 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1728869353290 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1728869353291 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1728869353292 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1728869353294 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1728869353295 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding reset_pulseCounter \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding reset_pulseCounter \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353295 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module reset_pulseCounter" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module reset_pulseCounter" 0 0 "Shell" 0 -1 1728869353296 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding screen \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding screen \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353296 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module screen" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module screen" 0 0 "Shell" 0 -1 1728869353297 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding select_button \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding select_button \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353297 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module select_button" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module select_button" 0 0 "Shell" 0 -1 1728869353298 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding start \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding start \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353298 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module start" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module start" 0 0 "Shell" 0 -1 1728869353298 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 23.1\]" 0 0 "Shell" 0 -1 1728869353299 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1728869353299 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding wrfull \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding wrfull \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353305 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module wrfull" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module wrfull" 0 0 "Shell" 0 -1 1728869353307 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding wrreg \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding wrreg \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353310 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module wrreg" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module wrreg" 0 0 "Shell" 0 -1 1728869353310 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Adding y \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Adding y \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869353311 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing module y" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing module y" 0 0 "Shell" 0 -1 1728869353312 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Building connections" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Building connections" 0 0 "Shell" 0 -1 1728869353312 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1728869353322 ""}
{ "Info" "" "" "2024.10.13.22:29:13 Info: Validating" {  } {  } 0 0 "2024.10.13.22:29:13 Info: Validating" 0 0 "Shell" 0 -1 1728869353324 ""}
{ "Info" "" "" "2024.10.13.22:29:14 Info: Done reading input file" {  } {  } 0 0 "2024.10.13.22:29:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1728869354016 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355148 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355148 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355148 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355149 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355149 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355149 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1728869355150 ""}
{ "Warning" "" "" "2024.10.13.22:29:15 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.10.13.22:29:15 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1728869355151 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355155 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355157 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355159 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1728869355162 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1728869355162 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355163 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869355163 ""}
{ "Info" "" "" "2024.10.13.22:29:15 Info: Arquitetura: Generating Arquitetura \"Arquitetura\" for SIM_VERILOG" {  } {  } 0 0 "2024.10.13.22:29:15 Info: Arquitetura: Generating Arquitetura \"Arquitetura\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1728869355791 ""}
{ "Info" "" "" "2024.10.13.22:29:27 Info: A: Starting RTL generation for module 'Arquitetura_A'" {  } {  } 0 0 "2024.10.13.22:29:27 Info: A: Starting RTL generation for module 'Arquitetura_A'" 0 0 "Shell" 0 -1 1728869367446 ""}
{ "Info" "}]" "" "2024.10.13.22:29:27 Info: A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0002_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0002_A_gen//Arquitetura_A_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0002_A_gen" {  } {  } 0 0 "2024.10.13.22:29:27 Info: A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0002_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0002_A_gen//Arquitetura_A_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0002_A_gen" 0 0 "Shell" 0 -1 1728869367447 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: A: Done RTL generation for module 'Arquitetura_A'" {  } {  } 0 0 "2024.10.13.22:29:29 Info: A: Done RTL generation for module 'Arquitetura_A'" 0 0 "Shell" 0 -1 1728869369031 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: A: \"Arquitetura\" instantiated altera_avalon_pio \"A\"" {  } {  } 0 0 "2024.10.13.22:29:29 Info: A: \"Arquitetura\" instantiated altera_avalon_pio \"A\"" 0 0 "Shell" 0 -1 1728869369054 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: Direction_Analogic: Starting RTL generation for module 'Arquitetura_Direction_Analogic'" {  } {  } 0 0 "2024.10.13.22:29:29 Info: Direction_Analogic: Starting RTL generation for module 'Arquitetura_Direction_Analogic'" 0 0 "Shell" 0 -1 1728869369070 ""}
{ "Info" "}]" "" "2024.10.13.22:29:29 Info: Direction_Analogic:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_Direction_Analogic --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0003_Direction_Analogic_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0003_Direction_Analogic_gen//Arquitetura_Direction_Analogic_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0003_Direction_Analogic_gen" {  } {  } 0 0 "2024.10.13.22:29:29 Info: Direction_Analogic:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_Direction_Analogic --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0003_Direction_Analogic_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0003_Direction_Analogic_gen//Arquitetura_Direction_Analogic_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0003_Direction_Analogic_gen" 0 0 "Shell" 0 -1 1728869369071 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: Direction_Analogic: Done RTL generation for module 'Arquitetura_Direction_Analogic'" {  } {  } 0 0 "2024.10.13.22:29:29 Info: Direction_Analogic: Done RTL generation for module 'Arquitetura_Direction_Analogic'" 0 0 "Shell" 0 -1 1728869369404 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: Direction_Analogic: \"Arquitetura\" instantiated altera_avalon_pio \"Direction_Analogic\"" {  } {  } 0 0 "2024.10.13.22:29:29 Info: Direction_Analogic: \"Arquitetura\" instantiated altera_avalon_pio \"Direction_Analogic\"" 0 0 "Shell" 0 -1 1728869369424 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: data_A: Starting RTL generation for module 'Arquitetura_data_A'" {  } {  } 0 0 "2024.10.13.22:29:29 Info: data_A: Starting RTL generation for module 'Arquitetura_data_A'" 0 0 "Shell" 0 -1 1728869369437 ""}
{ "Info" "}]" "" "2024.10.13.22:29:29 Info: data_A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_data_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0004_data_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0004_data_A_gen//Arquitetura_data_A_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0004_data_A_gen" {  } {  } 0 0 "2024.10.13.22:29:29 Info: data_A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_data_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0004_data_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0004_data_A_gen//Arquitetura_data_A_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0004_data_A_gen" 0 0 "Shell" 0 -1 1728869369438 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: data_A: Done RTL generation for module 'Arquitetura_data_A'" {  } {  } 0 0 "2024.10.13.22:29:29 Info: data_A: Done RTL generation for module 'Arquitetura_data_A'" 0 0 "Shell" 0 -1 1728869369762 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: data_A: \"Arquitetura\" instantiated altera_avalon_pio \"data_A\"" {  } {  } 0 0 "2024.10.13.22:29:29 Info: data_A: \"Arquitetura\" instantiated altera_avalon_pio \"data_A\"" 0 0 "Shell" 0 -1 1728869369777 ""}
{ "Info" "" "" "2024.10.13.22:29:29 Info: jtag_uart_0: Starting RTL generation for module 'Arquitetura_jtag_uart_0'" {  } {  } 0 0 "2024.10.13.22:29:29 Info: jtag_uart_0: Starting RTL generation for module 'Arquitetura_jtag_uart_0'" 0 0 "Shell" 0 -1 1728869369788 ""}
{ "Info" "}]" "" "2024.10.13.22:29:29 Info: jtag_uart_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Arquitetura_jtag_uart_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0005_jtag_uart_0_gen//Arquitetura_jtag_uart_0_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0005_jtag_uart_0_gen" {  } {  } 0 0 "2024.10.13.22:29:29 Info: jtag_uart_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Arquitetura_jtag_uart_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0005_jtag_uart_0_gen//Arquitetura_jtag_uart_0_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0005_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1728869369789 ""}
{ "Info" "" "" "2024.10.13.22:29:30 Info: jtag_uart_0: Done RTL generation for module 'Arquitetura_jtag_uart_0'" {  } {  } 0 0 "2024.10.13.22:29:30 Info: jtag_uart_0: Done RTL generation for module 'Arquitetura_jtag_uart_0'" 0 0 "Shell" 0 -1 1728869370233 ""}
{ "Info" "" "" "2024.10.13.22:29:30 Info: jtag_uart_0: \"Arquitetura\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.10.13.22:29:30 Info: jtag_uart_0: \"Arquitetura\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1728869370253 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: nios2_gen2_0: \"Arquitetura\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2024.10.13.22:29:31 Info: nios2_gen2_0: \"Arquitetura\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1728869371021 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: onchip_memory2_0: Starting RTL generation for module 'Arquitetura_onchip_memory2_0'" {  } {  } 0 0 "2024.10.13.22:29:31 Info: onchip_memory2_0: Starting RTL generation for module 'Arquitetura_onchip_memory2_0'" 0 0 "Shell" 0 -1 1728869371031 ""}
{ "Info" "}]" "" "2024.10.13.22:29:31 Info: onchip_memory2_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Arquitetura_onchip_memory2_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0006_onchip_memory2_0_gen//Arquitetura_onchip_memory2_0_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0006_onchip_memory2_0_gen" {  } {  } 0 0 "2024.10.13.22:29:31 Info: onchip_memory2_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Arquitetura_onchip_memory2_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0006_onchip_memory2_0_gen//Arquitetura_onchip_memory2_0_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0006_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1728869371031 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: onchip_memory2_0: Done RTL generation for module 'Arquitetura_onchip_memory2_0'" {  } {  } 0 0 "2024.10.13.22:29:31 Info: onchip_memory2_0: Done RTL generation for module 'Arquitetura_onchip_memory2_0'" 0 0 "Shell" 0 -1 1728869371473 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: onchip_memory2_0: \"Arquitetura\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.10.13.22:29:31 Info: onchip_memory2_0: \"Arquitetura\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1728869371506 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: reset_pulseCounter: Starting RTL generation for module 'Arquitetura_reset_pulseCounter'" {  } {  } 0 0 "2024.10.13.22:29:31 Info: reset_pulseCounter: Starting RTL generation for module 'Arquitetura_reset_pulseCounter'" 0 0 "Shell" 0 -1 1728869371521 ""}
{ "Info" "}]" "" "2024.10.13.22:29:31 Info: reset_pulseCounter:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_reset_pulseCounter --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0007_reset_pulseCounter_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0007_reset_pulseCounter_gen//Arquitetura_reset_pulseCounter_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0007_reset_pulseCounter_gen" {  } {  } 0 0 "2024.10.13.22:29:31 Info: reset_pulseCounter:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_reset_pulseCounter --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0007_reset_pulseCounter_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0007_reset_pulseCounter_gen//Arquitetura_reset_pulseCounter_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0007_reset_pulseCounter_gen" 0 0 "Shell" 0 -1 1728869371522 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: reset_pulseCounter: Done RTL generation for module 'Arquitetura_reset_pulseCounter'" {  } {  } 0 0 "2024.10.13.22:29:31 Info: reset_pulseCounter: Done RTL generation for module 'Arquitetura_reset_pulseCounter'" 0 0 "Shell" 0 -1 1728869371832 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: reset_pulseCounter: \"Arquitetura\" instantiated altera_avalon_pio \"reset_pulseCounter\"" {  } {  } 0 0 "2024.10.13.22:29:31 Info: reset_pulseCounter: \"Arquitetura\" instantiated altera_avalon_pio \"reset_pulseCounter\"" 0 0 "Shell" 0 -1 1728869371848 ""}
{ "Info" "" "" "2024.10.13.22:29:31 Info: sysid_qsys_0: \"Arquitetura\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2024.10.13.22:29:31 Info: sysid_qsys_0: \"Arquitetura\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1728869371873 ""}
{ "Info" "" "" "2024.10.13.22:29:42 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:42 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869382025 ""}
{ "Info" "" "" "2024.10.13.22:29:42 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:42 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869382468 ""}
{ "Info" "" "" "2024.10.13.22:29:42 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:42 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869382899 ""}
{ "Info" "" "" "2024.10.13.22:29:43 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:43 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869383328 ""}
{ "Info" "" "" "2024.10.13.22:29:43 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:43 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869383754 ""}
{ "Info" "" "" "2024.10.13.22:29:44 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:44 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869384190 ""}
{ "Info" "" "" "2024.10.13.22:29:44 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:44 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869384622 ""}
{ "Info" "" "" "2024.10.13.22:29:45 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:45 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869385182 ""}
{ "Info" "" "" "2024.10.13.22:29:45 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:45 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869385819 ""}
{ "Info" "" "" "2024.10.13.22:29:46 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:46 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869386280 ""}
{ "Info" "" "" "2024.10.13.22:29:46 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:46 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869386714 ""}
{ "Info" "" "" "2024.10.13.22:29:47 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:47 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869387167 ""}
{ "Info" "" "" "2024.10.13.22:29:47 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:47 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869387613 ""}
{ "Info" "" "" "2024.10.13.22:29:48 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:48 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869388046 ""}
{ "Info" "" "" "2024.10.13.22:29:48 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:48 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869388462 ""}
{ "Info" "" "" "2024.10.13.22:29:48 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:48 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869388909 ""}
{ "Info" "" "" "2024.10.13.22:29:49 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:49 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869389336 ""}
{ "Info" "" "" "2024.10.13.22:29:49 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:49 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869389745 ""}
{ "Info" "" "" "2024.10.13.22:29:50 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:29:50 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869390172 ""}
{ "Info" "" "" "2024.10.13.22:29:58 Info: mm_interconnect_0: \"Arquitetura\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.10.13.22:29:58 Info: mm_interconnect_0: \"Arquitetura\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1728869398909 ""}
{ "Info" "" "" "2024.10.13.22:29:58 Info: irq_mapper: \"Arquitetura\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.10.13.22:29:58 Info: irq_mapper: \"Arquitetura\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1728869398945 ""}
{ "Info" "" "" "2024.10.13.22:29:59 Info: rst_controller: \"Arquitetura\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.10.13.22:29:59 Info: rst_controller: \"Arquitetura\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1728869399004 ""}
{ "Info" "" "" "2024.10.13.22:29:59 Info: cpu: Starting RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.10.13.22:29:59 Info: cpu: Starting RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1728869399039 ""}
{ "Info" "  ]" "" "2024.10.13.22:29:59 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Arquitetura_nios2_gen2_0_cpu --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen//Arquitetura_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen" {  } {  } 0 0 "2024.10.13.22:29:59 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Arquitetura_nios2_gen2_0_cpu --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen//Arquitetura_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen" 0 0 "Shell" 0 -1 1728869399039 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*) Starting Nios II generation" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1728869402021 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1728869402023 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1728869402024 ""}
{ "Info" "Arquitetura_nios2_gen2_0_cpu_nios2_waves.do'" "" "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Creating 'C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen/" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Creating 'C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen/" 0 0 "Shell" 0 -1 1728869402025 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1728869402026 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1728869402026 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*) Done Nios II generation" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1728869402026 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: Done RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: Done RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1728869402028 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1728869402192 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1728869402225 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1728869402244 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1728869402266 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1728869402307 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1728869402330 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1728869402375 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1728869402406 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1728869402432 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1728869402504 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1728869402515 ""}
{ "Info" "" "" "2024.10.13.22:30:02 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.10.13.22:30:02 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1728869402537 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.13.22:30:02 Info: Reusing file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation/submodules" {  } {  } 0 0 "2024.10.13.22:30:02 Info: Reusing file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation/submodules" 0 0 "Shell" 0 -1 1728869402565 ""}
{ "Info" "" "" "2024.10.13.22:30:03 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.10.13.22:30:03 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1728869403366 ""}
{ "Info" "" "" "2024.10.13.22:30:03 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.10.13.22:30:03 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1728869403408 ""}
{ "Info" "" "" "2024.10.13.22:30:03 Info: Arquitetura: Done \"Arquitetura\" with 26 modules, 46 files" {  } {  } 0 0 "2024.10.13.22:30:03 Info: Arquitetura: Done \"Arquitetura\" with 26 modules, 46 files" 0 0 "Shell" 0 -1 1728869403409 ""}
{ "Info" "" "" "2024.10.13.22:30:03 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.13.22:30:03 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1728869403449 ""}
{ "Info" "" "" "2024.10.13.22:30:03 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.10.13.22:30:03 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1728869403449 ""}
{ "Info" "" "" "2024.10.13.22:30:03 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.10.13.22:30:03 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1728869403449 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.13.22:30:03 Info: sim-script-gen --spd=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\Arquitetura.spd --output-directory=C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" {  } {  } 0 0 "2024.10.13.22:30:03 Info: sim-script-gen --spd=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\Arquitetura.spd --output-directory=C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" 0 0 "Shell" 0 -1 1728869403450 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.13.22:30:03 Info: Doing: ip-make-simscript --spd=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\Arquitetura.spd --output-directory=C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" {  } {  } 0 0 "2024.10.13.22:30:03 Info: Doing: ip-make-simscript --spd=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\Arquitetura.spd --output-directory=C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" 0 0 "Shell" 0 -1 1728869403457 ""}
{ "Info" " directory:" "" "2024.10.13.22:30:04 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" {  } {  } 0 0 "2024.10.13.22:30:04 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" 0 0 "Shell" 0 -1 1728869404690 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.10.13.22:30:04 Info:     aldec" {  } {  } 0 0 "2024.10.13.22:30:04 Info:     aldec" 0 0 "Shell" 0 -1 1728869404691 ""}
{ "Info" " directory:" "" "2024.10.13.22:30:04 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" {  } {  } 0 0 "2024.10.13.22:30:04 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" 0 0 "Shell" 0 -1 1728869404695 ""}
{ "Info" "msim_setup.tcl" "" "2024.10.13.22:30:04 Info:     mentor" {  } {  } 0 0 "2024.10.13.22:30:04 Info:     mentor" 0 0 "Shell" 0 -1 1728869404696 ""}
{ "Info" "." "" "2024.10.13.22:30:04 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" {  } {  } 0 0 "2024.10.13.22:30:04 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation" 0 0 "Shell" 0 -1 1728869404696 ""}
{ "Info" "" "" "2024.10.13.22:30:04 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.10.13.22:30:04 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1728869404696 ""}
{ "Info" "" "" "2024.10.13.22:30:04 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.10.13.22:30:04 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1728869404696 ""}
{ "Info" "" "" "2024.10.13.22:30:04 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.10.13.22:30:04 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1728869404697 ""}
{ "Info" "" "" "2024.10.13.22:30:04 Info: qsys-generate C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura.qsys --block-symbol-file --output-directory=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura --family=\"Cyclone IV E\" --part=EP4CE22F17C6" {  } {  } 0 0 "2024.10.13.22:30:04 Info: qsys-generate C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura.qsys --block-symbol-file --output-directory=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura --family=\"Cyclone IV E\" --part=EP4CE22F17C6" 0 0 "Shell" 0 -1 1728869404697 ""}
{ "Info" "Arquitetura.qsys" "" "2024.10.13.22:30:04 Info: Loading DE0-Nano" {  } {  } 0 0 "2024.10.13.22:30:04 Info: Loading DE0-Nano" 0 0 "Shell" 0 -1 1728869404700 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Reading input file" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Reading input file" 0 0 "Shell" 0 -1 1728869405079 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding A \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding A \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405081 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module A" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module A" 0 0 "Shell" 0 -1 1728869405081 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding B \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding B \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405081 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module B" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module B" 0 0 "Shell" 0 -1 1728869405081 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding Direction_Analogic \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding Direction_Analogic \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405082 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module Direction_Analogic" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module Direction_Analogic" 0 0 "Shell" 0 -1 1728869405082 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding TL \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding TL \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405082 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module TL" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module TL" 0 0 "Shell" 0 -1 1728869405082 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding TR \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding TR \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405082 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module TR" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module TR" 0 0 "Shell" 0 -1 1728869405082 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding X \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding X \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405083 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module X" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module X" 0 0 "Shell" 0 -1 1728869405083 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding clk_0 \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1728869405083 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1728869405083 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding data_A \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding data_A \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405084 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module data_A" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module data_A" 0 0 "Shell" 0 -1 1728869405084 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding data_B \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding data_B \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405087 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module data_B" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module data_B" 0 0 "Shell" 0 -1 1728869405088 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1728869405089 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1728869405090 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1728869405090 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1728869405091 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1728869405092 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1728869405092 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding reset_pulseCounter \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding reset_pulseCounter \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405092 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module reset_pulseCounter" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module reset_pulseCounter" 0 0 "Shell" 0 -1 1728869405092 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding screen \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding screen \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405093 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module screen" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module screen" 0 0 "Shell" 0 -1 1728869405093 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding select_button \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding select_button \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405093 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module select_button" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module select_button" 0 0 "Shell" 0 -1 1728869405093 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding start \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding start \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405094 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module start" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module start" 0 0 "Shell" 0 -1 1728869405094 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 23.1\]" 0 0 "Shell" 0 -1 1728869405094 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1728869405094 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding wrfull \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding wrfull \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405095 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module wrfull" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module wrfull" 0 0 "Shell" 0 -1 1728869405095 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding wrreg \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding wrreg \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405095 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module wrreg" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module wrreg" 0 0 "Shell" 0 -1 1728869405095 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Adding y \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Adding y \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869405096 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing module y" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing module y" 0 0 "Shell" 0 -1 1728869405096 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Building connections" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Building connections" 0 0 "Shell" 0 -1 1728869405097 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1728869405099 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Validating" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Validating" 0 0 "Shell" 0 -1 1728869405104 ""}
{ "Info" "" "" "2024.10.13.22:30:05 Info: Done reading input file" {  } {  } 0 0 "2024.10.13.22:30:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1728869405698 ""}
{ "Info" "" "" "2024.10.13.22:30:06 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:06 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869406728 ""}
{ "Info" "" "" "2024.10.13.22:30:06 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:06 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869406728 ""}
{ "Warning" "" "" "2024.10.13.22:30:06 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.10.13.22:30:06 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.10.13.22:30:06 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.10.13.22:30:06 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1728869406729 ""}
{ "Info" "" "" "2024.10.13.22:30:06 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2024.10.13.22:30:06 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.\n2024.10.13.22:30:06 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:06 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:06 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2024.10.13.22:30:06 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.\n2024.10.13.22:30:06 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869406729 ""}
{ "Info" "" "" "2024.10.13.22:30:06 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:06 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869406734 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.13.22:30:07 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1728869407267 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1728869407267 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info:" {  } {  } 0 0 "2024.10.13.22:30:07 Info:" 0 0 "Shell" 0 -1 1728869407267 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1728869407272 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: qsys-generate C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura.qsys --synthesis=VERILOG --output-directory=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\synthesis --family=\"Cyclone IV E\" --part=EP4CE22F17C6" {  } {  } 0 0 "2024.10.13.22:30:07 Info: qsys-generate C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura.qsys --synthesis=VERILOG --output-directory=C:\\Users\\thiag\\Downloads\\CoLendaFPGA\\CoLendaFPGA\\DE0-Nano\\Arquitetura\\synthesis --family=\"Cyclone IV E\" --part=EP4CE22F17C6" 0 0 "Shell" 0 -1 1728869407274 ""}
{ "Info" "Arquitetura.qsys" "" "2024.10.13.22:30:07 Info: Loading DE0-Nano" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Loading DE0-Nano" 0 0 "Shell" 0 -1 1728869407278 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Reading input file" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Reading input file" 0 0 "Shell" 0 -1 1728869407664 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding A \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding A \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407665 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module A" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module A" 0 0 "Shell" 0 -1 1728869407665 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding B \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding B \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407666 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module B" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module B" 0 0 "Shell" 0 -1 1728869407666 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding Direction_Analogic \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding Direction_Analogic \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407666 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module Direction_Analogic" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module Direction_Analogic" 0 0 "Shell" 0 -1 1728869407666 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding TL \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding TL \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407666 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module TL" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module TL" 0 0 "Shell" 0 -1 1728869407666 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding TR \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding TR \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407667 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module TR" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module TR" 0 0 "Shell" 0 -1 1728869407667 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding X \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding X \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407667 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module X" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module X" 0 0 "Shell" 0 -1 1728869407667 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding clk_0 \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1728869407667 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1728869407668 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding data_A \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding data_A \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407669 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module data_A" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module data_A" 0 0 "Shell" 0 -1 1728869407669 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding data_B \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding data_B \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407670 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module data_B" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module data_B" 0 0 "Shell" 0 -1 1728869407670 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1728869407670 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1728869407671 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1728869407671 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1728869407672 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1728869407673 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1728869407673 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding reset_pulseCounter \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding reset_pulseCounter \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407674 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module reset_pulseCounter" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module reset_pulseCounter" 0 0 "Shell" 0 -1 1728869407674 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding screen \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding screen \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407674 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module screen" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module screen" 0 0 "Shell" 0 -1 1728869407675 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding select_button \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding select_button \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407681 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module select_button" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module select_button" 0 0 "Shell" 0 -1 1728869407681 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding start \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding start \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407681 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module start" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module start" 0 0 "Shell" 0 -1 1728869407681 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 23.1\]" 0 0 "Shell" 0 -1 1728869407682 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1728869407682 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding wrfull \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding wrfull \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407682 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module wrfull" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module wrfull" 0 0 "Shell" 0 -1 1728869407682 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding wrreg \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding wrreg \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407683 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module wrreg" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module wrreg" 0 0 "Shell" 0 -1 1728869407683 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Adding y \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Adding y \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1728869407683 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing module y" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing module y" 0 0 "Shell" 0 -1 1728869407684 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Building connections" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Building connections" 0 0 "Shell" 0 -1 1728869407688 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1728869407691 ""}
{ "Info" "" "" "2024.10.13.22:30:07 Info: Validating" {  } {  } 0 0 "2024.10.13.22:30:07 Info: Validating" 0 0 "Shell" 0 -1 1728869407693 ""}
{ "Info" "" "" "2024.10.13.22:30:08 Info: Done reading input file" {  } {  } 0 0 "2024.10.13.22:30:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1728869408259 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869409276 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869409276 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869409276 ""}
{ "Warning" "" "" "2024.10.13.22:30:09 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.10.13.22:30:09 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.10.13.22:30:09 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1728869409276 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869409276 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.13.22:30:09 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1728869409276 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1728869409277 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869409277 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1728869409277 ""}
{ "Info" "" "" "2024.10.13.22:30:09 Info: Arquitetura: Generating Arquitetura \"Arquitetura\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.10.13.22:30:09 Info: Arquitetura: Generating Arquitetura \"Arquitetura\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1728869409841 ""}
{ "Info" "" "" "2024.10.13.22:30:16 Info: A: Starting RTL generation for module 'Arquitetura_A'" {  } {  } 0 0 "2024.10.13.22:30:16 Info: A: Starting RTL generation for module 'Arquitetura_A'" 0 0 "Shell" 0 -1 1728869416977 ""}
{ "Info" "Arquitetura_A_component_configuration.pl --do_build_sim=0}]" "" "2024.10.13.22:30:16 Info: A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0025_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0025_A_gen/" {  } {  } 0 0 "2024.10.13.22:30:16 Info: A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0025_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0025_A_gen/" 0 0 "Shell" 0 -1 1728869416977 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: A: Done RTL generation for module 'Arquitetura_A'" {  } {  } 0 0 "2024.10.13.22:30:17 Info: A: Done RTL generation for module 'Arquitetura_A'" 0 0 "Shell" 0 -1 1728869417289 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: A: \"Arquitetura\" instantiated altera_avalon_pio \"A\"" {  } {  } 0 0 "2024.10.13.22:30:17 Info: A: \"Arquitetura\" instantiated altera_avalon_pio \"A\"" 0 0 "Shell" 0 -1 1728869417294 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: Direction_Analogic: Starting RTL generation for module 'Arquitetura_Direction_Analogic'" {  } {  } 0 0 "2024.10.13.22:30:17 Info: Direction_Analogic: Starting RTL generation for module 'Arquitetura_Direction_Analogic'" 0 0 "Shell" 0 -1 1728869417322 ""}
{ "Info" "Arquitetura_Direction_Analogic_component_configuration.pl --do_build_sim=0}]" "" "2024.10.13.22:30:17 Info: Direction_Analogic:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_Direction_Analogic --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0026_Direction_Analogic_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0026_Direction_Analogic_gen/" {  } {  } 0 0 "2024.10.13.22:30:17 Info: Direction_Analogic:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_Direction_Analogic --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0026_Direction_Analogic_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0026_Direction_Analogic_gen/" 0 0 "Shell" 0 -1 1728869417322 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: Direction_Analogic: Done RTL generation for module 'Arquitetura_Direction_Analogic'" {  } {  } 0 0 "2024.10.13.22:30:17 Info: Direction_Analogic: Done RTL generation for module 'Arquitetura_Direction_Analogic'" 0 0 "Shell" 0 -1 1728869417624 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: Direction_Analogic: \"Arquitetura\" instantiated altera_avalon_pio \"Direction_Analogic\"" {  } {  } 0 0 "2024.10.13.22:30:17 Info: Direction_Analogic: \"Arquitetura\" instantiated altera_avalon_pio \"Direction_Analogic\"" 0 0 "Shell" 0 -1 1728869417630 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: data_A: Starting RTL generation for module 'Arquitetura_data_A'" {  } {  } 0 0 "2024.10.13.22:30:17 Info: data_A: Starting RTL generation for module 'Arquitetura_data_A'" 0 0 "Shell" 0 -1 1728869417642 ""}
{ "Info" "Arquitetura_data_A_component_configuration.pl --do_build_sim=0}]" "" "2024.10.13.22:30:17 Info: data_A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_data_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0027_data_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0027_data_A_gen/" {  } {  } 0 0 "2024.10.13.22:30:17 Info: data_A:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_data_A --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0027_data_A_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0027_data_A_gen/" 0 0 "Shell" 0 -1 1728869417643 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: data_A: Done RTL generation for module 'Arquitetura_data_A'" {  } {  } 0 0 "2024.10.13.22:30:17 Info: data_A: Done RTL generation for module 'Arquitetura_data_A'" 0 0 "Shell" 0 -1 1728869417940 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: data_A: \"Arquitetura\" instantiated altera_avalon_pio \"data_A\"" {  } {  } 0 0 "2024.10.13.22:30:17 Info: data_A: \"Arquitetura\" instantiated altera_avalon_pio \"data_A\"" 0 0 "Shell" 0 -1 1728869417944 ""}
{ "Info" "" "" "2024.10.13.22:30:17 Info: jtag_uart_0: Starting RTL generation for module 'Arquitetura_jtag_uart_0'" {  } {  } 0 0 "2024.10.13.22:30:17 Info: jtag_uart_0: Starting RTL generation for module 'Arquitetura_jtag_uart_0'" 0 0 "Shell" 0 -1 1728869417955 ""}
{ "Info" "Arquitetura_jtag_uart_0_component_configuration.pl --do_build_sim=0}]" "" "2024.10.13.22:30:17 Info: jtag_uart_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Arquitetura_jtag_uart_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0028_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0028_jtag_uart_0_gen/" {  } {  } 0 0 "2024.10.13.22:30:17 Info: jtag_uart_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Arquitetura_jtag_uart_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0028_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0028_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1728869417955 ""}
{ "Info" "" "" "2024.10.13.22:30:18 Info: jtag_uart_0: Done RTL generation for module 'Arquitetura_jtag_uart_0'" {  } {  } 0 0 "2024.10.13.22:30:18 Info: jtag_uart_0: Done RTL generation for module 'Arquitetura_jtag_uart_0'" 0 0 "Shell" 0 -1 1728869418333 ""}
{ "Info" "" "" "2024.10.13.22:30:18 Info: jtag_uart_0: \"Arquitetura\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.10.13.22:30:18 Info: jtag_uart_0: \"Arquitetura\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1728869418354 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: nios2_gen2_0: \"Arquitetura\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2024.10.13.22:30:19 Info: nios2_gen2_0: \"Arquitetura\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1728869419142 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: onchip_memory2_0: Starting RTL generation for module 'Arquitetura_onchip_memory2_0'" {  } {  } 0 0 "2024.10.13.22:30:19 Info: onchip_memory2_0: Starting RTL generation for module 'Arquitetura_onchip_memory2_0'" 0 0 "Shell" 0 -1 1728869419150 ""}
{ "Info" "Arquitetura_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]" "" "2024.10.13.22:30:19 Info: onchip_memory2_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Arquitetura_onchip_memory2_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0029_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0029_onchip_memory2_0_gen/" {  } {  } 0 0 "2024.10.13.22:30:19 Info: onchip_memory2_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Arquitetura_onchip_memory2_0 --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0029_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0029_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1728869419151 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: onchip_memory2_0: Done RTL generation for module 'Arquitetura_onchip_memory2_0'" {  } {  } 0 0 "2024.10.13.22:30:19 Info: onchip_memory2_0: Done RTL generation for module 'Arquitetura_onchip_memory2_0'" 0 0 "Shell" 0 -1 1728869419557 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: onchip_memory2_0: \"Arquitetura\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.10.13.22:30:19 Info: onchip_memory2_0: \"Arquitetura\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1728869419575 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: reset_pulseCounter: Starting RTL generation for module 'Arquitetura_reset_pulseCounter'" {  } {  } 0 0 "2024.10.13.22:30:19 Info: reset_pulseCounter: Starting RTL generation for module 'Arquitetura_reset_pulseCounter'" 0 0 "Shell" 0 -1 1728869419588 ""}
{ "Info" "Arquitetura_reset_pulseCounter_component_configuration.pl --do_build_sim=0}]" "" "2024.10.13.22:30:19 Info: reset_pulseCounter:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_reset_pulseCounter --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0030_reset_pulseCounter_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0030_reset_pulseCounter_gen/" {  } {  } 0 0 "2024.10.13.22:30:19 Info: reset_pulseCounter:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Arquitetura_reset_pulseCounter --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0030_reset_pulseCounter_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0030_reset_pulseCounter_gen/" 0 0 "Shell" 0 -1 1728869419588 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: reset_pulseCounter: Done RTL generation for module 'Arquitetura_reset_pulseCounter'" {  } {  } 0 0 "2024.10.13.22:30:19 Info: reset_pulseCounter: Done RTL generation for module 'Arquitetura_reset_pulseCounter'" 0 0 "Shell" 0 -1 1728869419899 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: reset_pulseCounter: \"Arquitetura\" instantiated altera_avalon_pio \"reset_pulseCounter\"" {  } {  } 0 0 "2024.10.13.22:30:19 Info: reset_pulseCounter: \"Arquitetura\" instantiated altera_avalon_pio \"reset_pulseCounter\"" 0 0 "Shell" 0 -1 1728869419905 ""}
{ "Info" "" "" "2024.10.13.22:30:19 Info: sysid_qsys_0: \"Arquitetura\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2024.10.13.22:30:19 Info: sysid_qsys_0: \"Arquitetura\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1728869419910 ""}
{ "Info" "" "" "2024.10.13.22:30:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869429768 ""}
{ "Info" "" "" "2024.10.13.22:30:30 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:30 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869430181 ""}
{ "Info" "" "" "2024.10.13.22:30:30 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:30 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869430586 ""}
{ "Info" "" "" "2024.10.13.22:30:30 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:30 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869430992 ""}
{ "Info" "" "" "2024.10.13.22:30:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869431389 ""}
{ "Info" "" "" "2024.10.13.22:30:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869431799 ""}
{ "Info" "" "" "2024.10.13.22:30:32 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:32 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869432184 ""}
{ "Info" "" "" "2024.10.13.22:30:32 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:32 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869432622 ""}
{ "Info" "" "" "2024.10.13.22:30:33 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:33 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869433014 ""}
{ "Info" "" "" "2024.10.13.22:30:33 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:33 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869433405 ""}
{ "Info" "" "" "2024.10.13.22:30:33 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:33 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869433802 ""}
{ "Info" "" "" "2024.10.13.22:30:34 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:34 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869434193 ""}
{ "Info" "" "" "2024.10.13.22:30:34 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:34 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869434614 ""}
{ "Info" "" "" "2024.10.13.22:30:35 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:35 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869435017 ""}
{ "Info" "" "" "2024.10.13.22:30:35 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:35 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869435430 ""}
{ "Info" "" "" "2024.10.13.22:30:35 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:35 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869435865 ""}
{ "Info" "" "" "2024.10.13.22:30:36 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:36 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869436274 ""}
{ "Info" "" "" "2024.10.13.22:30:36 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:36 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869436681 ""}
{ "Info" "" "" "2024.10.13.22:30:37 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.13.22:30:37 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1728869437118 ""}
{ "Info" "" "" "2024.10.13.22:30:45 Info: mm_interconnect_0: \"Arquitetura\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.10.13.22:30:45 Info: mm_interconnect_0: \"Arquitetura\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1728869445760 ""}
{ "Info" "" "" "2024.10.13.22:30:45 Info: irq_mapper: \"Arquitetura\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.10.13.22:30:45 Info: irq_mapper: \"Arquitetura\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1728869445766 ""}
{ "Info" "" "" "2024.10.13.22:30:45 Info: rst_controller: \"Arquitetura\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.10.13.22:30:45 Info: rst_controller: \"Arquitetura\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1728869445772 ""}
{ "Info" "" "" "2024.10.13.22:30:45 Info: cpu: Starting RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.10.13.22:30:45 Info: cpu: Starting RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1728869445790 ""}
{ "Info" "Arquitetura_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2024.10.13.22:30:45 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Arquitetura_nios2_gen2_0_cpu --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0034_cpu_gen/" {  } {  } 0 0 "2024.10.13.22:30:45 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Arquitetura_nios2_gen2_0_cpu --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0034_cpu_gen/" 0 0 "Shell" 0 -1 1728869445791 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*) Starting Nios II generation" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1728869447755 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1728869447755 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1728869447756 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1728869447756 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1728869447756 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*) Done Nios II generation" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1728869447756 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: Done RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: Done RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1728869447758 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1728869447832 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1728869447846 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1728869447849 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1728869447854 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1728869447859 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1728869447863 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1728869447895 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1728869447914 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1728869447922 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1728869447934 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1728869447942 ""}
{ "Info" "" "" "2024.10.13.22:30:47 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.10.13.22:30:47 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1728869447965 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.13.22:30:47 Info: Reusing file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules" {  } {  } 0 0 "2024.10.13.22:30:47 Info: Reusing file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules" 0 0 "Shell" 0 -1 1728869447984 ""}
{ "Info" "" "" "2024.10.13.22:30:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.10.13.22:30:48 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1728869448777 ""}
{ "Info" "" "" "2024.10.13.22:30:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.10.13.22:30:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1728869448783 ""}
{ "Info" "" "" "2024.10.13.22:30:48 Info: Arquitetura: Done \"Arquitetura\" with 26 modules, 39 files" {  } {  } 0 0 "2024.10.13.22:30:48 Info: Arquitetura: Done \"Arquitetura\" with 26 modules, 39 files" 0 0 "Shell" 0 -1 1728869448783 ""}
{ "Info" "" "" "2024.10.13.22:30:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.13.22:30:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1728869449348 ""}
{ "Info" "" "" "2024.10.13.22:30:49 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.13.22:30:49 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1728869449348 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "modulos/FIFO/FIFO.v modulos/FIFO/FIFO.BAK.v " "Backing up file \"modulos/FIFO/FIFO.v\" to \"modulos/FIFO/FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1728869449556 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO modulos/FIFO/FIFO.v " "Started upgrading IP component FIFO with file \"modulos/FIFO/FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1728869449557 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "modulos/PLL/clock_pll.v modulos/PLL/clock_pll.BAK.v " "Backing up file \"modulos/PLL/clock_pll.v\" to \"modulos/PLL/clock_pll.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1728869451871 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL modulos/PLL/clock_pll.v " "Started upgrading IP component ALTPLL with file \"modulos/PLL/clock_pll.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1728869451872 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Arquitetura.qsys " "Completed upgrading IP component Qsys with file \"Arquitetura.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1728869454140 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO modulos/FIFO/FIFO.v " "Completed upgrading IP component FIFO with file \"modulos/FIFO/FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1728869454140 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL modulos/PLL/clock_pll.v " "Completed upgrading IP component ALTPLL with file \"modulos/PLL/clock_pll.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1728869454141 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1728869454523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728869454524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 22:30:54 2024 " "Processing ended: Sun Oct 13 22:30:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728869454524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:12 " "Elapsed time: 00:02:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728869454524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728869454524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1728869454524 ""}
