{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701137261850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701137261851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:07:41 2023 " "Processing started: Mon Nov 27 23:07:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701137261851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137261851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137261851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701137262359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701137262360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137272328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file jk_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file decod_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137272335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137272338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137272340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_matriz " "Found entity 1: decod_linha_matriz" {  } { { "decod_linha_matriz.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137272342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137272345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137272347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP1 contador.v(6) " "Verilog HDL Implicit Net warning at contador.v(6): created implicit net for \"SUP1\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP4 contador.v(12) " "Verilog HDL Implicit Net warning at contador.v(12): created implicit net for \"SUP4\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP2 contador.v(12) " "Verilog HDL Implicit Net warning at contador.v(12): created implicit net for \"SUP2\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP5 contador.v(20) " "Verilog HDL Implicit Net warning at contador.v(20): created implicit net for \"SUP5\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP6 contador.v(21) " "Verilog HDL Implicit Net warning at contador.v(21): created implicit net for \"SUP6\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP3 contador.v(21) " "Verilog HDL Implicit Net warning at contador.v(21): created implicit net for \"SUP3\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T56 mux8_1.v(13) " "Verilog HDL Implicit Net warning at mux8_1.v(13): created implicit net for \"T56\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T57 mux8_1.v(14) " "Verilog HDL Implicit Net warning at mux8_1.v(14): created implicit net for \"T57\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T58 mux8_1.v(15) " "Verilog HDL Implicit Net warning at mux8_1.v(15): created implicit net for \"T58\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T59 mux8_1.v(16) " "Verilog HDL Implicit Net warning at mux8_1.v(16): created implicit net for \"T59\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T60 mux8_1.v(17) " "Verilog HDL Implicit Net warning at mux8_1.v(17): created implicit net for \"T60\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T61 mux8_1.v(18) " "Verilog HDL Implicit Net warning at mux8_1.v(18): created implicit net for \"T61\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T62 mux8_1.v(19) " "Verilog HDL Implicit Net warning at mux8_1.v(19): created implicit net for \"T62\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T63 mux8_1.v(20) " "Verilog HDL Implicit Net warning at mux8_1.v(20): created implicit net for \"T63\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T64 mux8_1.v(23) " "Verilog HDL Implicit Net warning at mux8_1.v(23): created implicit net for \"T64\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T65 mux8_1.v(24) " "Verilog HDL Implicit Net warning at mux8_1.v(24): created implicit net for \"T65\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T66 mux8_1.v(25) " "Verilog HDL Implicit Net warning at mux8_1.v(25): created implicit net for \"T66\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T67 mux8_1.v(26) " "Verilog HDL Implicit Net warning at mux8_1.v(26): created implicit net for \"T67\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T68 mux8_1.v(27) " "Verilog HDL Implicit Net warning at mux8_1.v(27): created implicit net for \"T68\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T69 mux8_1.v(28) " "Verilog HDL Implicit Net warning at mux8_1.v(28): created implicit net for \"T69\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T70 mux8_1.v(29) " "Verilog HDL Implicit Net warning at mux8_1.v(29): created implicit net for \"T70\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T71 mux8_1.v(30) " "Verilog HDL Implicit Net warning at mux8_1.v(30): created implicit net for \"T71\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T72 mux8_1.v(33) " "Verilog HDL Implicit Net warning at mux8_1.v(33): created implicit net for \"T72\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T73 mux8_1.v(34) " "Verilog HDL Implicit Net warning at mux8_1.v(34): created implicit net for \"T73\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T74 mux8_1.v(35) " "Verilog HDL Implicit Net warning at mux8_1.v(35): created implicit net for \"T74\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T75 mux8_1.v(36) " "Verilog HDL Implicit Net warning at mux8_1.v(36): created implicit net for \"T75\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T76 mux8_1.v(37) " "Verilog HDL Implicit Net warning at mux8_1.v(37): created implicit net for \"T76\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T77 mux8_1.v(38) " "Verilog HDL Implicit Net warning at mux8_1.v(38): created implicit net for \"T77\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T78 mux8_1.v(39) " "Verilog HDL Implicit Net warning at mux8_1.v(39): created implicit net for \"T78\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T79 mux8_1.v(40) " "Verilog HDL Implicit Net warning at mux8_1.v(40): created implicit net for \"T79\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T80 mux8_1.v(43) " "Verilog HDL Implicit Net warning at mux8_1.v(43): created implicit net for \"T80\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T81 mux8_1.v(44) " "Verilog HDL Implicit Net warning at mux8_1.v(44): created implicit net for \"T81\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T82 mux8_1.v(45) " "Verilog HDL Implicit Net warning at mux8_1.v(45): created implicit net for \"T82\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T83 mux8_1.v(46) " "Verilog HDL Implicit Net warning at mux8_1.v(46): created implicit net for \"T83\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T84 mux8_1.v(47) " "Verilog HDL Implicit Net warning at mux8_1.v(47): created implicit net for \"T84\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T85 mux8_1.v(48) " "Verilog HDL Implicit Net warning at mux8_1.v(48): created implicit net for \"T85\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T86 mux8_1.v(49) " "Verilog HDL Implicit Net warning at mux8_1.v(49): created implicit net for \"T86\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T87 mux8_1.v(50) " "Verilog HDL Implicit Net warning at mux8_1.v(50): created implicit net for \"T87\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T88 mux8_1.v(53) " "Verilog HDL Implicit Net warning at mux8_1.v(53): created implicit net for \"T88\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T89 mux8_1.v(54) " "Verilog HDL Implicit Net warning at mux8_1.v(54): created implicit net for \"T89\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T90 mux8_1.v(55) " "Verilog HDL Implicit Net warning at mux8_1.v(55): created implicit net for \"T90\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T91 mux8_1.v(56) " "Verilog HDL Implicit Net warning at mux8_1.v(56): created implicit net for \"T91\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T92 mux8_1.v(57) " "Verilog HDL Implicit Net warning at mux8_1.v(57): created implicit net for \"T92\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T93 mux8_1.v(58) " "Verilog HDL Implicit Net warning at mux8_1.v(58): created implicit net for \"T93\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T94 mux8_1.v(59) " "Verilog HDL Implicit Net warning at mux8_1.v(59): created implicit net for \"T94\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T95 mux8_1.v(60) " "Verilog HDL Implicit Net warning at mux8_1.v(60): created implicit net for \"T95\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP4 divisor_clk.v(23) " "Verilog HDL Implicit Net warning at divisor_clk.v(23): created implicit net for \"SUP4\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP5 divisor_clk.v(29) " "Verilog HDL Implicit Net warning at divisor_clk.v(29): created implicit net for \"SUP5\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP6 divisor_clk.v(35) " "Verilog HDL Implicit Net warning at divisor_clk.v(35): created implicit net for \"SUP6\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP7 divisor_clk.v(41) " "Verilog HDL Implicit Net warning at divisor_clk.v(41): created implicit net for \"SUP7\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP8 divisor_clk.v(47) " "Verilog HDL Implicit Net warning at divisor_clk.v(47): created implicit net for \"SUP8\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP9 divisor_clk.v(53) " "Verilog HDL Implicit Net warning at divisor_clk.v(53): created implicit net for \"SUP9\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP10 divisor_clk.v(59) " "Verilog HDL Implicit Net warning at divisor_clk.v(59): created implicit net for \"SUP10\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701137272390 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(28) " "Verilog HDL warning at PBL2.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(29) " "Verilog HDL warning at PBL2.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(30) " "Verilog HDL warning at PBL2.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(31) " "Verilog HDL warning at PBL2.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(32) " "Verilog HDL warning at PBL2.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(34) " "Verilog HDL warning at PBL2.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(35) " "Verilog HDL warning at PBL2.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(36) " "Verilog HDL warning at PBL2.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(37) " "Verilog HDL warning at PBL2.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(38) " "Verilog HDL warning at PBL2.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(40) " "Verilog HDL warning at PBL2.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(41) " "Verilog HDL warning at PBL2.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(42) " "Verilog HDL warning at PBL2.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(43) " "Verilog HDL warning at PBL2.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(44) " "Verilog HDL warning at PBL2.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(46) " "Verilog HDL warning at PBL2.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(47) " "Verilog HDL warning at PBL2.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(48) " "Verilog HDL warning at PBL2.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(49) " "Verilog HDL warning at PBL2.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(50) " "Verilog HDL warning at PBL2.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(52) " "Verilog HDL warning at PBL2.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(53) " "Verilog HDL warning at PBL2.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(54) " "Verilog HDL warning at PBL2.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272391 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(55) " "Verilog HDL warning at PBL2.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(56) " "Verilog HDL warning at PBL2.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(58) " "Verilog HDL warning at PBL2.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(59) " "Verilog HDL warning at PBL2.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(60) " "Verilog HDL warning at PBL2.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(61) " "Verilog HDL warning at PBL2.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(62) " "Verilog HDL warning at PBL2.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(64) " "Verilog HDL warning at PBL2.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(65) " "Verilog HDL warning at PBL2.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(66) " "Verilog HDL warning at PBL2.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(67) " "Verilog HDL warning at PBL2.v(67): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 67 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(68) " "Verilog HDL warning at PBL2.v(68): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 68 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED9 PBL2.v(11) " "Output port \"LED9\" at PBL2.v(11) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_A PBL2.v(10) " "Output port \"SEG7_A\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_B PBL2.v(10) " "Output port \"SEG7_B\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_C PBL2.v(10) " "Output port \"SEG7_C\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_D PBL2.v(10) " "Output port \"SEG7_D\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_E PBL2.v(10) " "Output port \"SEG7_E\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_F PBL2.v(10) " "Output port \"SEG7_F\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_G PBL2.v(10) " "Output port \"SEG7_G\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137272392 "|PBL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor_clk " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor_clk\"" {  } { { "PBL2.v" "divisor_clk" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor_clk\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor_clk\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador " "Elaborating entity \"contador\" for hierarchy \"contador:contador\"" {  } { { "PBL2.v" "contador" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:mux8_1 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:mux8_1\"" {  } { { "PBL2.v" "mux8_1" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137272406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_A GND " "Pin \"SEG7_A\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|SEG7_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_B GND " "Pin \"SEG7_B\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|SEG7_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_C GND " "Pin \"SEG7_C\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|SEG7_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_D GND " "Pin \"SEG7_D\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|SEG7_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_E GND " "Pin \"SEG7_E\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|SEG7_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_F GND " "Pin \"SEG7_F\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|SEG7_F"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_G GND " "Pin \"SEG7_G\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|SEG7_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_L0 GND " "Pin \"MATRIZ_L0\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_L0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_L1 GND " "Pin \"MATRIZ_L1\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_L2 GND " "Pin \"MATRIZ_L2\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_L2"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_L3 GND " "Pin \"MATRIZ_L3\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_L3"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_L4 GND " "Pin \"MATRIZ_L4\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_L4"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_L5 GND " "Pin \"MATRIZ_L5\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_L5"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_L6 GND " "Pin \"MATRIZ_L6\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_L6"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_C0 GND " "Pin \"MATRIZ_C0\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_C0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_C1 GND " "Pin \"MATRIZ_C1\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_C1"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_C2 GND " "Pin \"MATRIZ_C2\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_C2"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_C3 VCC " "Pin \"MATRIZ_C3\" is stuck at VCC" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_C3"} { "Warning" "WMLS_MLS_STUCK_PIN" "MATRIZ_C4 VCC " "Pin \"MATRIZ_C4\" is stuck at VCC" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137272599 "|PBL2|MATRIZ_C4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701137272599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH7 " "No output dependent on input pin \"CH7\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137272611 "|PBL2|CH7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH6 " "No output dependent on input pin \"CH6\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137272611 "|PBL2|CH6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH5 " "No output dependent on input pin \"CH5\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137272611 "|PBL2|CH5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH4 " "No output dependent on input pin \"CH4\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137272611 "|PBL2|CH4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH3 " "No output dependent on input pin \"CH3\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137272611 "|PBL2|CH3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH2 " "No output dependent on input pin \"CH2\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137272611 "|PBL2|CH2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1 " "No output dependent on input pin \"CH1\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137272611 "|PBL2|CH1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701137272611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701137272611 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701137272611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701137272611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701137272611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701137272669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:07:52 2023 " "Processing ended: Mon Nov 27 23:07:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701137272669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701137272669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701137272669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137272669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701137274515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701137274516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:07:53 2023 " "Processing started: Mon Nov 27 23:07:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701137274516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701137274516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701137274516 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701137274664 ""}
{ "Info" "0" "" "Project  = PBL2" {  } {  } 0 0 "Project  = PBL2" 0 0 "Fitter" 0 0 1701137274665 ""}
{ "Info" "0" "" "Revision = PBL2" {  } {  } 0 0 "Revision = PBL2" 0 0 "Fitter" 0 0 1701137274665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701137274766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701137274767 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701137274770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701137274810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701137274810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701137274969 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701137274973 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701137275086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701137275086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701137275086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701137275086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701137275086 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701137275086 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 41 " "No exact pin location assignment(s) for 15 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701137275101 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701137275121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701137275122 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1701137275124 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1701137275124 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d0\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d1\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d2\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d3\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d4\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d5\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d6\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d7\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d8\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d9\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701137275125 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701137275125 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701137275126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701137275126 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701137275128 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor_clk:divisor_clk\|d_ff:d9\|q Global clock " "Automatically promoted some destinations of signal \"divisor_clk:divisor_clk\|d_ff:d9\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor_clk:divisor_clk\|d_ff:d9\|q " "Destination \"divisor_clk:divisor_clk\|d_ff:d9\|q\" may be non-global or may not use global clock" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/d_ff.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701137275130 ""}  } { { "d_ff.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/d_ff.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701137275130 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CH0 Global clock " "Automatically promoted signal \"CH0\" to use Global clock" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701137275130 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CH0 " "Pin \"CH0\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CH0 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH0" } } } } { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1701137275130 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701137275130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1701137275131 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1701137275138 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1701137275145 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1701137275145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1701137275145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701137275145 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 0 15 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701137275149 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701137275149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701137275149 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 27 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701137275149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 27 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701137275149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701137275149 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701137275149 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701137275162 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701137275167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701137275240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701137275265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701137275266 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701137275455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701137275455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701137275466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701137275525 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701137275525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701137275553 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701137275553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701137275554 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701137275560 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701137275568 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1701137275588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/output_files/PBL2.fit.smsg " "Generated suppressed messages file C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/output_files/PBL2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701137275622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5343 " "Peak virtual memory: 5343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701137275652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:07:55 2023 " "Processing ended: Mon Nov 27 23:07:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701137275652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701137275652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701137275652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701137275652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701137277054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701137277055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:07:56 2023 " "Processing started: Mon Nov 27 23:07:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701137277055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701137277055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701137277055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701137277402 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701137277419 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701137277424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701137277734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:07:57 2023 " "Processing ended: Mon Nov 27 23:07:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701137277734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701137277734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701137277734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701137277734 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701137278396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701137279421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701137279422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:07:58 2023 " "Processing started: Mon Nov 27 23:07:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701137279422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701137279422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL2 -c PBL2 " "Command: quartus_sta PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701137279422 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701137279569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701137279688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701137279689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701137279727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701137279727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701137279785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701137279817 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701137279845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701137279845 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d0\|q divisor_clk:divisor_clk\|d_ff:d0\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d0\|q divisor_clk:divisor_clk\|d_ff:d0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d1\|q divisor_clk:divisor_clk\|d_ff:d1\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d1\|q divisor_clk:divisor_clk\|d_ff:d1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d2\|q divisor_clk:divisor_clk\|d_ff:d2\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d2\|q divisor_clk:divisor_clk\|d_ff:d2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d3\|q divisor_clk:divisor_clk\|d_ff:d3\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d3\|q divisor_clk:divisor_clk\|d_ff:d3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d4\|q divisor_clk:divisor_clk\|d_ff:d4\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d4\|q divisor_clk:divisor_clk\|d_ff:d4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d5\|q divisor_clk:divisor_clk\|d_ff:d5\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d5\|q divisor_clk:divisor_clk\|d_ff:d5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d6\|q divisor_clk:divisor_clk\|d_ff:d6\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d6\|q divisor_clk:divisor_clk\|d_ff:d6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d7\|q divisor_clk:divisor_clk\|d_ff:d7\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d7\|q divisor_clk:divisor_clk\|d_ff:d7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d9\|q divisor_clk:divisor_clk\|d_ff:d9\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d9\|q divisor_clk:divisor_clk\|d_ff:d9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d8\|q divisor_clk:divisor_clk\|d_ff:d8\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d8\|q divisor_clk:divisor_clk\|d_ff:d8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701137279846 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701137279846 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701137279849 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701137279862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701137279863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.704 " "Worst-case setup slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704              -4.411 divisor_clk:divisor_clk\|d_ff:d9\|q  " "   -1.704              -4.411 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q  " "    0.466               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q  " "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q  " "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q  " "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q  " "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q  " "    0.819               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q  " "    0.819               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q  " "    0.822               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q  " "    0.840               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.691               0.000 clk  " "    2.691               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701137279870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.745 " "Worst-case hold slack is -2.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.745              -2.745 clk  " "   -2.745              -2.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -0.894 divisor_clk:divisor_clk\|d_ff:d1\|q  " "   -0.894              -0.894 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876              -0.876 divisor_clk:divisor_clk\|d_ff:d3\|q  " "   -0.876              -0.876 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor_clk:divisor_clk\|d_ff:d5\|q  " "   -0.873              -0.873 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor_clk:divisor_clk\|d_ff:d7\|q  " "   -0.873              -0.873 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d2\|q  " "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d4\|q  " "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d6\|q  " "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d8\|q  " "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor_clk:divisor_clk\|d_ff:d0\|q  " "   -0.520              -0.520 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q  " "    1.639               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701137279874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701137279877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701137279886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701137279889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701137279889 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1701137279998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701137280037 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701137280037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701137280082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:08:00 2023 " "Processing ended: Mon Nov 27 23:08:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701137280082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701137280082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701137280082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701137280082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701137280718 ""}
