#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a242338bc50 .scope module, "PIPELINE_REG_EX_WB" "PIPELINE_REG_EX_WB" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwrite_in";
    .port_info 3 /INPUT 1 "memtoreg_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "mem_data_in";
    .port_info 6 /INPUT 5 "rd_in";
    .port_info 7 /OUTPUT 1 "regwrite_out";
    .port_info 8 /OUTPUT 1 "memtoreg_out";
    .port_info 9 /OUTPUT 32 "alu_result_out";
    .port_info 10 /OUTPUT 32 "mem_data_out";
    .port_info 11 /OUTPUT 5 "rd_out";
o0x74f55b7a0018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a24233838b0_0 .net "alu_result_in", 31 0, o0x74f55b7a0018;  0 drivers
v0x5a2423383950_0 .var "alu_result_out", 31 0;
o0x74f55b7a0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2423371150_0 .net "clock", 0 0, o0x74f55b7a0078;  0 drivers
o0x74f55b7a00a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a2423371a10_0 .net "mem_data_in", 31 0, o0x74f55b7a00a8;  0 drivers
v0x5a2423371b10_0 .var "mem_data_out", 31 0;
o0x74f55b7a0108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233723e0_0 .net "memtoreg_in", 0 0, o0x74f55b7a0108;  0 drivers
v0x5a24233724b0_0 .var "memtoreg_out", 0 0;
o0x74f55b7a0168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a24233d77c0_0 .net "rd_in", 4 0, o0x74f55b7a0168;  0 drivers
v0x5a24233d78a0_0 .var "rd_out", 4 0;
o0x74f55b7a01c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d7980_0 .net "regwrite_in", 0 0, o0x74f55b7a01c8;  0 drivers
v0x5a24233d7a40_0 .var "regwrite_out", 0 0;
o0x74f55b7a0228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d7b00_0 .net "reset", 0 0, o0x74f55b7a0228;  0 drivers
E_0x5a2423268e30 .event posedge, v0x5a24233d7b00_0, v0x5a2423371150_0;
S_0x5a2423389d50 .scope module, "PIPELINE_REG_ID_EX" "PIPELINE_REG_ID_EX" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "regwrite_in";
    .port_info 5 /INPUT 1 "alusrc_in";
    .port_info 6 /INPUT 1 "memread_in";
    .port_info 7 /INPUT 1 "memwrite_in";
    .port_info 8 /INPUT 1 "memtoreg_in";
    .port_info 9 /INPUT 1 "branch_in";
    .port_info 10 /INPUT 1 "jump_in";
    .port_info 11 /INPUT 32 "read_data1_in";
    .port_info 12 /INPUT 32 "read_data2_in";
    .port_info 13 /INPUT 32 "imm_in";
    .port_info 14 /INPUT 32 "pc_in";
    .port_info 15 /INPUT 5 "rs1_in";
    .port_info 16 /INPUT 5 "rs2_in";
    .port_info 17 /INPUT 5 "rd_in";
    .port_info 18 /INPUT 3 "funct3_in";
    .port_info 19 /INPUT 7 "funct7_in";
    .port_info 20 /OUTPUT 1 "regwrite_out";
    .port_info 21 /OUTPUT 1 "alusrc_out";
    .port_info 22 /OUTPUT 1 "memread_out";
    .port_info 23 /OUTPUT 1 "memwrite_out";
    .port_info 24 /OUTPUT 1 "memtoreg_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 32 "read_data1_out";
    .port_info 28 /OUTPUT 32 "read_data2_out";
    .port_info 29 /OUTPUT 32 "imm_out";
    .port_info 30 /OUTPUT 32 "pc_out";
    .port_info 31 /OUTPUT 5 "rs1_out";
    .port_info 32 /OUTPUT 5 "rs2_out";
    .port_info 33 /OUTPUT 5 "rd_out";
    .port_info 34 /OUTPUT 3 "funct3_out";
    .port_info 35 /OUTPUT 7 "funct7_out";
o0x74f55b7a0498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d7d80_0 .net "alusrc_in", 0 0, o0x74f55b7a0498;  0 drivers
v0x5a24233d7e60_0 .var "alusrc_out", 0 0;
o0x74f55b7a04f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d7f20_0 .net "branch_in", 0 0, o0x74f55b7a04f8;  0 drivers
v0x5a24233d7fc0_0 .var "branch_out", 0 0;
o0x74f55b7a0558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d8080_0 .net "clock", 0 0, o0x74f55b7a0558;  0 drivers
o0x74f55b7a0588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d8140_0 .net "flush", 0 0, o0x74f55b7a0588;  0 drivers
o0x74f55b7a05b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5a24233d8200_0 .net "funct3_in", 2 0, o0x74f55b7a05b8;  0 drivers
v0x5a24233d82e0_0 .var "funct3_out", 2 0;
o0x74f55b7a0618 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x5a24233d83c0_0 .net "funct7_in", 6 0, o0x74f55b7a0618;  0 drivers
v0x5a24233d84a0_0 .var "funct7_out", 6 0;
o0x74f55b7a0678 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a24233d8580_0 .net "imm_in", 31 0, o0x74f55b7a0678;  0 drivers
v0x5a24233d8660_0 .var "imm_out", 31 0;
o0x74f55b7a06d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d8740_0 .net "jump_in", 0 0, o0x74f55b7a06d8;  0 drivers
v0x5a24233d8800_0 .var "jump_out", 0 0;
o0x74f55b7a0738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d88c0_0 .net "memread_in", 0 0, o0x74f55b7a0738;  0 drivers
v0x5a24233d8980_0 .var "memread_out", 0 0;
o0x74f55b7a0798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d8a40_0 .net "memtoreg_in", 0 0, o0x74f55b7a0798;  0 drivers
v0x5a24233d8b00_0 .var "memtoreg_out", 0 0;
o0x74f55b7a07f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d8bc0_0 .net "memwrite_in", 0 0, o0x74f55b7a07f8;  0 drivers
v0x5a24233d8c80_0 .var "memwrite_out", 0 0;
o0x74f55b7a0858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a24233d8d40_0 .net "pc_in", 31 0, o0x74f55b7a0858;  0 drivers
v0x5a24233d8e20_0 .var "pc_out", 31 0;
o0x74f55b7a08b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a24233d8f00_0 .net "rd_in", 4 0, o0x74f55b7a08b8;  0 drivers
v0x5a24233d8fe0_0 .var "rd_out", 4 0;
o0x74f55b7a0918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a24233d90c0_0 .net "read_data1_in", 31 0, o0x74f55b7a0918;  0 drivers
v0x5a24233d91a0_0 .var "read_data1_out", 31 0;
o0x74f55b7a0978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a24233d9280_0 .net "read_data2_in", 31 0, o0x74f55b7a0978;  0 drivers
v0x5a24233d9360_0 .var "read_data2_out", 31 0;
o0x74f55b7a09d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d9440_0 .net "regwrite_in", 0 0, o0x74f55b7a09d8;  0 drivers
v0x5a24233d9500_0 .var "regwrite_out", 0 0;
o0x74f55b7a0a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d95c0_0 .net "reset", 0 0, o0x74f55b7a0a38;  0 drivers
o0x74f55b7a0a68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a24233d9680_0 .net "rs1_in", 4 0, o0x74f55b7a0a68;  0 drivers
v0x5a24233d9760_0 .var "rs1_out", 4 0;
o0x74f55b7a0ac8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5a24233d9840_0 .net "rs2_in", 4 0, o0x74f55b7a0ac8;  0 drivers
v0x5a24233d9920_0 .var "rs2_out", 4 0;
o0x74f55b7a0b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a24233d9a00_0 .net "stall", 0 0, o0x74f55b7a0b28;  0 drivers
E_0x5a2423268be0 .event posedge, v0x5a24233d95c0_0, v0x5a24233d8080_0;
S_0x5a242338a130 .scope module, "riscv_cpu_tb" "riscv_cpu_tb" 4 13;
 .timescale -9 -12;
v0x5a24233effd0_0 .var "clk", 0 0;
v0x5a24233f0090_0 .var/i "cycle_count", 31 0;
v0x5a24233f0170 .array "data_memory", 1023 0, 7 0;
v0x5a24233f0210_0 .net "dmem_addr", 31 0, L_0x5a24234078a0;  1 drivers
v0x5a24233f0300_0 .var "dmem_rdata", 31 0;
v0x5a24233f03a0_0 .var "dmem_rdata_next", 31 0;
v0x5a24233f0460_0 .var "dmem_ready", 0 0;
v0x5a24233f0550_0 .net "dmem_valid", 0 0, L_0x5a2423407bd0;  1 drivers
v0x5a24233f0640_0 .net "dmem_wdata", 31 0, L_0x5a2423407b10;  1 drivers
v0x5a24233f0790_0 .net "dmem_we", 0 0, L_0x5a24234079f0;  1 drivers
v0x5a24233f0830_0 .net "dmem_wstrb", 3 0, L_0x5a2423407e10;  1 drivers
v0x5a24233f0900_0 .var/i "i", 31 0;
v0x5a24233f09a0_0 .net "imem_addr", 31 0, v0x5a24233e3e80_0;  1 drivers
v0x5a24233f0a60_0 .var "imem_addr_reg", 31 0;
v0x5a24233f0b40_0 .var "imem_rdata", 31 0;
v0x5a24233f0c50_0 .var "imem_ready", 0 0;
v0x5a24233f0cf0_0 .net "imem_valid", 0 0, v0x5a24233e40f0_0;  1 drivers
v0x5a24233f0de0 .array "instruction_memory", 255 0, 31 0;
v0x5a24233f0ea0_0 .var "rst", 0 0;
E_0x5a2423269090 .event posedge, v0x5a24233e2230_0;
S_0x5a242338a510 .scope module, "cpu" "riscv_cpu_core" 4 53, 5 34 0, S_0x5a242338a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /OUTPUT 1 "imem_valid";
    .port_info 4 /INPUT 32 "imem_rdata";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /OUTPUT 32 "dmem_addr";
    .port_info 7 /OUTPUT 32 "dmem_wdata";
    .port_info 8 /OUTPUT 4 "dmem_wstrb";
    .port_info 9 /OUTPUT 1 "dmem_valid";
    .port_info 10 /OUTPUT 1 "dmem_we";
    .port_info 11 /INPUT 32 "dmem_rdata";
    .port_info 12 /INPUT 1 "dmem_ready";
L_0x5a2423402770 .functor BUFZ 1, v0x5a24233eefd0_0, C4<0>, C4<0>, C4<0>;
L_0x5a2423402de0 .functor BUFZ 1, v0x5a24233ecdd0_0, C4<0>, C4<0>, C4<0>;
L_0x5a2423402e50 .functor BUFZ 1, v0x5a24233ec8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5a2423403480 .functor BUFZ 5, v0x5a24233ef480_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5a2423403560 .functor BUFZ 5, v0x5a24233ef710_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5a24234034f0 .functor BUFZ 3, v0x5a24233eab30_0, C4<000>, C4<000>, C4<000>;
L_0x5a24234037b0 .functor BUFZ 7, v0x5a24233eaea0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x5a2423403910 .functor BUFZ 4, v0x5a24233e8510_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a24234039d0 .functor BUFZ 2, v0x5a24233e9900_0, C4<00>, C4<00>, C4<00>;
L_0x74f55b757648 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5a2423406000 .functor AND 32, L_0x5a2423406440, L_0x74f55b757648, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5a2423406b40 .functor AND 1, v0x5a24233e9440_0, v0x5a24233dc500_0, C4<1>, C4<1>;
L_0x5a2423406c00 .functor OR 1, L_0x5a2423406b40, v0x5a24233ebb00_0, C4<0>, C4<0>;
L_0x5a2423406dc0 .functor BUFZ 1, v0x5a24233eee40_0, C4<0>, C4<0>, C4<0>;
L_0x5a2423407030 .functor BUFZ 1, v0x5a24233ec740_0, C4<0>, C4<0>, C4<0>;
L_0x5a2423407180 .functor BUFZ 1, v0x5a24233eb9a0_0, C4<0>, C4<0>, C4<0>;
L_0x5a24234073c0 .functor BUFZ 32, v0x5a24233ed640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a2423407530 .functor BUFZ 5, v0x5a24233ee380_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5a24234075f0 .functor BUFZ 2, v0x5a24233e9730_0, C4<00>, C4<00>, C4<00>;
L_0x5a24234077d0 .functor BUFZ 3, v0x5a24233ea980_0, C4<000>, C4<000>, C4<000>;
L_0x5a24234078a0 .functor BUFZ 32, v0x5a24233e8d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a2423407b10 .functor BUFZ 32, v0x5a24233efba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a2423407bd0 .functor OR 1, v0x5a24233ec3e0_0, v0x5a24233ecc40_0, C4<0>, C4<0>;
L_0x5a24234079f0 .functor BUFZ 1, v0x5a24233ecc40_0, C4<0>, C4<0>, C4<0>;
L_0x5a2423407e10 .functor BUFZ 4, v0x5a24233ea0e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a2423407fc0 .functor BUFZ 32, v0x5a24233ec260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x74f55b757600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5a24233e6bf0_0 .net/2u *"_ivl_102", 31 0, L_0x74f55b757600;  1 drivers
v0x5a24233e6cf0_0 .net *"_ivl_110", 31 0, L_0x5a2423406440;  1 drivers
v0x5a24233e6dd0_0 .net/2u *"_ivl_112", 31 0, L_0x74f55b757648;  1 drivers
L_0x74f55b757690 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5a24233e6ec0_0 .net/2u *"_ivl_116", 6 0, L_0x74f55b757690;  1 drivers
v0x5a24233e6fa0_0 .net *"_ivl_118", 0 0, L_0x5a2423403aa0;  1 drivers
v0x5a24233e7060_0 .net *"_ivl_120", 31 0, L_0x5a2423406720;  1 drivers
v0x5a24233e7140_0 .net *"_ivl_124", 0 0, L_0x5a2423406b40;  1 drivers
L_0x74f55b7572a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a24233e7220_0 .net/2u *"_ivl_50", 1 0, L_0x74f55b7572a0;  1 drivers
v0x5a24233e7300_0 .net *"_ivl_52", 0 0, L_0x5a2423403c40;  1 drivers
L_0x74f55b7572e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a24233e73c0_0 .net/2u *"_ivl_54", 1 0, L_0x74f55b7572e8;  1 drivers
v0x5a24233e74a0_0 .net *"_ivl_56", 0 0, L_0x5a2423403db0;  1 drivers
v0x5a24233e7560_0 .net *"_ivl_58", 31 0, L_0x5a2423403ef0;  1 drivers
L_0x74f55b757330 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5a24233e7640_0 .net/2u *"_ivl_62", 6 0, L_0x74f55b757330;  1 drivers
v0x5a24233e7720_0 .net *"_ivl_64", 0 0, L_0x5a2423404130;  1 drivers
L_0x74f55b757378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e77e0_0 .net/2u *"_ivl_66", 31 0, L_0x74f55b757378;  1 drivers
L_0x74f55b7573c0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5a24233e78c0_0 .net/2u *"_ivl_68", 6 0, L_0x74f55b7573c0;  1 drivers
v0x5a24233e79a0_0 .net *"_ivl_70", 0 0, L_0x5a2423404270;  1 drivers
v0x5a24233e7a60_0 .net *"_ivl_72", 31 0, L_0x5a2423404400;  1 drivers
L_0x74f55b757408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a24233e7b40_0 .net/2u *"_ivl_76", 1 0, L_0x74f55b757408;  1 drivers
v0x5a24233e7c20_0 .net *"_ivl_78", 0 0, L_0x5a2423404770;  1 drivers
L_0x74f55b757450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a24233e7ce0_0 .net/2u *"_ivl_80", 1 0, L_0x74f55b757450;  1 drivers
v0x5a24233e7dc0_0 .net *"_ivl_82", 0 0, L_0x5a24234048b0;  1 drivers
v0x5a24233e7e80_0 .net *"_ivl_84", 31 0, L_0x5a2423404a30;  1 drivers
L_0x74f55b757498 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5a24233e7f60_0 .net/2u *"_ivl_88", 6 0, L_0x74f55b757498;  1 drivers
v0x5a24233e8040_0 .net *"_ivl_90", 0 0, L_0x5a2423404eb0;  1 drivers
L_0x74f55b7574e0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5a24233e8100_0 .net/2u *"_ivl_92", 6 0, L_0x74f55b7574e0;  1 drivers
v0x5a24233e81e0_0 .net *"_ivl_94", 0 0, L_0x5a2423404f50;  1 drivers
v0x5a24233e82a0_0 .net *"_ivl_96", 31 0, L_0x5a2423404c10;  1 drivers
v0x5a24233e8380_0 .net "alu_control_ex", 3 0, L_0x5a2423403910;  1 drivers
v0x5a24233e8440_0 .net "alu_control_id", 3 0, v0x5a24233ded90_0;  1 drivers
v0x5a24233e8510_0 .var "alu_control_id_ex", 3 0;
v0x5a24233e85d0_0 .net "alu_in1", 31 0, L_0x5a2423404590;  1 drivers
v0x5a24233e86c0_0 .net "alu_in1_forwarded", 31 0, L_0x5a2423404030;  1 drivers
v0x5a24233e8990_0 .net "alu_in2", 31 0, L_0x5a2423405390;  1 drivers
v0x5a24233e8a80_0 .net "alu_in2_imm", 31 0, L_0x5a2423405190;  1 drivers
v0x5a24233e8b40_0 .net "alu_in2_pre_mux", 31 0, L_0x5a2423404b70;  1 drivers
v0x5a24233e8c20_0 .net "alu_result_ex", 31 0, v0x5a24233db4b0_0;  1 drivers
v0x5a24233e8d10_0 .var "alu_result_ex_mem", 31 0;
v0x5a24233e8dd0_0 .net "alu_result_mem", 31 0, v0x5a24233e8d10_0;  1 drivers
v0x5a24233e8eb0_0 .var "alu_result_mem_wb", 31 0;
v0x5a24233e8f90_0 .net "alu_result_wb", 31 0, v0x5a24233e8eb0_0;  1 drivers
v0x5a24233e9070_0 .net "alusrc_ex", 0 0, v0x5a24233e9200_0;  1 drivers
v0x5a24233e9130_0 .net "alusrc_id", 0 0, v0x5a24233def70_0;  1 drivers
v0x5a24233e9200_0 .var "alusrc_id_ex", 0 0;
v0x5a24233e92a0_0 .net "branch_ex", 0 0, v0x5a24233e9440_0;  1 drivers
v0x5a24233e9370_0 .net "branch_id", 0 0, v0x5a24233df010_0;  1 drivers
v0x5a24233e9440_0 .var "branch_id_ex", 0 0;
v0x5a24233e94e0_0 .net "branch_taken_ex", 0 0, v0x5a24233dc500_0;  1 drivers
v0x5a24233e95b0_0 .net "branch_target", 31 0, L_0x5a2423406190;  1 drivers
v0x5a24233e9650_0 .net "byte_size_ex", 1 0, L_0x5a24234039d0;  1 drivers
v0x5a24233e9730_0 .var "byte_size_ex_mem", 1 0;
v0x5a24233e9810_0 .net "byte_size_id", 1 0, v0x5a24233df0d0_0;  1 drivers
v0x5a24233e9900_0 .var "byte_size_id_ex", 1 0;
v0x5a24233e99c0_0 .net "byte_size_mem", 1 0, L_0x5a24234075f0;  1 drivers
v0x5a24233e9aa0_0 .net "clk", 0 0, v0x5a24233effd0_0;  1 drivers
v0x5a24233e9b40_0 .net "dmem_addr", 31 0, L_0x5a24234078a0;  alias, 1 drivers
v0x5a24233e9c20_0 .net "dmem_rdata", 31 0, v0x5a24233f0300_0;  1 drivers
v0x5a24233e9d00_0 .net "dmem_ready", 0 0, v0x5a24233f0460_0;  1 drivers
v0x5a24233e9dd0_0 .net "dmem_valid", 0 0, L_0x5a2423407bd0;  alias, 1 drivers
v0x5a24233e9ea0_0 .net "dmem_wdata", 31 0, L_0x5a2423407b10;  alias, 1 drivers
v0x5a24233e9f40_0 .net "dmem_we", 0 0, L_0x5a24234079f0;  alias, 1 drivers
v0x5a24233ea000_0 .net "dmem_wstrb", 3 0, L_0x5a2423407e10;  alias, 1 drivers
v0x5a24233ea0e0_0 .var "dmem_wstrb_reg", 3 0;
v0x5a24233ea1c0_0 .net "flush_id_ex", 0 0, v0x5a24233e1410_0;  1 drivers
v0x5a24233ea290_0 .net "flush_if_id", 0 0, v0x5a24233e14d0_0;  1 drivers
v0x5a24233ea740_0 .net "forward_a", 1 0, v0x5a24233dfd50_0;  1 drivers
v0x5a24233ea7e0_0 .net "forward_b", 1 0, v0x5a24233dfe50_0;  1 drivers
v0x5a24233ea8b0_0 .net "funct3_ex", 2 0, L_0x5a24234034f0;  1 drivers
v0x5a24233ea980_0 .var "funct3_ex_mem", 2 0;
v0x5a24233eaa40_0 .net "funct3_id", 2 0, L_0x5a24233f1130;  1 drivers
v0x5a24233eab30_0 .var "funct3_id_ex", 2 0;
v0x5a24233eabf0_0 .net "funct3_mem", 2 0, L_0x5a24234077d0;  1 drivers
v0x5a24233eacd0_0 .net "funct7_ex", 6 0, L_0x5a24234037b0;  1 drivers
v0x5a24233eadb0_0 .net "funct7_id", 6 0, L_0x5a24233f1340;  1 drivers
v0x5a24233eaea0_0 .var "funct7_id_ex", 6 0;
v0x5a24233eaf60_0 .net "imem_addr", 31 0, v0x5a24233e3e80_0;  alias, 1 drivers
v0x5a24233eb050_0 .net "imem_rdata", 31 0, v0x5a24233f0b40_0;  1 drivers
v0x5a24233eb120_0 .net "imem_ready", 0 0, v0x5a24233f0c50_0;  1 drivers
v0x5a24233eb210_0 .net "imem_valid", 0 0, v0x5a24233e40f0_0;  alias, 1 drivers
v0x5a24233eb2b0_0 .net "imm_ex", 31 0, v0x5a24233eb440_0;  1 drivers
v0x5a24233eb350_0 .net "imm_id", 31 0, v0x5a24233e32e0_0;  1 drivers
v0x5a24233eb440_0 .var "imm_id_ex", 31 0;
v0x5a24233eb500_0 .net "instr_id", 31 0, v0x5a24233e24a0_0;  1 drivers
v0x5a24233eb610_0 .net "instr_if", 31 0, v0x5a24233e3920_0;  1 drivers
v0x5a24233eb720_0 .net "jal_target", 31 0, L_0x5a24234062c0;  1 drivers
v0x5a24233eb800_0 .net "jalr_target", 31 0, L_0x5a2423406000;  1 drivers
v0x5a24233eb8e0_0 .net "jump_ex", 0 0, v0x5a24233ebb00_0;  1 drivers
v0x5a24233eb9a0_0 .var "jump_ex_mem", 0 0;
v0x5a24233eba60_0 .net "jump_id", 0 0, v0x5a24233df3c0_0;  1 drivers
v0x5a24233ebb00_0 .var "jump_id_ex", 0 0;
v0x5a24233ebba0_0 .net "jump_mem", 0 0, L_0x5a2423407180;  1 drivers
v0x5a24233ebc60_0 .var "jump_mem_wb", 0 0;
v0x5a24233ebd20_0 .net "jump_wb", 0 0, v0x5a24233ebc60_0;  1 drivers
v0x5a24233ebde0_0 .net "less_than_ex", 0 0, L_0x5a2423405dd0;  1 drivers
v0x5a24233ebed0_0 .net "less_than_u_ex", 0 0, L_0x5a2423405ec0;  1 drivers
v0x5a24233ebfc0_0 .var "mem_data_mem_wb", 31 0;
v0x5a24233ec0a0_0 .net "mem_data_wb", 31 0, v0x5a24233ebfc0_0;  1 drivers
v0x5a24233ec180_0 .net "mem_read_data_extended", 31 0, L_0x5a2423407fc0;  1 drivers
v0x5a24233ec260_0 .var "mem_read_extended", 31 0;
v0x5a24233ec340_0 .net "memread_ex", 0 0, v0x5a24233ec520_0;  1 drivers
v0x5a24233ec3e0_0 .var "memread_ex_mem", 0 0;
v0x5a24233ec480_0 .net "memread_id", 0 0, v0x5a24233df480_0;  1 drivers
v0x5a24233ec520_0 .var "memread_id_ex", 0 0;
v0x5a24233ec5c0_0 .net "memread_mem", 0 0, v0x5a24233ec3e0_0;  1 drivers
v0x5a24233ec680_0 .net "memtoreg_ex", 0 0, L_0x5a2423402e50;  1 drivers
v0x5a24233ec740_0 .var "memtoreg_ex_mem", 0 0;
v0x5a24233ec800_0 .net "memtoreg_id", 0 0, v0x5a24233df540_0;  1 drivers
v0x5a24233ec8a0_0 .var "memtoreg_id_ex", 0 0;
v0x5a24233ec940_0 .net "memtoreg_mem", 0 0, L_0x5a2423407030;  1 drivers
v0x5a24233eca00_0 .var "memtoreg_mem_wb", 0 0;
v0x5a24233ecac0_0 .net "memtoreg_wb", 0 0, v0x5a24233eca00_0;  1 drivers
v0x5a24233ecb80_0 .net "memwrite_ex", 0 0, L_0x5a2423402de0;  1 drivers
v0x5a24233ecc40_0 .var "memwrite_ex_mem", 0 0;
v0x5a24233ecd00_0 .net "memwrite_id", 0 0, v0x5a24233df600_0;  1 drivers
v0x5a24233ecdd0_0 .var "memwrite_id_ex", 0 0;
v0x5a24233ece70_0 .net "memwrite_mem", 0 0, v0x5a24233ecc40_0;  1 drivers
v0x5a24233ecf30_0 .net "opcode_ex", 6 0, v0x5a24233ed100_0;  1 drivers
v0x5a24233ed010_0 .net "opcode_id", 6 0, L_0x5a24233f0f40;  1 drivers
v0x5a24233ed100_0 .var "opcode_id_ex", 6 0;
v0x5a24233ed1c0_0 .net "pc_ex", 31 0, v0x5a24233ed390_0;  1 drivers
v0x5a24233ed2a0_0 .net "pc_id", 31 0, v0x5a24233e2690_0;  1 drivers
v0x5a24233ed390_0 .var "pc_id_ex", 31 0;
v0x5a24233ed450_0 .net "pc_if", 31 0, v0x5a24233e3af0_0;  1 drivers
v0x5a24233ed560_0 .net "pc_plus_4_ex", 31 0, L_0x5a2423405f60;  1 drivers
v0x5a24233ed640_0 .var "pc_plus_4_ex_mem", 31 0;
v0x5a24233ed720_0 .net "pc_plus_4_mem", 31 0, L_0x5a24234073c0;  1 drivers
v0x5a24233ed800_0 .var "pc_plus_4_mem_wb", 31 0;
v0x5a24233ed8e0_0 .net "pc_plus_4_wb", 31 0, v0x5a24233ed800_0;  1 drivers
v0x5a24233ed9c0_0 .net "pc_src_ex", 0 0, L_0x5a2423406c00;  1 drivers
v0x5a24233ee2c0_0 .net "rd_ex", 4 0, v0x5a24233ee520_0;  1 drivers
v0x5a24233ee380_0 .var "rd_ex_mem", 4 0;
v0x5a24233ee440_0 .net "rd_id", 4 0, L_0x5a24233f1000;  1 drivers
v0x5a24233ee520_0 .var "rd_id_ex", 4 0;
v0x5a24233ee600_0 .net "rd_mem", 4 0, L_0x5a2423407530;  1 drivers
v0x5a24233ee6c0_0 .var "rd_mem_wb", 4 0;
v0x5a24233ee780_0 .net "rd_wb", 4 0, v0x5a24233ee6c0_0;  1 drivers
v0x5a24233ee890_0 .net "read_data1_ex", 31 0, v0x5a24233eea30_0;  1 drivers
v0x5a24233ee970_0 .net "read_data1_id", 31 0, L_0x5a2423401fb0;  1 drivers
v0x5a24233eea30_0 .var "read_data1_id_ex", 31 0;
v0x5a24233eeaf0_0 .net "read_data2_ex", 31 0, v0x5a24233eecc0_0;  1 drivers
v0x5a24233eebd0_0 .net "read_data2_id", 31 0, L_0x5a24234029b0;  1 drivers
v0x5a24233eecc0_0 .var "read_data2_id_ex", 31 0;
v0x5a24233eed80_0 .net "regwrite_ex", 0 0, L_0x5a2423402770;  1 drivers
v0x5a24233eee40_0 .var "regwrite_ex_mem", 0 0;
v0x5a24233eef00_0 .net "regwrite_id", 0 0, v0x5a24233df7a0_0;  1 drivers
v0x5a24233eefd0_0 .var "regwrite_id_ex", 0 0;
v0x5a24233ef070_0 .net "regwrite_mem", 0 0, L_0x5a2423406dc0;  1 drivers
v0x5a24233ef140_0 .var "regwrite_mem_wb", 0 0;
v0x5a24233ef1e0_0 .net "regwrite_wb", 0 0, v0x5a24233ef140_0;  1 drivers
v0x5a24233ef2d0_0 .net "rs1_ex", 4 0, L_0x5a2423403480;  1 drivers
v0x5a24233ef390_0 .net "rs1_id", 4 0, L_0x5a24233f11d0;  1 drivers
v0x5a24233ef480_0 .var "rs1_id_ex", 4 0;
v0x5a24233ef560_0 .net "rs2_ex", 4 0, L_0x5a2423403560;  1 drivers
v0x5a24233ef620_0 .net "rs2_id", 4 0, L_0x5a24233f12a0;  1 drivers
v0x5a24233ef710_0 .var "rs2_id_ex", 4 0;
v0x5a24233ef7f0_0 .net "rst", 0 0, v0x5a24233f0ea0_0;  1 drivers
v0x5a24233ef890_0 .net "stall", 0 0, v0x5a24233e1c40_0;  1 drivers
v0x5a24233ef930_0 .net "target_pc_ex", 31 0, L_0x5a24234068b0;  1 drivers
v0x5a24233ef9f0_0 .net "wb_data_before_jump", 31 0, L_0x5a2423408a60;  1 drivers
v0x5a24233efab0_0 .net "write_back_data_wb", 31 0, L_0x5a2423408c20;  1 drivers
v0x5a24233efba0_0 .var "write_data_ex_mem", 31 0;
v0x5a24233efc60_0 .net "write_data_mem", 31 0, v0x5a24233efba0_0;  1 drivers
v0x5a24233efd40_0 .net "zero_flag_ex", 0 0, L_0x5a2423405c90;  1 drivers
E_0x5a24232a15b0 .event anyedge, v0x5a24233eabf0_0, v0x5a24233e9c20_0;
E_0x5a242328ca70 .event anyedge, v0x5a24233e99c0_0, v0x5a24233e8dd0_0;
L_0x5a24233f0f40 .part v0x5a24233e24a0_0, 0, 7;
L_0x5a24233f1000 .part v0x5a24233e24a0_0, 7, 5;
L_0x5a24233f1130 .part v0x5a24233e24a0_0, 12, 3;
L_0x5a24233f11d0 .part v0x5a24233e24a0_0, 15, 5;
L_0x5a24233f12a0 .part v0x5a24233e24a0_0, 20, 5;
L_0x5a24233f1340 .part v0x5a24233e24a0_0, 25, 7;
L_0x5a2423403c40 .cmp/eq 2, v0x5a24233dfd50_0, L_0x74f55b7572a0;
L_0x5a2423403db0 .cmp/eq 2, v0x5a24233dfd50_0, L_0x74f55b7572e8;
L_0x5a2423403ef0 .functor MUXZ 32, v0x5a24233eea30_0, L_0x5a2423408c20, L_0x5a2423403db0, C4<>;
L_0x5a2423404030 .functor MUXZ 32, L_0x5a2423403ef0, v0x5a24233e8d10_0, L_0x5a2423403c40, C4<>;
L_0x5a2423404130 .cmp/eq 7, v0x5a24233ed100_0, L_0x74f55b757330;
L_0x5a2423404270 .cmp/eq 7, v0x5a24233ed100_0, L_0x74f55b7573c0;
L_0x5a2423404400 .functor MUXZ 32, L_0x5a2423404030, v0x5a24233ed390_0, L_0x5a2423404270, C4<>;
L_0x5a2423404590 .functor MUXZ 32, L_0x5a2423404400, L_0x74f55b757378, L_0x5a2423404130, C4<>;
L_0x5a2423404770 .cmp/eq 2, v0x5a24233dfe50_0, L_0x74f55b757408;
L_0x5a24234048b0 .cmp/eq 2, v0x5a24233dfe50_0, L_0x74f55b757450;
L_0x5a2423404a30 .functor MUXZ 32, v0x5a24233eecc0_0, L_0x5a2423408c20, L_0x5a24234048b0, C4<>;
L_0x5a2423404b70 .functor MUXZ 32, L_0x5a2423404a30, v0x5a24233e8d10_0, L_0x5a2423404770, C4<>;
L_0x5a2423404eb0 .cmp/eq 7, v0x5a24233ed100_0, L_0x74f55b757498;
L_0x5a2423404f50 .cmp/eq 7, v0x5a24233ed100_0, L_0x74f55b7574e0;
L_0x5a2423404c10 .functor MUXZ 32, v0x5a24233eb440_0, v0x5a24233eb440_0, L_0x5a2423404f50, C4<>;
L_0x5a2423405190 .functor MUXZ 32, L_0x5a2423404c10, v0x5a24233eb440_0, L_0x5a2423404eb0, C4<>;
L_0x5a2423405390 .functor MUXZ 32, L_0x5a2423404b70, L_0x5a2423405190, v0x5a24233e9200_0, C4<>;
L_0x5a2423405f60 .arith/sum 32, v0x5a24233ed390_0, L_0x74f55b757600;
L_0x5a2423406190 .arith/sum 32, v0x5a24233ed390_0, v0x5a24233eb440_0;
L_0x5a24234062c0 .arith/sum 32, v0x5a24233ed390_0, v0x5a24233eb440_0;
L_0x5a2423406440 .arith/sum 32, L_0x5a2423404590, v0x5a24233eb440_0;
L_0x5a2423403aa0 .cmp/eq 7, v0x5a24233ed100_0, L_0x74f55b757690;
L_0x5a2423406720 .functor MUXZ 32, L_0x5a2423406190, L_0x5a24234062c0, v0x5a24233ebb00_0, C4<>;
L_0x5a24234068b0 .functor MUXZ 32, L_0x5a2423406720, L_0x5a2423406000, L_0x5a2423403aa0, C4<>;
L_0x5a2423408a60 .functor MUXZ 32, v0x5a24233e8eb0_0, v0x5a24233ebfc0_0, v0x5a24233eca00_0, C4<>;
L_0x5a2423408c20 .functor MUXZ 32, L_0x5a2423408a60, v0x5a24233ed800_0, v0x5a24233ebc60_0, C4<>;
S_0x5a242338a8f0 .scope module, "arithmetic_logic_unit" "alu" 5 382, 6 12 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_u";
P_0x5a24233da150 .param/l "ALU_ADD" 1 6 27, C4<0000>;
P_0x5a24233da190 .param/l "ALU_AND" 1 6 29, C4<0010>;
P_0x5a24233da1d0 .param/l "ALU_DIV" 1 6 39, C4<1100>;
P_0x5a24233da210 .param/l "ALU_DIVU" 1 6 40, C4<1101>;
P_0x5a24233da250 .param/l "ALU_MUL" 1 6 37, C4<1010>;
P_0x5a24233da290 .param/l "ALU_MULH" 1 6 38, C4<1011>;
P_0x5a24233da2d0 .param/l "ALU_OR" 1 6 30, C4<0011>;
P_0x5a24233da310 .param/l "ALU_REM" 1 6 41, C4<1110>;
P_0x5a24233da350 .param/l "ALU_REMU" 1 6 42, C4<1111>;
P_0x5a24233da390 .param/l "ALU_SLL" 1 6 32, C4<0101>;
P_0x5a24233da3d0 .param/l "ALU_SLT" 1 6 35, C4<1000>;
P_0x5a24233da410 .param/l "ALU_SLTU" 1 6 36, C4<1001>;
P_0x5a24233da450 .param/l "ALU_SRA" 1 6 34, C4<0111>;
P_0x5a24233da490 .param/l "ALU_SRL" 1 6 33, C4<0110>;
P_0x5a24233da4d0 .param/l "ALU_SUB" 1 6 28, C4<0001>;
P_0x5a24233da510 .param/l "ALU_XOR" 1 6 31, C4<0100>;
L_0x5a2423404390 .functor BUFZ 32, L_0x5a2423404590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a2423405520 .functor BUFZ 32, L_0x5a2423405390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a24233dadb0_0 .net *"_ivl_10", 63 0, L_0x5a24234058b0;  1 drivers
L_0x74f55b757528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a24233daeb0_0 .net *"_ivl_13", 31 0, L_0x74f55b757528;  1 drivers
v0x5a24233daf90_0 .net *"_ivl_14", 63 0, L_0x5a24234059e0;  1 drivers
L_0x74f55b757570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a24233db050_0 .net *"_ivl_17", 31 0, L_0x74f55b757570;  1 drivers
L_0x74f55b7575b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a24233db130_0 .net/2u *"_ivl_20", 31 0, L_0x74f55b7575b8;  1 drivers
v0x5a24233db210_0 .net/s *"_ivl_4", 63 0, L_0x5a2423405590;  1 drivers
v0x5a24233db2f0_0 .net/s *"_ivl_6", 63 0, L_0x5a2423405680;  1 drivers
v0x5a24233db3d0_0 .net "alu_control", 3 0, L_0x5a2423403910;  alias, 1 drivers
v0x5a24233db4b0_0 .var "alu_result", 31 0;
v0x5a24233db590_0 .net "in1", 31 0, L_0x5a2423404590;  alias, 1 drivers
v0x5a24233db670_0 .net/s "in1_signed", 31 0, L_0x5a2423404390;  1 drivers
v0x5a24233db750_0 .net "in2", 31 0, L_0x5a2423405390;  alias, 1 drivers
v0x5a24233db830_0 .net/s "in2_signed", 31 0, L_0x5a2423405520;  1 drivers
v0x5a24233db910_0 .net "less_than", 0 0, L_0x5a2423405dd0;  alias, 1 drivers
v0x5a24233db9d0_0 .net "less_than_u", 0 0, L_0x5a2423405ec0;  alias, 1 drivers
v0x5a24233dba90_0 .net/s "mul_result_signed", 63 0, L_0x5a2423405770;  1 drivers
v0x5a24233dbb70_0 .net "mul_result_unsigned", 63 0, L_0x5a2423405b10;  1 drivers
v0x5a24233dbc50_0 .net "zero_flag", 0 0, L_0x5a2423405c90;  alias, 1 drivers
E_0x5a24233dad30/0 .event anyedge, v0x5a24233db3d0_0, v0x5a24233db590_0, v0x5a24233db750_0, v0x5a24233db670_0;
E_0x5a24233dad30/1 .event anyedge, v0x5a24233db830_0, v0x5a24233dba90_0;
E_0x5a24233dad30 .event/or E_0x5a24233dad30/0, E_0x5a24233dad30/1;
L_0x5a2423405590 .extend/s 64, L_0x5a2423404390;
L_0x5a2423405680 .extend/s 64, L_0x5a2423405520;
L_0x5a2423405770 .arith/mult 64, L_0x5a2423405590, L_0x5a2423405680;
L_0x5a24234058b0 .concat [ 32 32 0 0], L_0x5a2423404590, L_0x74f55b757528;
L_0x5a24234059e0 .concat [ 32 32 0 0], L_0x5a2423405390, L_0x74f55b757570;
L_0x5a2423405b10 .arith/mult 64, L_0x5a24234058b0, L_0x5a24234059e0;
L_0x5a2423405c90 .cmp/eq 32, v0x5a24233db4b0_0, L_0x74f55b7575b8;
L_0x5a2423405dd0 .cmp/gt.s 32, L_0x5a2423405520, L_0x5a2423404390;
L_0x5a2423405ec0 .cmp/gt 32, L_0x5a2423405390, L_0x5a2423404590;
S_0x5a242338b0b0 .scope module, "branch_unit" "branch_logic" 5 393, 7 1 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "zero_flag";
    .port_info 3 /INPUT 1 "less_than";
    .port_info 4 /INPUT 1 "less_than_u";
    .port_info 5 /OUTPUT 1 "taken";
P_0x5a242338b490 .param/l "BEQ" 1 7 18, C4<000>;
P_0x5a242338b4d0 .param/l "BGE" 1 7 21, C4<101>;
P_0x5a242338b510 .param/l "BGEU" 1 7 23, C4<111>;
P_0x5a242338b550 .param/l "BLT" 1 7 20, C4<100>;
P_0x5a242338b590 .param/l "BLTU" 1 7 22, C4<110>;
P_0x5a242338b5d0 .param/l "BNE" 1 7 19, C4<001>;
v0x5a24233dc200_0 .net "branch", 0 0, v0x5a24233e9440_0;  alias, 1 drivers
v0x5a24233dc2e0_0 .net "funct3", 2 0, L_0x5a24234034f0;  alias, 1 drivers
v0x5a24233dc3c0_0 .net "less_than", 0 0, L_0x5a2423405dd0;  alias, 1 drivers
v0x5a24233dc460_0 .net "less_than_u", 0 0, L_0x5a2423405ec0;  alias, 1 drivers
v0x5a24233dc500_0 .var "taken", 0 0;
v0x5a24233dc5f0_0 .net "zero_flag", 0 0, L_0x5a2423405c90;  alias, 1 drivers
E_0x5a24233dc190/0 .event anyedge, v0x5a24233dc200_0, v0x5a24233dc2e0_0, v0x5a24233dbc50_0, v0x5a24233db910_0;
E_0x5a24233dc190/1 .event anyedge, v0x5a24233db9d0_0;
E_0x5a24233dc190 .event/or E_0x5a24233dc190/0, E_0x5a24233dc190/1;
S_0x5a242338b870 .scope module, "control_unit" "control" 5 219, 8 8 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "memread";
    .port_info 7 /OUTPUT 1 "memwrite";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 2 "aluop";
    .port_info 12 /OUTPUT 2 "byte_size";
P_0x5a24233dc780 .param/l "ALU_ADD" 1 8 45, C4<0000>;
P_0x5a24233dc7c0 .param/l "ALU_AND" 1 8 47, C4<0010>;
P_0x5a24233dc800 .param/l "ALU_DIV" 1 8 57, C4<1100>;
P_0x5a24233dc840 .param/l "ALU_DIVU" 1 8 58, C4<1101>;
P_0x5a24233dc880 .param/l "ALU_MUL" 1 8 55, C4<1010>;
P_0x5a24233dc8c0 .param/l "ALU_MULH" 1 8 56, C4<1011>;
P_0x5a24233dc900 .param/l "ALU_OR" 1 8 48, C4<0011>;
P_0x5a24233dc940 .param/l "ALU_REM" 1 8 59, C4<1110>;
P_0x5a24233dc980 .param/l "ALU_REMU" 1 8 60, C4<1111>;
P_0x5a24233dc9c0 .param/l "ALU_SLL" 1 8 50, C4<0101>;
P_0x5a24233dca00 .param/l "ALU_SLT" 1 8 53, C4<1000>;
P_0x5a24233dca40 .param/l "ALU_SLTU" 1 8 54, C4<1001>;
P_0x5a24233dca80 .param/l "ALU_SRA" 1 8 52, C4<0111>;
P_0x5a24233dcac0 .param/l "ALU_SRL" 1 8 51, C4<0110>;
P_0x5a24233dcb00 .param/l "ALU_SUB" 1 8 46, C4<0001>;
P_0x5a24233dcb40 .param/l "ALU_XOR" 1 8 49, C4<0100>;
P_0x5a24233dcb80 .param/l "F3_ADD_SUB" 1 8 66, C4<000>;
P_0x5a24233dcbc0 .param/l "F3_AND" 1 8 73, C4<111>;
P_0x5a24233dcc00 .param/l "F3_BEQ" 1 8 83, C4<000>;
P_0x5a24233dcc40 .param/l "F3_BGE" 1 8 86, C4<101>;
P_0x5a24233dcc80 .param/l "F3_BGEU" 1 8 88, C4<111>;
P_0x5a24233dccc0 .param/l "F3_BLT" 1 8 85, C4<100>;
P_0x5a24233dcd00 .param/l "F3_BLTU" 1 8 87, C4<110>;
P_0x5a24233dcd40 .param/l "F3_BNE" 1 8 84, C4<001>;
P_0x5a24233dcd80 .param/l "F3_BYTE" 1 8 76, C4<000>;
P_0x5a24233dcdc0 .param/l "F3_BYTE_U" 1 8 79, C4<100>;
P_0x5a24233dce00 .param/l "F3_DIV" 1 8 93, C4<100>;
P_0x5a24233dce40 .param/l "F3_DIVU" 1 8 94, C4<101>;
P_0x5a24233dce80 .param/l "F3_HALF" 1 8 77, C4<001>;
P_0x5a24233dcec0 .param/l "F3_HALF_U" 1 8 80, C4<101>;
P_0x5a24233dcf00 .param/l "F3_MUL" 1 8 91, C4<000>;
P_0x5a24233dcf40 .param/l "F3_MULH" 1 8 92, C4<001>;
P_0x5a24233dcf80 .param/l "F3_OR" 1 8 72, C4<110>;
P_0x5a24233dcfc0 .param/l "F3_REM" 1 8 95, C4<110>;
P_0x5a24233dd000 .param/l "F3_REMU" 1 8 96, C4<111>;
P_0x5a24233dd040 .param/l "F3_SLL" 1 8 67, C4<001>;
P_0x5a24233dd080 .param/l "F3_SLT" 1 8 68, C4<010>;
P_0x5a24233dd0c0 .param/l "F3_SLTU" 1 8 69, C4<011>;
P_0x5a24233dd100 .param/l "F3_SRL_SRA" 1 8 71, C4<101>;
P_0x5a24233dd140 .param/l "F3_WORD" 1 8 78, C4<010>;
P_0x5a24233dd180 .param/l "F3_XOR" 1 8 70, C4<100>;
P_0x5a24233dd1c0 .param/l "F7_DEFAULT" 1 8 102, C4<0000000>;
P_0x5a24233dd200 .param/l "F7_MULDIV" 1 8 104, C4<0000001>;
P_0x5a24233dd240 .param/l "F7_SUB_SRA" 1 8 103, C4<0100000>;
P_0x5a24233dd280 .param/l "OP_AUIPC" 1 8 39, C4<0010111>;
P_0x5a24233dd2c0 .param/l "OP_BRANCH" 1 8 35, C4<1100011>;
P_0x5a24233dd300 .param/l "OP_I_TYPE" 1 8 32, C4<0010011>;
P_0x5a24233dd340 .param/l "OP_JAL" 1 8 36, C4<1101111>;
P_0x5a24233dd380 .param/l "OP_JALR" 1 8 37, C4<1100111>;
P_0x5a24233dd3c0 .param/l "OP_LOAD" 1 8 33, C4<0000011>;
P_0x5a24233dd400 .param/l "OP_LUI" 1 8 38, C4<0110111>;
P_0x5a24233dd440 .param/l "OP_R_TYPE" 1 8 31, C4<0110011>;
P_0x5a24233dd480 .param/l "OP_STORE" 1 8 34, C4<0100011>;
v0x5a24233ded90_0 .var "alu_control", 3 0;
v0x5a24233dee90_0 .var "aluop", 1 0;
v0x5a24233def70_0 .var "alusrc", 0 0;
v0x5a24233df010_0 .var "branch", 0 0;
v0x5a24233df0d0_0 .var "byte_size", 1 0;
v0x5a24233df200_0 .net "funct3", 2 0, L_0x5a24233f1130;  alias, 1 drivers
v0x5a24233df2e0_0 .net "funct7", 6 0, L_0x5a24233f1340;  alias, 1 drivers
v0x5a24233df3c0_0 .var "jump", 0 0;
v0x5a24233df480_0 .var "memread", 0 0;
v0x5a24233df540_0 .var "memtoreg", 0 0;
v0x5a24233df600_0 .var "memwrite", 0 0;
v0x5a24233df6c0_0 .net "opcode", 6 0, L_0x5a24233f0f40;  alias, 1 drivers
v0x5a24233df7a0_0 .var "regwrite", 0 0;
E_0x5a242328cb30 .event anyedge, v0x5a24233df6c0_0, v0x5a24233df2e0_0, v0x5a24233df200_0;
S_0x5a24233dfa00 .scope module, "fwd_unit" "forwarding_unit" 5 346, 9 1 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_ex";
    .port_info 1 /INPUT 5 "rs2_ex";
    .port_info 2 /INPUT 5 "rd_mem";
    .port_info 3 /INPUT 5 "rd_wb";
    .port_info 4 /INPUT 1 "regwrite_mem";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0x5a24233dfd50_0 .var "forward_a", 1 0;
v0x5a24233dfe50_0 .var "forward_b", 1 0;
v0x5a24233dff30_0 .net "rd_mem", 4 0, L_0x5a2423407530;  alias, 1 drivers
v0x5a24233dfff0_0 .net "rd_wb", 4 0, v0x5a24233ee6c0_0;  alias, 1 drivers
v0x5a24233e00d0_0 .net "regwrite_mem", 0 0, L_0x5a2423406dc0;  alias, 1 drivers
v0x5a24233e01e0_0 .net "regwrite_wb", 0 0, v0x5a24233ef140_0;  alias, 1 drivers
v0x5a24233e02a0_0 .net "rs1_ex", 4 0, L_0x5a2423403480;  alias, 1 drivers
v0x5a24233e0380_0 .net "rs2_ex", 4 0, L_0x5a2423403560;  alias, 1 drivers
E_0x5a24233dfcb0/0 .event anyedge, v0x5a24233e00d0_0, v0x5a24233dff30_0, v0x5a24233e02a0_0, v0x5a24233e01e0_0;
E_0x5a24233dfcb0/1 .event anyedge, v0x5a24233dfff0_0, v0x5a24233e0380_0;
E_0x5a24233dfcb0 .event/or E_0x5a24233dfcb0/0, E_0x5a24233dfcb0/1;
S_0x5a24233e05b0 .scope module, "hazard_unit" "hazard_detection" 5 564, 10 1 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memread_id_ex";
    .port_info 1 /INPUT 5 "rd_id_ex";
    .port_info 2 /INPUT 5 "rs1_id";
    .port_info 3 /INPUT 5 "rs2_id";
    .port_info 4 /INPUT 1 "branch_taken";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /INPUT 1 "dmem_ready";
    .port_info 7 /INPUT 1 "dmem_valid";
    .port_info 8 /OUTPUT 1 "stall";
    .port_info 9 /OUTPUT 1 "flush_if_id";
    .port_info 10 /OUTPUT 1 "flush_id_ex";
L_0x5a2423409050 .functor AND 1, L_0x5a2423408ec0, L_0x5a2423408f60, C4<1>, C4<1>;
L_0x5a24234093e0 .functor AND 1, L_0x5a2423409160, L_0x5a2423409200, C4<1>, C4<1>;
L_0x5a24234094f0 .functor OR 1, L_0x5a2423409050, L_0x5a24234093e0, C4<0>, C4<0>;
L_0x5a2423409600 .functor AND 1, v0x5a24233ec520_0, L_0x5a24234094f0, C4<1>, C4<1>;
L_0x5a2423409870 .functor AND 1, L_0x5a2423407bd0, L_0x5a2423409790, C4<1>, C4<1>;
v0x5a24233e0870_0 .net *"_ivl_0", 0 0, L_0x5a2423408ec0;  1 drivers
L_0x74f55b757720 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e0950_0 .net/2u *"_ivl_10", 4 0, L_0x74f55b757720;  1 drivers
v0x5a24233e0a30_0 .net *"_ivl_12", 0 0, L_0x5a2423409200;  1 drivers
v0x5a24233e0ad0_0 .net *"_ivl_15", 0 0, L_0x5a24234093e0;  1 drivers
v0x5a24233e0b90_0 .net *"_ivl_17", 0 0, L_0x5a24234094f0;  1 drivers
L_0x74f55b7576d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e0ca0_0 .net/2u *"_ivl_2", 4 0, L_0x74f55b7576d8;  1 drivers
v0x5a24233e0d80_0 .net *"_ivl_23", 0 0, L_0x5a2423409790;  1 drivers
v0x5a24233e0e40_0 .net *"_ivl_4", 0 0, L_0x5a2423408f60;  1 drivers
v0x5a24233e0f00_0 .net *"_ivl_7", 0 0, L_0x5a2423409050;  1 drivers
v0x5a24233e1050_0 .net *"_ivl_8", 0 0, L_0x5a2423409160;  1 drivers
v0x5a24233e1110_0 .net "branch_taken", 0 0, L_0x5a2423406c00;  alias, 1 drivers
v0x5a24233e11d0_0 .net "dmem_ready", 0 0, v0x5a24233f0460_0;  alias, 1 drivers
v0x5a24233e1290_0 .net "dmem_stall", 0 0, L_0x5a2423409870;  1 drivers
v0x5a24233e1350_0 .net "dmem_valid", 0 0, L_0x5a2423407bd0;  alias, 1 drivers
v0x5a24233e1410_0 .var "flush_id_ex", 0 0;
v0x5a24233e14d0_0 .var "flush_if_id", 0 0;
v0x5a24233e1590_0 .net "imem_ready", 0 0, v0x5a24233f0c50_0;  alias, 1 drivers
v0x5a24233e1760_0 .net "imem_stall", 0 0, L_0x5a24234096f0;  1 drivers
v0x5a24233e1820_0 .net "load_use_hazard", 0 0, L_0x5a2423409600;  1 drivers
v0x5a24233e18e0_0 .net "memread_id_ex", 0 0, v0x5a24233ec520_0;  alias, 1 drivers
v0x5a24233e19a0_0 .net "rd_id_ex", 4 0, v0x5a24233ee520_0;  alias, 1 drivers
v0x5a24233e1a80_0 .net "rs1_id", 4 0, L_0x5a24233f11d0;  alias, 1 drivers
v0x5a24233e1b60_0 .net "rs2_id", 4 0, L_0x5a24233f12a0;  alias, 1 drivers
v0x5a24233e1c40_0 .var "stall", 0 0;
E_0x5a24233e0790 .event anyedge, v0x5a24233e1110_0, v0x5a24233e1820_0;
E_0x5a24233e0810 .event anyedge, v0x5a24233e1820_0, v0x5a24233e1760_0, v0x5a24233e1290_0;
L_0x5a2423408ec0 .cmp/eq 5, v0x5a24233ee520_0, L_0x5a24233f11d0;
L_0x5a2423408f60 .cmp/ne 5, L_0x5a24233f11d0, L_0x74f55b7576d8;
L_0x5a2423409160 .cmp/eq 5, v0x5a24233ee520_0, L_0x5a24233f12a0;
L_0x5a2423409200 .cmp/ne 5, L_0x5a24233f12a0, L_0x74f55b757720;
L_0x5a24234096f0 .reduce/nor v0x5a24233f0c50_0;
L_0x5a2423409790 .reduce/nor v0x5a24233f0460_0;
S_0x5a24233e1e60 .scope module, "if_id_reg" "PIPELINE_REG_IF_ID" 5 203, 11 1 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "pc_out";
P_0x5a24233e1ff0 .param/l "NOP" 1 11 13, C4<00000000000000000000000000010011>;
v0x5a24233e2230_0 .net "clock", 0 0, v0x5a24233effd0_0;  alias, 1 drivers
v0x5a24233e2310_0 .net "flush", 0 0, v0x5a24233e14d0_0;  alias, 1 drivers
v0x5a24233e23d0_0 .net "instr_in", 31 0, v0x5a24233e3920_0;  alias, 1 drivers
v0x5a24233e24a0_0 .var "instr_out", 31 0;
v0x5a24233e2560_0 .net "pc_in", 31 0, v0x5a24233e3af0_0;  alias, 1 drivers
v0x5a24233e2690_0 .var "pc_out", 31 0;
v0x5a24233e2770_0 .net "reset", 0 0, v0x5a24233f0ea0_0;  alias, 1 drivers
v0x5a24233e2830_0 .net "stall", 0 0, v0x5a24233e1c40_0;  alias, 1 drivers
E_0x5a24233e21b0 .event posedge, v0x5a24233e2770_0, v0x5a24233e2230_0;
S_0x5a24233e2a00 .scope module, "immediate_generator" "imm_gen" 5 249, 12 1 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
P_0x5a24233e2b90 .param/l "OP_AUIPC" 1 12 17, C4<0010111>;
P_0x5a24233e2bd0 .param/l "OP_BRANCH" 1 12 15, C4<1100011>;
P_0x5a24233e2c10 .param/l "OP_I_TYPE" 1 12 11, C4<0010011>;
P_0x5a24233e2c50 .param/l "OP_JAL" 1 12 18, C4<1101111>;
P_0x5a24233e2c90 .param/l "OP_JALR" 1 12 13, C4<1100111>;
P_0x5a24233e2cd0 .param/l "OP_LOAD" 1 12 12, C4<0000011>;
P_0x5a24233e2d10 .param/l "OP_LUI" 1 12 16, C4<0110111>;
P_0x5a24233e2d50 .param/l "OP_R_TYPE" 1 12 10, C4<0110011>;
P_0x5a24233e2d90 .param/l "OP_STORE" 1 12 14, C4<0100011>;
v0x5a24233e32e0_0 .var "imm", 31 0;
v0x5a24233e33e0_0 .net "instr", 31 0, v0x5a24233e24a0_0;  alias, 1 drivers
v0x5a24233e34a0_0 .net "opcode", 6 0, L_0x5a2423402c10;  1 drivers
E_0x5a24233e3260 .event anyedge, v0x5a24233e34a0_0, v0x5a24233e24a0_0;
L_0x5a2423402c10 .part v0x5a24233e24a0_0, 0, 7;
S_0x5a24233e35d0 .scope module, "instruction_fetch" "IFU" 5 186, 13 1 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "target_pc";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /OUTPUT 1 "imem_valid";
    .port_info 7 /INPUT 32 "imem_rdata";
    .port_info 8 /INPUT 1 "imem_ready";
    .port_info 9 /OUTPUT 32 "PC_out";
    .port_info 10 /OUTPUT 32 "Instruction_Code";
v0x5a24233e3920_0 .var "Instruction_Code", 31 0;
v0x5a24233e3a30_0 .var "PC", 31 0;
v0x5a24233e3af0_0 .var "PC_out", 31 0;
L_0x74f55b757018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5a24233e3bf0_0 .net/2u *"_ivl_0", 31 0, L_0x74f55b757018;  1 drivers
v0x5a24233e3cb0_0 .net *"_ivl_2", 31 0, L_0x5a2423401590;  1 drivers
v0x5a24233e3de0_0 .net "clock", 0 0, v0x5a24233effd0_0;  alias, 1 drivers
v0x5a24233e3e80_0 .var "imem_addr", 31 0;
v0x5a24233e3f40_0 .net "imem_rdata", 31 0, v0x5a24233f0b40_0;  alias, 1 drivers
v0x5a24233e4020_0 .net "imem_ready", 0 0, v0x5a24233f0c50_0;  alias, 1 drivers
v0x5a24233e40f0_0 .var "imem_valid", 0 0;
v0x5a24233e4190_0 .net "next_pc", 31 0, L_0x5a2423401680;  1 drivers
v0x5a24233e4270_0 .net "pc_src", 0 0, L_0x5a2423406c00;  alias, 1 drivers
v0x5a24233e4340_0 .net "reset", 0 0, v0x5a24233f0ea0_0;  alias, 1 drivers
v0x5a24233e4410_0 .net "stall", 0 0, v0x5a24233e1c40_0;  alias, 1 drivers
v0x5a24233e44b0_0 .net "target_pc", 31 0, L_0x5a24234068b0;  alias, 1 drivers
E_0x5a24233e38c0 .event anyedge, v0x5a24233e3a30_0;
L_0x5a2423401590 .arith/sum 32, v0x5a24233e3a30_0, L_0x74f55b757018;
L_0x5a2423401680 .functor MUXZ 32, L_0x5a2423401590, L_0x5a24234068b0, L_0x5a2423406c00, C4<>;
S_0x5a24233e4710 .scope module, "register_file" "reg_file" 5 236, 14 1 0, S_0x5a242338a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_reg_num1";
    .port_info 3 /INPUT 5 "read_reg_num2";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 5 "write_reg";
    .port_info 8 /INPUT 32 "write_data";
L_0x5a2423383710 .functor AND 1, v0x5a24233ef140_0, L_0x5a2423401860, C4<1>, C4<1>;
L_0x5a24232ff520 .functor AND 1, L_0x5a2423383710, L_0x5a2423401980, C4<1>, C4<1>;
L_0x5a24232b7840 .functor AND 1, v0x5a24233ef140_0, L_0x5a2423402310, C4<1>, C4<1>;
L_0x5a24232fa5a0 .functor AND 1, L_0x5a24232b7840, L_0x5a2423402440, C4<1>, C4<1>;
L_0x74f55b757060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e4a60_0 .net/2u *"_ivl_0", 4 0, L_0x74f55b757060;  1 drivers
L_0x74f55b7570f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e4b60_0 .net/2u *"_ivl_10", 4 0, L_0x74f55b7570f0;  1 drivers
v0x5a24233e4c40_0 .net *"_ivl_12", 0 0, L_0x5a2423401980;  1 drivers
v0x5a24233e4ce0_0 .net *"_ivl_15", 0 0, L_0x5a24232ff520;  1 drivers
v0x5a24233e4da0_0 .net *"_ivl_16", 31 0, L_0x5a2423401b80;  1 drivers
v0x5a24233e4ed0_0 .net *"_ivl_18", 6 0, L_0x5a2423401c50;  1 drivers
v0x5a24233e4fb0_0 .net *"_ivl_2", 0 0, L_0x5a24234017c0;  1 drivers
L_0x74f55b757138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a24233e5070_0 .net *"_ivl_21", 1 0, L_0x74f55b757138;  1 drivers
v0x5a24233e5150_0 .net *"_ivl_22", 31 0, L_0x5a2423401de0;  1 drivers
L_0x74f55b757180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e52c0_0 .net/2u *"_ivl_26", 4 0, L_0x74f55b757180;  1 drivers
v0x5a24233e53a0_0 .net *"_ivl_28", 0 0, L_0x5a2423402190;  1 drivers
L_0x74f55b7571c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e5460_0 .net/2u *"_ivl_30", 31 0, L_0x74f55b7571c8;  1 drivers
v0x5a24233e5540_0 .net *"_ivl_32", 0 0, L_0x5a2423402310;  1 drivers
v0x5a24233e5600_0 .net *"_ivl_35", 0 0, L_0x5a24232b7840;  1 drivers
L_0x74f55b757210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e56c0_0 .net/2u *"_ivl_36", 4 0, L_0x74f55b757210;  1 drivers
v0x5a24233e57a0_0 .net *"_ivl_38", 0 0, L_0x5a2423402440;  1 drivers
L_0x74f55b7570a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a24233e5860_0 .net/2u *"_ivl_4", 31 0, L_0x74f55b7570a8;  1 drivers
v0x5a24233e5a50_0 .net *"_ivl_41", 0 0, L_0x5a24232fa5a0;  1 drivers
v0x5a24233e5b10_0 .net *"_ivl_42", 31 0, L_0x5a24234025e0;  1 drivers
v0x5a24233e5bf0_0 .net *"_ivl_44", 6 0, L_0x5a2423402680;  1 drivers
L_0x74f55b757258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a24233e5cd0_0 .net *"_ivl_47", 1 0, L_0x74f55b757258;  1 drivers
v0x5a24233e5db0_0 .net *"_ivl_48", 31 0, L_0x5a24234028c0;  1 drivers
v0x5a24233e5e90_0 .net *"_ivl_6", 0 0, L_0x5a2423401860;  1 drivers
v0x5a24233e5f50_0 .net *"_ivl_9", 0 0, L_0x5a2423383710;  1 drivers
v0x5a24233e6010_0 .net "clock", 0 0, v0x5a24233effd0_0;  alias, 1 drivers
v0x5a24233e60b0_0 .var/i "i", 31 0;
v0x5a24233e6190_0 .net "read_data1", 31 0, L_0x5a2423401fb0;  alias, 1 drivers
v0x5a24233e6270_0 .net "read_data2", 31 0, L_0x5a24234029b0;  alias, 1 drivers
v0x5a24233e6350_0 .net "read_reg_num1", 4 0, L_0x5a24233f11d0;  alias, 1 drivers
v0x5a24233e6410_0 .net "read_reg_num2", 4 0, L_0x5a24233f12a0;  alias, 1 drivers
v0x5a24233e64b0 .array "registers", 0 31, 31 0;
v0x5a24233e6550_0 .net "regwrite", 0 0, v0x5a24233ef140_0;  alias, 1 drivers
v0x5a24233e6620_0 .net "reset", 0 0, v0x5a24233f0ea0_0;  alias, 1 drivers
v0x5a24233e6920_0 .net "write_data", 31 0, L_0x5a2423408c20;  alias, 1 drivers
v0x5a24233e69e0_0 .net "write_reg", 4 0, v0x5a24233ee6c0_0;  alias, 1 drivers
L_0x5a24234017c0 .cmp/eq 5, L_0x5a24233f11d0, L_0x74f55b757060;
L_0x5a2423401860 .cmp/eq 5, v0x5a24233ee6c0_0, L_0x5a24233f11d0;
L_0x5a2423401980 .cmp/ne 5, v0x5a24233ee6c0_0, L_0x74f55b7570f0;
L_0x5a2423401b80 .array/port v0x5a24233e64b0, L_0x5a2423401c50;
L_0x5a2423401c50 .concat [ 5 2 0 0], L_0x5a24233f11d0, L_0x74f55b757138;
L_0x5a2423401de0 .functor MUXZ 32, L_0x5a2423401b80, L_0x5a2423408c20, L_0x5a24232ff520, C4<>;
L_0x5a2423401fb0 .functor MUXZ 32, L_0x5a2423401de0, L_0x74f55b7570a8, L_0x5a24234017c0, C4<>;
L_0x5a2423402190 .cmp/eq 5, L_0x5a24233f12a0, L_0x74f55b757180;
L_0x5a2423402310 .cmp/eq 5, v0x5a24233ee6c0_0, L_0x5a24233f12a0;
L_0x5a2423402440 .cmp/ne 5, v0x5a24233ee6c0_0, L_0x74f55b757210;
L_0x5a24234025e0 .array/port v0x5a24233e64b0, L_0x5a2423402680;
L_0x5a2423402680 .concat [ 5 2 0 0], L_0x5a24233f12a0, L_0x74f55b757258;
L_0x5a24234028c0 .functor MUXZ 32, L_0x5a24234025e0, L_0x5a2423408c20, L_0x5a24232fa5a0, C4<>;
L_0x5a24234029b0 .functor MUXZ 32, L_0x5a24234028c0, L_0x74f55b7571c8, L_0x5a2423402190, C4<>;
    .scope S_0x5a242338bc50;
T_0 ;
    %wait E_0x5a2423268e30;
    %load/vec4 v0x5a24233d7b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d7a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233724b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a2423383950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a2423371b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233d78a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a24233d7980_0;
    %assign/vec4 v0x5a24233d7a40_0, 0;
    %load/vec4 v0x5a24233723e0_0;
    %assign/vec4 v0x5a24233724b0_0, 0;
    %load/vec4 v0x5a24233838b0_0;
    %assign/vec4 v0x5a2423383950_0, 0;
    %load/vec4 v0x5a2423371a10_0;
    %assign/vec4 v0x5a2423371b10_0, 0;
    %load/vec4 v0x5a24233d77c0_0;
    %assign/vec4 v0x5a24233d78a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a2423389d50;
T_1 ;
    %wait E_0x5a2423268be0;
    %load/vec4 v0x5a24233d95c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d9500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d7e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d7fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d91a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d9360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d8660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d8e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233d9760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233d9920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233d8fe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a24233d82e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a24233d84a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a24233d8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d9500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d7e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d7fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233d8800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d91a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d9360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d8660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233d8e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233d9760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233d9920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233d8fe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a24233d82e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a24233d84a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5a24233d9a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5a24233d9440_0;
    %assign/vec4 v0x5a24233d9500_0, 0;
    %load/vec4 v0x5a24233d7d80_0;
    %assign/vec4 v0x5a24233d7e60_0, 0;
    %load/vec4 v0x5a24233d88c0_0;
    %assign/vec4 v0x5a24233d8980_0, 0;
    %load/vec4 v0x5a24233d8bc0_0;
    %assign/vec4 v0x5a24233d8c80_0, 0;
    %load/vec4 v0x5a24233d8a40_0;
    %assign/vec4 v0x5a24233d8b00_0, 0;
    %load/vec4 v0x5a24233d7f20_0;
    %assign/vec4 v0x5a24233d7fc0_0, 0;
    %load/vec4 v0x5a24233d8740_0;
    %assign/vec4 v0x5a24233d8800_0, 0;
    %load/vec4 v0x5a24233d90c0_0;
    %assign/vec4 v0x5a24233d91a0_0, 0;
    %load/vec4 v0x5a24233d9280_0;
    %assign/vec4 v0x5a24233d9360_0, 0;
    %load/vec4 v0x5a24233d8580_0;
    %assign/vec4 v0x5a24233d8660_0, 0;
    %load/vec4 v0x5a24233d8d40_0;
    %assign/vec4 v0x5a24233d8e20_0, 0;
    %load/vec4 v0x5a24233d9680_0;
    %assign/vec4 v0x5a24233d9760_0, 0;
    %load/vec4 v0x5a24233d9840_0;
    %assign/vec4 v0x5a24233d9920_0, 0;
    %load/vec4 v0x5a24233d8f00_0;
    %assign/vec4 v0x5a24233d8fe0_0, 0;
    %load/vec4 v0x5a24233d8200_0;
    %assign/vec4 v0x5a24233d82e0_0, 0;
    %load/vec4 v0x5a24233d83c0_0;
    %assign/vec4 v0x5a24233d84a0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a24233e35d0;
T_2 ;
    %wait E_0x5a24233e38c0;
    %load/vec4 v0x5a24233e3a30_0;
    %store/vec4 v0x5a24233e3e80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233e40f0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5a24233e35d0;
T_3 ;
    %wait E_0x5a24233e21b0;
    %load/vec4 v0x5a24233e4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233e3a30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a24233e4410_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x5a24233e4020_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5a24233e4190_0;
    %assign/vec4 v0x5a24233e3a30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5a24233e35d0;
T_4 ;
    %wait E_0x5a24233e21b0;
    %load/vec4 v0x5a24233e4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5a24233e3920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5a24233e4410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5a24233e3920_0;
    %assign/vec4 v0x5a24233e3920_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5a24233e4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5a24233e3f40_0;
    %assign/vec4 v0x5a24233e3920_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5a24233e35d0;
T_5 ;
    %wait E_0x5a24233e38c0;
    %load/vec4 v0x5a24233e3a30_0;
    %store/vec4 v0x5a24233e3af0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a24233e1e60;
T_6 ;
    %wait E_0x5a24233e21b0;
    %load/vec4 v0x5a24233e2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5a24233e24a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233e2690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a24233e2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5a24233e24a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233e2690_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5a24233e2830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5a24233e23d0_0;
    %assign/vec4 v0x5a24233e24a0_0, 0;
    %load/vec4 v0x5a24233e2560_0;
    %assign/vec4 v0x5a24233e2690_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a242338b870;
T_7 ;
    %wait E_0x5a242328cb30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233dee90_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %load/vec4 v0x5a24233df6c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233df3c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233dee90_0, 0, 2;
    %load/vec4 v0x5a24233df2e0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x5a24233df200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.20;
T_7.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.20;
T_7.14 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x5a24233df200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.30;
T_7.21 ;
    %load/vec4 v0x5a24233df2e0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
T_7.32 ;
    %jmp T_7.30;
T_7.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.30;
T_7.23 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.30;
T_7.24 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.30;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.30;
T_7.26 ;
    %load/vec4 v0x5a24233df2e0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
T_7.34 ;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
T_7.12 ;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233dee90_0, 0, 2;
    %load/vec4 v0x5a24233df200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.36 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.39 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.40 ;
    %load/vec4 v0x5a24233df2e0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.45, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
T_7.46 ;
    %jmp T_7.44;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.42 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.44;
T_7.44 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df540_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %load/vec4 v0x5a24233df200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.53;
T_7.47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.53;
T_7.48 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df600_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %load/vec4 v0x5a24233df200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.58;
T_7.54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.58;
T_7.55 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.58;
T_7.56 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233df0d0_0, 0, 2;
    %jmp T_7.58;
T_7.58 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df3c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233def70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ded90_0, 0, 4;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5a24233e4710;
T_8 ;
    %wait E_0x5a24233e21b0;
    %load/vec4 v0x5a24233e6620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a24233e60b0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5a24233e60b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5a24233e60b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a24233e64b0, 0, 4;
    %load/vec4 v0x5a24233e60b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a24233e60b0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a24233e6550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x5a24233e69e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5a24233e6920_0;
    %load/vec4 v0x5a24233e69e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a24233e64b0, 0, 4;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a24233e64b0, 0, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a24233e2a00;
T_9 ;
    %wait E_0x5a24233e3260;
    %load/vec4 v0x5a24233e34a0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233e33e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5a24233e32e0_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5a24233dfa00;
T_10 ;
    %wait E_0x5a24233dfcb0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233dfd50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233dfe50_0, 0, 2;
    %load/vec4 v0x5a24233e00d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v0x5a24233dff30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x5a24233dff30_0;
    %load/vec4 v0x5a24233e02a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233dfd50_0, 0, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5a24233e01e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.7, 10;
    %load/vec4 v0x5a24233dfff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v0x5a24233dfff0_0;
    %load/vec4 v0x5a24233e02a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a24233dfd50_0, 0, 2;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233dfd50_0, 0, 2;
T_10.5 ;
T_10.1 ;
    %load/vec4 v0x5a24233e00d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.11, 10;
    %load/vec4 v0x5a24233dff30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.10, 9;
    %load/vec4 v0x5a24233dff30_0;
    %load/vec4 v0x5a24233e0380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a24233dfe50_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x5a24233e01e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.15, 10;
    %load/vec4 v0x5a24233dfff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0x5a24233dfff0_0;
    %load/vec4 v0x5a24233e0380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a24233dfe50_0, 0, 2;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a24233dfe50_0, 0, 2;
T_10.13 ;
T_10.9 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5a242338a8f0;
T_11 ;
    %wait E_0x5a24233dad30;
    %load/vec4 v0x5a24233db3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %add;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %sub;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %and;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %or;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %xor;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x5a24233db670_0;
    %load/vec4 v0x5a24233db830_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x5a24233db590_0;
    %load/vec4 v0x5a24233db750_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x5a24233dba90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x5a24233dba90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5a24233db4b0_0, 0, 32;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5a242338b0b0;
T_12 ;
    %wait E_0x5a24233dc190;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %load/vec4 v0x5a24233dc200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5a24233dc2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x5a24233dc5f0_0;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x5a24233dc5f0_0;
    %inv;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5a24233dc3c0_0;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x5a24233dc3c0_0;
    %inv;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x5a24233dc460_0;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x5a24233dc460_0;
    %inv;
    %store/vec4 v0x5a24233dc500_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5a24233e05b0;
T_13 ;
    %wait E_0x5a24233e0810;
    %load/vec4 v0x5a24233e1820_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.1, 8;
    %load/vec4 v0x5a24233e1760_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.1;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v0x5a24233e1290_0;
    %or;
T_13.0;
    %store/vec4 v0x5a24233e1c40_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5a24233e05b0;
T_14 ;
    %wait E_0x5a24233e0790;
    %load/vec4 v0x5a24233e1110_0;
    %store/vec4 v0x5a24233e14d0_0, 0, 1;
    %load/vec4 v0x5a24233e1110_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_14.0, 8;
    %load/vec4 v0x5a24233e1820_0;
    %or;
T_14.0;
    %store/vec4 v0x5a24233e1410_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5a242338a510;
T_15 ;
    %wait E_0x5a24233e21b0;
    %load/vec4 v0x5a24233ef7f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x5a24233ea1c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233eefd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233e9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ec520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ecdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ec8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233e9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ebb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233eea30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233eecc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233eb440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233ed390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233ef480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233ef710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233ee520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a24233eab30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a24233eaea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a24233e8510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a24233e9900_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5a24233ed100_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5a24233ef890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %load/vec4 v0x5a24233eef00_0;
    %assign/vec4 v0x5a24233eefd0_0, 0;
    %load/vec4 v0x5a24233e9130_0;
    %assign/vec4 v0x5a24233e9200_0, 0;
    %load/vec4 v0x5a24233ec480_0;
    %assign/vec4 v0x5a24233ec520_0, 0;
    %load/vec4 v0x5a24233ecd00_0;
    %assign/vec4 v0x5a24233ecdd0_0, 0;
    %load/vec4 v0x5a24233ec800_0;
    %assign/vec4 v0x5a24233ec8a0_0, 0;
    %load/vec4 v0x5a24233e9370_0;
    %assign/vec4 v0x5a24233e9440_0, 0;
    %load/vec4 v0x5a24233eba60_0;
    %assign/vec4 v0x5a24233ebb00_0, 0;
    %load/vec4 v0x5a24233ee970_0;
    %assign/vec4 v0x5a24233eea30_0, 0;
    %load/vec4 v0x5a24233eebd0_0;
    %assign/vec4 v0x5a24233eecc0_0, 0;
    %load/vec4 v0x5a24233eb350_0;
    %assign/vec4 v0x5a24233eb440_0, 0;
    %load/vec4 v0x5a24233ed2a0_0;
    %assign/vec4 v0x5a24233ed390_0, 0;
    %load/vec4 v0x5a24233ef390_0;
    %assign/vec4 v0x5a24233ef480_0, 0;
    %load/vec4 v0x5a24233ef620_0;
    %assign/vec4 v0x5a24233ef710_0, 0;
    %load/vec4 v0x5a24233ee440_0;
    %assign/vec4 v0x5a24233ee520_0, 0;
    %load/vec4 v0x5a24233eaa40_0;
    %assign/vec4 v0x5a24233eab30_0, 0;
    %load/vec4 v0x5a24233eadb0_0;
    %assign/vec4 v0x5a24233eaea0_0, 0;
    %load/vec4 v0x5a24233e8440_0;
    %assign/vec4 v0x5a24233e8510_0, 0;
    %load/vec4 v0x5a24233e9810_0;
    %assign/vec4 v0x5a24233e9900_0, 0;
    %load/vec4 v0x5a24233ed010_0;
    %assign/vec4 v0x5a24233ed100_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5a242338a510;
T_16 ;
    %wait E_0x5a24233e21b0;
    %load/vec4 v0x5a24233ef7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233eee40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ec3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ecc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ec740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233eb9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233e8d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233efba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233ed640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233ee380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a24233e9730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a24233ea980_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5a24233eed80_0;
    %assign/vec4 v0x5a24233eee40_0, 0;
    %load/vec4 v0x5a24233ec340_0;
    %assign/vec4 v0x5a24233ec3e0_0, 0;
    %load/vec4 v0x5a24233ecb80_0;
    %assign/vec4 v0x5a24233ecc40_0, 0;
    %load/vec4 v0x5a24233ec680_0;
    %assign/vec4 v0x5a24233ec740_0, 0;
    %load/vec4 v0x5a24233eb8e0_0;
    %assign/vec4 v0x5a24233eb9a0_0, 0;
    %load/vec4 v0x5a24233e8c20_0;
    %assign/vec4 v0x5a24233e8d10_0, 0;
    %load/vec4 v0x5a24233e8b40_0;
    %assign/vec4 v0x5a24233efba0_0, 0;
    %load/vec4 v0x5a24233ed560_0;
    %assign/vec4 v0x5a24233ed640_0, 0;
    %load/vec4 v0x5a24233ee2c0_0;
    %assign/vec4 v0x5a24233ee380_0, 0;
    %load/vec4 v0x5a24233e9650_0;
    %assign/vec4 v0x5a24233e9730_0, 0;
    %load/vec4 v0x5a24233ea8b0_0;
    %assign/vec4 v0x5a24233ea980_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5a242338a510;
T_17 ;
    %wait E_0x5a242328ca70;
    %load/vec4 v0x5a24233e99c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a24233ea0e0_0, 0, 4;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5a24233e8dd0_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5a24233ea0e0_0, 0, 4;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x5a24233e8dd0_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5a24233ea0e0_0, 0, 4;
    %jmp T_17.4;
T_17.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5a24233ea0e0_0, 0, 4;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5a242338a510;
T_18 ;
    %wait E_0x5a24232a15b0;
    %load/vec4 v0x5a24233eabf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %load/vec4 v0x5a24233e9c20_0;
    %store/vec4 v0x5a24233ec260_0, 0, 32;
    %jmp T_18.6;
T_18.0 ;
    %load/vec4 v0x5a24233e9c20_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a24233e9c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233ec260_0, 0, 32;
    %jmp T_18.6;
T_18.1 ;
    %load/vec4 v0x5a24233e9c20_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5a24233e9c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233ec260_0, 0, 32;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x5a24233e9c20_0;
    %store/vec4 v0x5a24233ec260_0, 0, 32;
    %jmp T_18.6;
T_18.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a24233e9c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233ec260_0, 0, 32;
    %jmp T_18.6;
T_18.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a24233e9c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233ec260_0, 0, 32;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5a242338a510;
T_19 ;
    %wait E_0x5a24233e21b0;
    %load/vec4 v0x5a24233ef7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ef140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233eca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233ebc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233e8eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233ebfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233ed800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a24233ee6c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5a24233ef070_0;
    %assign/vec4 v0x5a24233ef140_0, 0;
    %load/vec4 v0x5a24233ec940_0;
    %assign/vec4 v0x5a24233eca00_0, 0;
    %load/vec4 v0x5a24233ebba0_0;
    %assign/vec4 v0x5a24233ebc60_0, 0;
    %load/vec4 v0x5a24233e8dd0_0;
    %assign/vec4 v0x5a24233e8eb0_0, 0;
    %load/vec4 v0x5a24233ec180_0;
    %assign/vec4 v0x5a24233ebfc0_0, 0;
    %load/vec4 v0x5a24233ed720_0;
    %assign/vec4 v0x5a24233ed800_0, 0;
    %load/vec4 v0x5a24233ee600_0;
    %assign/vec4 v0x5a24233ee6c0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5a242338a130;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233effd0_0, 0, 1;
T_20.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5a24233effd0_0;
    %inv;
    %store/vec4 v0x5a24233effd0_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x5a242338a130;
T_21 ;
    %wait E_0x5a2423269090;
    %load/vec4 v0x5a24233f0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233f0c50_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5a24233f0b40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5a24233f0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5a24233f09a0_0;
    %assign/vec4 v0x5a24233f0a60_0, 0;
    %load/vec4 v0x5a24233f09a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5a24233f0de0, 4;
    %assign/vec4 v0x5a24233f0b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a24233f0c50_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233f0c50_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5a242338a130;
T_22 ;
    %wait E_0x5a2423269090;
    %load/vec4 v0x5a24233f0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233f0460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a24233f0300_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5a24233f0550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5a24233f0790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5a24233f0830_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x5a24233f0640_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5a24233f0210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a24233f0170, 0, 4;
T_22.6 ;
    %load/vec4 v0x5a24233f0830_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x5a24233f0640_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5a24233f0210_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a24233f0170, 0, 4;
T_22.8 ;
    %load/vec4 v0x5a24233f0830_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x5a24233f0640_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5a24233f0210_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a24233f0170, 0, 4;
T_22.10 ;
    %load/vec4 v0x5a24233f0830_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x5a24233f0640_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5a24233f0210_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a24233f0170, 0, 4;
T_22.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a24233f0460_0, 0;
    %vpi_call 4 113 "$display", "[DMEM WRITE] Addr=0x%h, Data=0x%h, Strb=%b", v0x5a24233f0210_0, v0x5a24233f0640_0, v0x5a24233f0830_0 {0 0 0};
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5a24233f0210_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5a24233f0170, 4;
    %load/vec4 v0x5a24233f0210_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5a24233f0170, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a24233f0210_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5a24233f0170, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x5a24233f0210_0;
    %load/vec4a v0x5a24233f0170, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a24233f03a0_0, 0, 32;
    %load/vec4 v0x5a24233f03a0_0;
    %assign/vec4 v0x5a24233f0300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a24233f0460_0, 0;
    %vpi_call 4 122 "$display", "[DMEM READ]  Addr=0x%h, Data=0x%h", v0x5a24233f0210_0, v0x5a24233f03a0_0 {0 0 0};
T_22.5 ;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a24233f0460_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5a242338a130;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a24233f0900_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5a24233f0900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x5a24233f0900_0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %load/vec4 v0x5a24233f0900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a24233f0900_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a24233f0900_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x5a24233f0900_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5a24233f0900_0;
    %store/vec4a v0x5a24233f0170, 4, 0;
    %load/vec4 v0x5a24233f0900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a24233f0900_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 3146003, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2159283, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2155315, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2147251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2135059, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2151571, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2139443, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 1123731, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2101795, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 3146787, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 9731, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 4200067, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 8390403, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 10487699, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 5244947, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 16254051, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 1050771, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 8388847, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 2099475, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 3148179, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 305420855, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 6807, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %pushi/vec4 4261416675, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a24233f0de0, 4, 0;
    %end;
    .thread T_23;
    .scope S_0x5a242338a130;
T_24 ;
    %wait E_0x5a2423269090;
    %load/vec4 v0x5a24233f0ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5a24233f0090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a24233f0090_0, 0, 32;
    %load/vec4 v0x5a24233ef1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v0x5a24233ee780_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %vpi_call 4 222 "$display", "[CYCLE %0d] WB: x%0d <= 0x%h", v0x5a24233f0090_0, v0x5a24233ee780_0, v0x5a24233efab0_0 {0 0 0};
T_24.2 ;
    %vpi_call 4 227 "$display", "[CYCLE %0d] PC = 0x%h, Instr = 0x%h", v0x5a24233f0090_0, v0x5a24233ed450_0, v0x5a24233eb610_0 {0 0 0};
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5a242338a130;
T_25 ;
    %vpi_call 4 237 "$dumpfile", "riscv_cpu_tb.vcd" {0 0 0};
    %vpi_call 4 238 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a242338a130 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a24233f0ea0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a24233f0090_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a2423269090;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a24233f0ea0_0, 0, 1;
    %vpi_call 4 248 "$display", "========================================" {0 0 0};
    %vpi_call 4 249 "$display", "RISC-V CPU Core Testbench Started" {0 0 0};
    %vpi_call 4 250 "$display", "========================================" {0 0 0};
    %pushi/vec4 100, 0, 32;
T_25.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.3, 5;
    %jmp/1 T_25.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a2423269090;
    %jmp T_25.2;
T_25.3 ;
    %pop/vec4 1;
    %vpi_call 4 255 "$display", "========================================" {0 0 0};
    %vpi_call 4 256 "$display", "Register File Final State:" {0 0 0};
    %vpi_call 4 257 "$display", "========================================" {0 0 0};
    %vpi_call 4 258 "$display", "x1  = 0x%h", &A<v0x5a24233e64b0, 1> {0 0 0};
    %vpi_call 4 259 "$display", "x2  = 0x%h", &A<v0x5a24233e64b0, 2> {0 0 0};
    %vpi_call 4 260 "$display", "x3  = 0x%h", &A<v0x5a24233e64b0, 3> {0 0 0};
    %vpi_call 4 261 "$display", "x4  = 0x%h", &A<v0x5a24233e64b0, 4> {0 0 0};
    %vpi_call 4 262 "$display", "x5  = 0x%h", &A<v0x5a24233e64b0, 5> {0 0 0};
    %vpi_call 4 263 "$display", "x6  = 0x%h", &A<v0x5a24233e64b0, 6> {0 0 0};
    %vpi_call 4 264 "$display", "x7  = 0x%h", &A<v0x5a24233e64b0, 7> {0 0 0};
    %vpi_call 4 265 "$display", "x8  = 0x%h", &A<v0x5a24233e64b0, 8> {0 0 0};
    %vpi_call 4 266 "$display", "x9  = 0x%h", &A<v0x5a24233e64b0, 9> {0 0 0};
    %vpi_call 4 267 "$display", "x10 = 0x%h", &A<v0x5a24233e64b0, 10> {0 0 0};
    %vpi_call 4 268 "$display", "x12 = 0x%h", &A<v0x5a24233e64b0, 12> {0 0 0};
    %vpi_call 4 269 "$display", "x13 = 0x%h", &A<v0x5a24233e64b0, 13> {0 0 0};
    %vpi_call 4 270 "$display", "x14 = 0x%h", &A<v0x5a24233e64b0, 14> {0 0 0};
    %vpi_call 4 271 "$display", "x15 = 0x0000000a" {0 0 0};
    %vpi_call 4 272 "$display", "x16 = 0x%h", &A<v0x5a24233e64b0, 16> {0 0 0};
    %vpi_call 4 273 "$display", "x17 = 0x%h", &A<v0x5a24233e64b0, 17> {0 0 0};
    %vpi_call 4 274 "$display", "x20 = 0x%h", &A<v0x5a24233e64b0, 20> {0 0 0};
    %vpi_call 4 275 "$display", "x21 = 0x%h", &A<v0x5a24233e64b0, 21> {0 0 0};
    %vpi_call 4 277 "$display", "========================================" {0 0 0};
    %vpi_call 4 278 "$display", "Expected Results:" {0 0 0};
    %vpi_call 4 279 "$display", "========================================" {0 0 0};
    %vpi_call 4 280 "$display", "x1  = 0x00000005 (ADDI)" {0 0 0};
    %vpi_call 4 281 "$display", "x2  = 0x00000003 (ADDI)" {0 0 0};
    %vpi_call 4 282 "$display", "x3  = 0x00000008 (ADD: 5+3)" {0 0 0};
    %vpi_call 4 283 "$display", "x4  = 0x00000002 (SUB: 5-3)" {0 0 0};
    %vpi_call 4 284 "$display", "x5  = 0x00000001 (AND: 5&3)" {0 0 0};
    %vpi_call 4 285 "$display", "x6  = 0x00000007 (OR:  5|3)" {0 0 0};
    %vpi_call 4 286 "$display", "x7  = 0x00000006 (XOR: 5^3)" {0 0 0};
    %vpi_call 4 287 "$display", "x8  = 0x00000014 (SLLI: 5<<2)" {0 0 0};
    %vpi_call 4 288 "$display", "x9  = 0x00000001 (SRLI: 5>>2)" {0 0 0};
    %vpi_call 4 289 "$display", "x10 = 0x00000000 (SLT: 5<3 false)" {0 0 0};
    %vpi_call 4 290 "$display", "x12 = 0x00000005 (LW from memory)" {0 0 0};
    %vpi_call 4 291 "$display", "x13 = 0x00000003 (LH from memory)" {0 0 0};
    %vpi_call 4 292 "$display", "x14 = 0x00000008 (LB from memory)" {0 0 0};
    %vpi_call 4 293 "$display", "x15 = 0x0000000A (ADDI 10)" {0 0 0};
    %vpi_call 4 294 "$display", "x17 = 0x00000001 (Branch not taken)" {0 0 0};
    %vpi_call 4 295 "$display", "x20 = 0x12345000 (LUI)" {0 0 0};
    %vpi_call 4 296 "$display", "x21 = 0x00001094 (AUIPC: 0x94+0x1000)" {0 0 0};
    %vpi_call 4 298 "$display", "========================================" {0 0 0};
    %vpi_call 4 299 "$display", "Simulation Completed" {0 0 0};
    %vpi_call 4 300 "$display", "========================================" {0 0 0};
    %vpi_call 4 302 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5a242338a130;
T_26 ;
    %delay 10000000, 0;
    %vpi_call 4 310 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 4 311 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "./core/PIPELINE_REG_EX_WB.v";
    "./core/PIPELINE_REG_ID_EX.v";
    "tb_riscv_cpu_core.v";
    "./riscv_cpu_core.v";
    "./core/alu.v";
    "./core/branch_logic.v";
    "./core/control.v";
    "./core/forwarding_unit.v";
    "./core/hazard_detection.v";
    "./core/PIPELINE_REG_IF_ID.v";
    "./core/imm_gen.v";
    "./core/IFU.v";
    "./core/reg_file.v";
