---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx940cachecontrol
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SIGfx940CacheControl` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{SIMemoryLegalizer.cpp}::SIGfx940CacheControl</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx90acachecontrol">SIGfx90ACacheControl</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#aa31f7ba4c335f7e3bd2133ab565b290b">SIGfx940CacheControl</a> (const GCNSubtarget &amp;ST)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad39f104e0e2cc1f9d2e2cfb1bf2022ee">enableLoadCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#ad39f104e0e2cc1f9d2e2cfb1bf2022ee">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad9dac420a37cf667c38e4cb598221615">enableRMWCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#ad9dac420a37cf667c38e4cb598221615">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae4148f14632cfbce48d81655a9e07161">enableStoreCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#ae4148f14632cfbce48d81655a9e07161">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af8b9946baa1e3ee84180bde7f21848fd">enableVolatileAndOrNonTemporal</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicAddrSpace AddrSpace, SIMemOp Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse) const override</>}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use. <a href="#af8b9946baa1e3ee84180bde7f21848fd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad056b2534ea3030fc135769c9e2fe51c">insertAcquire</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, Position Pos) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> . <a href="#ad056b2534ea3030fc135769c9e2fe51c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4ce0cfef837f200c15610c1fb1d5971f">insertRelease</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, bool IsCrossAddrSpaceOrdering, Position Pos) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>. <a href="#a4ce0cfef837f200c15610c1fb1d5971f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaf72a1e1847c49ad698f22517391a2c1">tryForceStoreSC0SC1</a> (const SIMemOpInfo &amp;MOI, MachineBasicBlock::iterator &amp;MI) const override</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#aeaf42a1e6482c5b7206b5e4457d980df">enableNTBit</a> (const MachineBasicBlock::iterator &amp;MI) const</>}>
Sets NT bit to &quot;true&quot; if present in <code>MI</code>. <a href="#aeaf42a1e6482c5b7206b5e4457d980df">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae21e69d2af33292fd6909916ad7bcd00">enableSC0Bit</a> (const MachineBasicBlock::iterator &amp;MI) const</>}>
Sets SC0 bit to &quot;true&quot; if present in <code>MI</code>. <a href="#ae21e69d2af33292fd6909916ad7bcd00">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2a61df2ef440c389862cc0d923637731">enableSC1Bit</a> (const MachineBasicBlock::iterator &amp;MI) const</>}>
Sets SC1 bit to &quot;true&quot; if present in <code>MI</code>. <a href="#a2a61df2ef440c389862cc0d923637731">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 473 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.

<SectionDefinition>

## Public Constructors

### SIGfx940CacheControl() {#aa31f7ba4c335f7e3bd2133ab565b290b}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx940CacheControl::SIGfx940CacheControl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; ST)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00496">496</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### enableLoadCacheBypass() {#ad39f104e0e2cc1f9d2e2cfb1bf2022ee}

<MemberDefinition
  prototype={<>bool SIGfx940CacheControl::enableLoadCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00498">498</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableRMWCacheBypass() {#ad9dac420a37cf667c38e4cb598221615}

<MemberDefinition
  prototype={<>bool SIGfx940CacheControl::enableRMWCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00506">506</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableStoreCacheBypass() {#ae4148f14632cfbce48d81655a9e07161}

<MemberDefinition
  prototype={<>bool SIGfx940CacheControl::enableStoreCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00502">502</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableVolatileAndOrNonTemporal() {#af8b9946baa1e3ee84180bde7f21848fd}

<MemberDefinition
  prototype={<>bool SIGfx940CacheControl::enableVolatileAndOrNonTemporal (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a7d1379b61882d548830c6e5b216942a9">SIMemOp</a> Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00510">510</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertAcquire() {#ad056b2534ea3030fc135769c9e2fe51c}

<MemberDefinition
  prototype={<>bool SIGfx940CacheControl::insertAcquire (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> .

Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00515">515</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertRelease() {#a4ce0cfef837f200c15610c1fb1d5971f}

<MemberDefinition
  prototype={<>bool SIGfx940CacheControl::insertRelease (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, bool IsCrossAddrSpaceOrdering, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>.

<code>IsCrossAddrSpaceOrdering</code> indicates if the memory ordering is between address spaces. Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00518">518</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### tryForceStoreSC0SC1() {#aaf72a1e1847c49ad698f22517391a2c1}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx940CacheControl::tryForceStoreSC0SC1 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/simemopinfo">SIMemOpInfo</a> &amp; MOI, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00522">522</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### enableNTBit() {#aeaf42a1e6482c5b7206b5e4457d980df}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx940CacheControl::enableNTBit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI) const</>}
  labels = {["inline", "protected"]}>
Sets NT bit to &quot;true&quot; if present in <code>MI</code>.

Returns true if <code>MI</code> is modified, false otherwise.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00490">490</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableSC0Bit() {#ae21e69d2af33292fd6909916ad7bcd00}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx940CacheControl::enableSC0Bit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI) const</>}
  labels = {["inline", "protected"]}>
Sets SC0 bit to &quot;true&quot; if present in <code>MI</code>.

Returns true if <code>MI</code> is modified, false otherwise.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00478">478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableSC1Bit() {#a2a61df2ef440c389862cc0d923637731}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx940CacheControl::enableSC1Bit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI) const</>}
  labels = {["inline", "protected"]}>
Sets SC1 bit to &quot;true&quot; if present in <code>MI</code>.

Returns true if <code>MI</code> is modified, false otherwise.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00484">484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a></li>
</ul>

</DoxygenPage>
