$date
	Wed Oct 29 12:11:31 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! channel_busy $end
$var wire 4 " item_in [3:0] $end
$var wire 1 # item_read $end
$var wire 4 $ parallel_out [3:0] $end
$var wire 1 % rclk $end
$var wire 1 & req $end
$var wire 1 ' reset $end
$var wire 1 ( serial_in $end
$var wire 1 ) tx_active $end
$var wire 1 * tx_busy $end
$var wire 1 + valid $end
$var wire 1 , wclk $end
$scope module g0 $end
$var reg 4 - item_in [3:0] $end
$var reg 1 . item_read $end
$var reg 1 / rclk $end
$var reg 1 0 req $end
$var reg 1 1 reset $end
$var reg 1 2 wclk $end
$upscope $end
$scope module dclk_rx0 $end
$var wire 1 ! channel_busy $end
$var wire 1 # item_read $end
$var wire 4 3 parallel_out [3:0] $end
$var wire 1 % rclk $end
$var wire 1 ' reset $end
$var wire 1 ( serial_in $end
$var wire 1 + valid $end
$var wire 1 , wclk $end
$var reg 5 4 item [4:0] $end
$var reg 2 5 state [1:0] $end
$upscope $end
$scope module tx0 $end
$var wire 1 ! channel_busy $end
$var wire 1 , clk $end
$var wire 4 6 parallel_in [3:0] $end
$var wire 1 & req $end
$var wire 1 ' reset $end
$var wire 1 ( serial_out $end
$var wire 1 * tx_busy $end
$var reg 6 7 item [5:0] $end
$var reg 4 8 temp [3:0] $end
$var reg 1 9 tx_active $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
bx 8
bx 7
b0 6
bx 5
bx 4
bx 3
12
11
00
0/
0.
b0 -
1,
x+
x*
x)
x(
1'
0&
0%
bx $
0#
b0 "
x!
$end
#1
b0 $
b0 3
b0 5
0+
0!
b0 4
02
0,
1/
1%
#2
0/
0%
01
0'
#3
bx0000 4
b0xxxxx 7
12
1,
1/
1%
#4
0/
0%
#5
02
0,
1/
1%
#6
0/
0%
#7
bx000 $
bx000 3
b0xxxx 7
bx000 4
12
1,
1/
1%
#8
0/
0%
#9
02
0,
1/
1%
#10
0/
0%
#11
bx00 $
bx00 3
bx00 4
b0xxx 7
12
1,
1/
1%
10
1&
b1 -
b1 "
b1 6
#12
0/
0%
#13
02
0,
1/
1%
#14
0/
0%
#15
bx0 $
bx0 3
b0xx 7
bx0 4
12
1,
1/
1%
00
0&
#16
0/
0%
#17
02
0,
1/
1%
#18
0/
0%
#19
bx $
bx 3
bx 4
b0x 7
12
1,
1/
1%
#20
0/
0%
#21
02
0,
1/
1%
#22
0/
0%
#23
0(
b0 7
bx 4
12
1,
1/
1%
#24
0/
0%
#25
02
0,
1/
1%
#26
0/
0%
#27
b0xxxx 4
12
1,
1/
1%
#28
0/
0%
#29
02
0,
1/
1%
#30
0/
0%
#31
b0xxx $
b0xxx 3
b0xxx 4
12
1,
1/
1%
#32
0/
0%
#33
02
0,
1/
1%
#34
0/
0%
#35
b0xx $
b0xx 3
b0xx 4
12
1,
1/
1%
#36
0/
0%
#37
02
0,
1/
1%
#38
0/
0%
#39
b0x $
b0x 3
b0x 4
12
1,
1/
1%
#40
0/
0%
#41
02
0,
1/
1%
#42
0/
0%
#43
b0 $
b0 3
b0 4
12
1,
1/
1%
#44
0/
0%
#45
02
0,
1/
1%
#46
0/
0%
1.
1#
#47
b0 4
12
1,
1/
1%
#48
0/
0%
#49
02
0,
1/
1%
#50
0/
0%
0.
0#
#51
b0 4
12
1,
1/
1%
#52
0/
0%
#53
02
0,
1/
1%
#54
0/
0%
#55
b0 4
12
1,
1/
1%
#56
0/
0%
#57
02
0,
1/
1%
#58
0/
0%
#59
b0 4
12
1,
1/
1%
#60
0/
0%
#61
02
0,
1/
1%
#62
0/
0%
#63
b0 4
12
1,
1/
1%
#64
0/
0%
#65
02
0,
1/
1%
#66
0/
0%
#67
b0 4
12
1,
1/
1%
#68
0/
0%
#69
02
0,
1/
1%
#70
0/
0%
#71
b0 4
12
1,
1/
1%
#72
0/
0%
#73
02
0,
1/
1%
#74
0/
0%
#75
b0 4
12
1,
1/
1%
#76
0/
0%
#77
02
0,
1/
1%
#78
0/
0%
#79
b0 4
12
1,
1/
1%
#80
0/
0%
#81
02
0,
1/
1%
#82
0/
0%
#83
b0 4
12
1,
1/
1%
#84
0/
0%
#85
02
0,
1/
1%
#86
0/
0%
#87
b0 4
12
1,
1/
1%
#88
0/
0%
#89
02
0,
1/
1%
#90
0/
0%
#91
b0 4
12
1,
1/
1%
#92
0/
0%
#93
02
0,
1/
1%
#94
0/
0%
#95
b0 4
12
1,
1/
1%
#96
0/
0%
#97
02
0,
1/
1%
#98
0/
0%
#99
b0 4
12
1,
1/
1%
#100
0/
0%
#101
02
0,
1/
1%
#102
0/
0%
#103
b0 4
12
1,
1/
1%
#104
0/
0%
#105
02
0,
1/
1%
#106
0/
0%
#107
b0 4
12
1,
1/
1%
#108
0/
0%
#109
02
0,
1/
1%
#110
0/
0%
#111
b0 4
12
1,
1/
1%
#112
0/
0%
#113
02
0,
1/
1%
#114
0/
0%
#115
b0 4
12
1,
1/
1%
#116
0/
0%
#117
02
0,
1/
1%
#118
0/
0%
#119
b0 4
12
1,
1/
1%
#120
0/
0%
#121
02
0,
1/
1%
#122
0/
0%
#123
b0 4
12
1,
1/
1%
#124
0/
0%
#125
02
0,
1/
1%
#126
0/
0%
#127
b0 4
12
1,
1/
1%
#128
0/
0%
#129
02
0,
1/
1%
#130
0/
0%
#131
b0 4
12
1,
1/
1%
#132
0/
0%
#133
02
0,
1/
1%
#134
0/
0%
#135
b0 4
12
1,
1/
1%
#136
0/
0%
#137
02
0,
1/
1%
#138
0/
0%
#139
b0 4
12
1,
1/
1%
#140
0/
0%
#141
02
0,
1/
1%
#142
0/
0%
#143
b0 4
12
1,
1/
1%
#144
0/
0%
#145
02
0,
1/
1%
#146
0/
0%
#147
b0 4
12
1,
1/
1%
#148
0/
0%
#149
02
0,
1/
1%
#150
0/
0%
