#Start recording tcl command: 11/27/2019 22:08:38
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 11/27/2019 22:08:53
