// Seed: 1570231733
module module_0 (
    output wand id_0,
    output wire id_1,
    output wand id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8,
    output tri id_9
    , id_11
);
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output wand id_4
);
  wand id_6;
  assign id_6 = id_3 ? 1 : id_3;
  module_0(
      id_4, id_6, id_6, id_6, id_0, id_3, id_3, id_6, id_6, id_6
  );
endmodule
