Analysis & Synthesis report for am
Thu Aug 01 16:59:25 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for dds:inst7|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated
 15. Source assignments for dds:inst24|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated
 16. Source assignments for dds:inst35|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated
 17. Source assignments for mydelay:inst6|altshift_taps:register_array_rtl_0|shift_taps_e6m:auto_generated|altsyncram_6e81:altsyncram2
 18. Source assignments for mydelay:inst6|altshift_taps:register_array_rtl_1|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2
 19. Parameter Settings for User Entity Instance: mypll:inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: mydacmult:inst20|lpm_mult:lpm_mult_component
 21. Parameter Settings for User Entity Instance: dds:inst7|romsin:mysin|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: mymult2:inst14|lpm_mult:lpm_mult_component
 23. Parameter Settings for User Entity Instance: myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component
 24. Parameter Settings for User Entity Instance: mymult:inst10|lpm_mult:lpm_mult_component
 25. Parameter Settings for User Entity Instance: dds:inst24|romsin:mysin|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: lpm_constant4:inst33|lpm_constant:LPM_CONSTANT_component
 27. Parameter Settings for User Entity Instance: mydacmult:inst22|lpm_mult:lpm_mult_component
 28. Parameter Settings for User Entity Instance: dds:inst35|romsin:mysin|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: mymult2:inst18|lpm_mult:lpm_mult_component
 30. Parameter Settings for Inferred Entity Instance: mydelay:inst6|altshift_taps:register_array_rtl_0
 31. Parameter Settings for Inferred Entity Instance: mydelay:inst6|altshift_taps:register_array_rtl_1
 32. Partition Dependent Files
 33. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 34. SignalTap II Logic Analyzer Settings
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 01 16:59:25 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; am                                          ;
; Top-level Entity Name              ; am                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; am                 ; am                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  42.9%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; mylogic.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mylogic.v                    ;         ;
; dac.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dac.v                        ;         ;
; am.bdf                           ; yes             ; User Block Diagram/Schematic File      ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/am.bdf                       ;         ;
; mypll.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mypll.v                      ;         ;
; dds.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/dds.v                        ;         ;
; romsin.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v                     ;         ;
; output_files/lpm_constant0.v     ; yes             ; User Wizard-Generated File             ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant0.v ;         ;
; mymult.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult.v                     ;         ;
; output_files/lpm_constant4.v     ; yes             ; User Wizard-Generated File             ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant4.v ;         ;
; myadd.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/myadd.v                      ;         ;
; mymult2.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult2.v                    ;         ;
; mydelay.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydelay.v                    ;         ;
; select.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/select.v                     ;         ;
; delay1.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/delay1.v                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/mypll_altpll.v                ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mypll_altpll.v            ;         ;
; mydacmult.vhd                    ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc               ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                  ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                  ;         ;
; db/mult_57n.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mult_57n.tdf              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_rm91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/altsyncram_rm91.tdf       ;         ;
; sp_ram_256x8.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/sp_ram_256x8.mif             ;         ;
; db/mult_h8n.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mult_h8n.tdf              ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf               ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                   ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                  ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc       ;         ;
; db/add_sub_ajh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/add_sub_ajh.tdf           ;         ;
; db/mult_37n.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mult_37n.tdf              ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf              ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd             ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd        ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd           ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc              ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                    ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                 ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd  ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd        ;         ;
; db/altsyncram_q124.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/altsyncram_q124.tdf       ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                  ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                   ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc           ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                   ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                    ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/mux_ssc.tdf               ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                    ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc               ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/decode_dvf.tdf            ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf               ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                  ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc               ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc       ;         ;
; db/cntr_9ii.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_9ii.tdf              ;         ;
; db/cmpr_ugc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cmpr_ugc.tdf              ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_i6j.tdf              ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_egi.tdf              ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cmpr_qgc.tdf              ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cntr_23j.tdf              ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/db/cmpr_ngc.tdf              ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                   ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd              ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |am|mypll:inst              ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mypll.v                      ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |am|lpm_constant0:inst5     ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant0.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |am|dds:inst7|romsin:mysin  ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v                     ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |am|mymult:inst10           ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult.v                     ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |am|myadd:inst12            ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/myadd.v                      ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |am|mymult2:inst14          ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult2.v                    ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |am|mymult2:inst18          ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mymult2.v                    ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |am|mydacmult:inst20        ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd                ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |am|mydacmult:inst22        ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/mydacmult.vhd                ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |am|dds:inst24|romsin:mysin ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v                     ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |am|lpm_constant0:inst26    ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant0.v ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |am|lpm_constant4:inst33    ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/output_files/lpm_constant4.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |am|dds:inst35|romsin:mysin ; C:/Users/jiatianbao/Desktop/2024/fpga/am2/large/romsin.v                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                   ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; am.bdf    ; Project Directory ; Checksum ; 5936c3e5d495efddd75440c5212204bf ; b0efa2755e51973b3146fdfff2dfc4db ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
; |am                                          ; 332 (1)           ; 220 (0)      ; 10892       ; 10           ; 0       ; 5         ; 0    ; 0            ; |am                                                                                                            ; work         ;
;    |dac:inst1|                               ; 1 (1)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dac:inst1                                                                                                  ; work         ;
;    |dac:inst4|                               ; 1 (1)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dac:inst4                                                                                                  ; work         ;
;    |dds:inst24|                              ; 40 (40)           ; 46 (46)      ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst24                                                                                                 ; work         ;
;       |romsin:mysin|                         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst24|romsin:mysin                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst24|romsin:mysin|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_rm91:auto_generated| ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst24|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated                     ; work         ;
;    |dds:inst35|                              ; 40 (40)           ; 46 (46)      ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst35                                                                                                 ; work         ;
;       |romsin:mysin|                         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst35|romsin:mysin                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst35|romsin:mysin|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_rm91:auto_generated| ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst35|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated                     ; work         ;
;    |dds:inst7|                               ; 8 (8)             ; 14 (14)      ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst7                                                                                                  ; work         ;
;       |romsin:mysin|                         ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst7|romsin:mysin                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst7|romsin:mysin|altsyncram:altsyncram_component                                                     ; work         ;
;             |altsyncram_rm91:auto_generated| ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|dds:inst7|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated                      ; work         ;
;    |delay1:inst16|                           ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|delay1:inst16                                                                                              ; work         ;
;    |delay1:inst31|                           ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|delay1:inst31                                                                                              ; work         ;
;    |myadd:inst12|                            ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|myadd:inst12                                                                                               ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component                                                             ; work         ;
;          |add_sub_ajh:auto_generated|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ajh:auto_generated                                  ; work         ;
;    |mydacmult:inst20|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mydacmult:inst20                                                                                           ; work         ;
;       |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mydacmult:inst20|lpm_mult:lpm_mult_component                                                               ; work         ;
;          |mult_57n:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mydacmult:inst20|lpm_mult:lpm_mult_component|mult_57n:auto_generated                                       ; work         ;
;    |mydacmult:inst22|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mydacmult:inst22                                                                                           ; work         ;
;       |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mydacmult:inst22|lpm_mult:lpm_mult_component                                                               ; work         ;
;          |mult_57n:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mydacmult:inst22|lpm_mult:lpm_mult_component|mult_57n:auto_generated                                       ; work         ;
;    |mydelay:inst6|                           ; 30 (28)           ; 58 (56)      ; 140         ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6                                                                                              ; work         ;
;       |altshift_taps:register_array_rtl_0|   ; 1 (0)             ; 1 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_0                                                           ; work         ;
;          |shift_taps_e6m:auto_generated|     ; 1 (0)             ; 1 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_0|shift_taps_e6m:auto_generated                             ; work         ;
;             |altsyncram_6e81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_0|shift_taps_e6m:auto_generated|altsyncram_6e81:altsyncram2 ; work         ;
;             |cntr_4pf:cntr1|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1              ; work         ;
;       |altshift_taps:register_array_rtl_1|   ; 1 (0)             ; 1 (0)        ; 28          ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_1                                                           ; work         ;
;          |shift_taps_b6m:auto_generated|     ; 1 (0)             ; 1 (0)        ; 28          ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_1|shift_taps_b6m:auto_generated                             ; work         ;
;             |altsyncram_qd81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 28          ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_1|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2 ; work         ;
;             |cntr_4pf:cntr1|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mydelay:inst6|altshift_taps:register_array_rtl_1|shift_taps_b6m:auto_generated|cntr_4pf:cntr1              ; work         ;
;    |mylogic:inst11|                          ; 162 (162)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mylogic:inst11                                                                                             ; work         ;
;    |mymult2:inst14|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult2:inst14                                                                                             ; work         ;
;       |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult2:inst14|lpm_mult:lpm_mult_component                                                                 ; work         ;
;          |mult_h8n:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult2:inst14|lpm_mult:lpm_mult_component|mult_h8n:auto_generated                                         ; work         ;
;    |mymult2:inst18|                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult2:inst18                                                                                             ; work         ;
;       |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult2:inst18|lpm_mult:lpm_mult_component                                                                 ; work         ;
;          |mult_h8n:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult2:inst18|lpm_mult:lpm_mult_component|mult_h8n:auto_generated                                         ; work         ;
;    |mymult:inst10|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult:inst10                                                                                              ; work         ;
;       |lpm_mult:lpm_mult_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult:inst10|lpm_mult:lpm_mult_component                                                                  ; work         ;
;          |mult_37n:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |am|mymult:inst10|lpm_mult:lpm_mult_component|mult_37n:auto_generated                                          ; work         ;
;    |mypll:inst|                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mypll:inst                                                                                                 ; work         ;
;       |altpll:altpll_component|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mypll:inst|altpll:altpll_component                                                                         ; work         ;
;          |mypll_altpll:auto_generated|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|mypll:inst|altpll:altpll_component|mypll_altpll:auto_generated                                             ; work         ;
;    |select:inst15|                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|select:inst15                                                                                              ; work         ;
;    |select:inst34|                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |am|select:inst34                                                                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+------------------------------------------------------+-------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal     ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------+------------------------+
; mylogic:inst11|dac1_coe[0]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe[1]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe[2]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe[3]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe[4]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe[5]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe[6]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe[7]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[0]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[1]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[2]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[3]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[4]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[5]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[6]                           ; en                      ; yes                    ;
; mylogic:inst11|dac2_coe[7]                           ; en                      ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[0]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[1]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[2]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[3]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[4]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[5]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[6]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac1_coe_tmp[7]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[0]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[1]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[2]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[3]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[4]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[5]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[6]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|dac2_coe_tmp[7]                       ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|delay[2]                              ; en                      ; yes                    ;
; mylogic:inst11|delay[0]                              ; en                      ; yes                    ;
; mylogic:inst11|delay[1]                              ; en                      ; yes                    ;
; mylogic:inst11|delay_tmp[2]                          ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|delay_tmp[0]                          ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|delay_tmp[1]                          ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1[23]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[22]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[21]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[20]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[19]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[18]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[17]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[16]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[15]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[14]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[13]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[12]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[11]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[10]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[9]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[8]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[7]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[6]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[5]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[4]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[3]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[2]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[1]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[0]                         ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[25]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[26]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[27]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[28]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[29]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1[30]                        ; en                      ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[23]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[22]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[21]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[20]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[19]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[18]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[17]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[16]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[15]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[14]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[13]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[12]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[11]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[10]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[9]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[8]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[7]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[6]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[5]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[4]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[3]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[2]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[1]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[0]                     ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[25]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[26]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[27]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[28]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[29]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|freqWord_1_tmp[30]                    ; mylogic:inst11|Decoder2 ; yes                    ;
; mylogic:inst11|coe_a[0]                              ; en                      ; yes                    ;
; mylogic:inst11|coe_a[1]                              ; en                      ; yes                    ;
; Number of user-specified and inferred latches = 128  ;                         ;                        ;
+------------------------------------------------------+-------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+----------------------------------------+---------------------------------+
; Register name                          ; Reason for Removal              ;
+----------------------------------------+---------------------------------+
; dds:inst7|Fcnt[31]                     ; Merged with dds:inst35|Fcnt[31] ;
; dds:inst7|Fcnt[30]                     ; Merged with dds:inst35|Fcnt[30] ;
; dds:inst7|Fcnt[29]                     ; Merged with dds:inst35|Fcnt[29] ;
; dds:inst7|Fcnt[28]                     ; Merged with dds:inst35|Fcnt[28] ;
; dds:inst7|Fcnt[27]                     ; Merged with dds:inst35|Fcnt[27] ;
; dds:inst7|Fcnt[26]                     ; Merged with dds:inst35|Fcnt[26] ;
; dds:inst7|Fcnt[25]                     ; Merged with dds:inst35|Fcnt[25] ;
; dds:inst7|Fcnt[24]                     ; Merged with dds:inst35|Fcnt[24] ;
; dds:inst7|Fcnt[23]                     ; Merged with dds:inst35|Fcnt[23] ;
; dds:inst7|Fcnt[22]                     ; Merged with dds:inst35|Fcnt[22] ;
; dds:inst7|Fcnt[21]                     ; Merged with dds:inst35|Fcnt[21] ;
; dds:inst7|Fcnt[20]                     ; Merged with dds:inst35|Fcnt[20] ;
; dds:inst7|Fcnt[19]                     ; Merged with dds:inst35|Fcnt[19] ;
; dds:inst7|Fcnt[18]                     ; Merged with dds:inst35|Fcnt[18] ;
; dds:inst7|Fcnt[17]                     ; Merged with dds:inst35|Fcnt[17] ;
; dds:inst7|Fcnt[16]                     ; Merged with dds:inst35|Fcnt[16] ;
; dds:inst7|Fcnt[15]                     ; Merged with dds:inst35|Fcnt[15] ;
; dds:inst7|Fcnt[14]                     ; Merged with dds:inst35|Fcnt[14] ;
; dds:inst7|Fcnt[13]                     ; Merged with dds:inst35|Fcnt[13] ;
; dds:inst7|Fcnt[12]                     ; Merged with dds:inst35|Fcnt[12] ;
; dds:inst7|Fcnt[11]                     ; Merged with dds:inst35|Fcnt[11] ;
; dds:inst7|Fcnt[10]                     ; Merged with dds:inst35|Fcnt[10] ;
; dds:inst7|Fcnt[9]                      ; Merged with dds:inst35|Fcnt[9]  ;
; dds:inst7|Fcnt[8]                      ; Merged with dds:inst35|Fcnt[8]  ;
; dds:inst7|Fcnt[7]                      ; Merged with dds:inst35|Fcnt[7]  ;
; dds:inst7|Fcnt[6]                      ; Merged with dds:inst35|Fcnt[6]  ;
; dds:inst7|Fcnt[5]                      ; Merged with dds:inst35|Fcnt[5]  ;
; dds:inst7|Fcnt[4]                      ; Merged with dds:inst35|Fcnt[4]  ;
; dds:inst7|Fcnt[3]                      ; Merged with dds:inst35|Fcnt[3]  ;
; dds:inst7|Fcnt[2]                      ; Merged with dds:inst35|Fcnt[2]  ;
; dds:inst7|Fcnt[1]                      ; Merged with dds:inst35|Fcnt[1]  ;
; dds:inst7|Fcnt[0]                      ; Merged with dds:inst35|Fcnt[0]  ;
; Total Number of Removed Registers = 32 ;                                 ;
+----------------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                  ;
+---------------------------------------------+------------------------------------+------------+
; Register Name                               ; Megafunction                       ; Type       ;
+---------------------------------------------+------------------------------------+------------+
; mydelay:inst6|register_array[1..16][0..13]  ; mydelay:inst6|register_array_rtl_0 ; SHIFT_TAPS ;
; mydelay:inst6|register_array[20..23][0..13] ; mydelay:inst6|register_array_rtl_1 ; SHIFT_TAPS ;
+---------------------------------------------+------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |am|delay1:inst31|data_out[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:inst7|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:inst24|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:inst35|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mydelay:inst6|altshift_taps:register_array_rtl_0|shift_taps_e6m:auto_generated|altsyncram_6e81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mydelay:inst6|altshift_taps:register_array_rtl_1|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mypll:inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------+
; Parameter Name                ; Value                   ; Type                  ;
+-------------------------------+-------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped               ;
; PLL_TYPE                      ; AUTO                    ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mypll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped               ;
; SCAN_CHAIN                    ; LONG                    ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped               ;
; LOCK_HIGH                     ; 1                       ; Untyped               ;
; LOCK_LOW                      ; 1                       ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped               ;
; SKIP_VCO                      ; OFF                     ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped               ;
; BANDWIDTH                     ; 0                       ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped               ;
; DOWN_SPREAD                   ; 0                       ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 5                       ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped               ;
; DPA_DIVIDER                   ; 0                       ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped               ;
; VCO_MIN                       ; 0                       ; Untyped               ;
; VCO_MAX                       ; 0                       ; Untyped               ;
; VCO_CENTER                    ; 0                       ; Untyped               ;
; PFD_MIN                       ; 0                       ; Untyped               ;
; PFD_MAX                       ; 0                       ; Untyped               ;
; M_INITIAL                     ; 0                       ; Untyped               ;
; M                             ; 0                       ; Untyped               ;
; N                             ; 1                       ; Untyped               ;
; M2                            ; 1                       ; Untyped               ;
; N2                            ; 1                       ; Untyped               ;
; SS                            ; 1                       ; Untyped               ;
; C0_HIGH                       ; 0                       ; Untyped               ;
; C1_HIGH                       ; 0                       ; Untyped               ;
; C2_HIGH                       ; 0                       ; Untyped               ;
; C3_HIGH                       ; 0                       ; Untyped               ;
; C4_HIGH                       ; 0                       ; Untyped               ;
; C5_HIGH                       ; 0                       ; Untyped               ;
; C6_HIGH                       ; 0                       ; Untyped               ;
; C7_HIGH                       ; 0                       ; Untyped               ;
; C8_HIGH                       ; 0                       ; Untyped               ;
; C9_HIGH                       ; 0                       ; Untyped               ;
; C0_LOW                        ; 0                       ; Untyped               ;
; C1_LOW                        ; 0                       ; Untyped               ;
; C2_LOW                        ; 0                       ; Untyped               ;
; C3_LOW                        ; 0                       ; Untyped               ;
; C4_LOW                        ; 0                       ; Untyped               ;
; C5_LOW                        ; 0                       ; Untyped               ;
; C6_LOW                        ; 0                       ; Untyped               ;
; C7_LOW                        ; 0                       ; Untyped               ;
; C8_LOW                        ; 0                       ; Untyped               ;
; C9_LOW                        ; 0                       ; Untyped               ;
; C0_INITIAL                    ; 0                       ; Untyped               ;
; C1_INITIAL                    ; 0                       ; Untyped               ;
; C2_INITIAL                    ; 0                       ; Untyped               ;
; C3_INITIAL                    ; 0                       ; Untyped               ;
; C4_INITIAL                    ; 0                       ; Untyped               ;
; C5_INITIAL                    ; 0                       ; Untyped               ;
; C6_INITIAL                    ; 0                       ; Untyped               ;
; C7_INITIAL                    ; 0                       ; Untyped               ;
; C8_INITIAL                    ; 0                       ; Untyped               ;
; C9_INITIAL                    ; 0                       ; Untyped               ;
; C0_MODE                       ; BYPASS                  ; Untyped               ;
; C1_MODE                       ; BYPASS                  ; Untyped               ;
; C2_MODE                       ; BYPASS                  ; Untyped               ;
; C3_MODE                       ; BYPASS                  ; Untyped               ;
; C4_MODE                       ; BYPASS                  ; Untyped               ;
; C5_MODE                       ; BYPASS                  ; Untyped               ;
; C6_MODE                       ; BYPASS                  ; Untyped               ;
; C7_MODE                       ; BYPASS                  ; Untyped               ;
; C8_MODE                       ; BYPASS                  ; Untyped               ;
; C9_MODE                       ; BYPASS                  ; Untyped               ;
; C0_PH                         ; 0                       ; Untyped               ;
; C1_PH                         ; 0                       ; Untyped               ;
; C2_PH                         ; 0                       ; Untyped               ;
; C3_PH                         ; 0                       ; Untyped               ;
; C4_PH                         ; 0                       ; Untyped               ;
; C5_PH                         ; 0                       ; Untyped               ;
; C6_PH                         ; 0                       ; Untyped               ;
; C7_PH                         ; 0                       ; Untyped               ;
; C8_PH                         ; 0                       ; Untyped               ;
; C9_PH                         ; 0                       ; Untyped               ;
; L0_HIGH                       ; 1                       ; Untyped               ;
; L1_HIGH                       ; 1                       ; Untyped               ;
; G0_HIGH                       ; 1                       ; Untyped               ;
; G1_HIGH                       ; 1                       ; Untyped               ;
; G2_HIGH                       ; 1                       ; Untyped               ;
; G3_HIGH                       ; 1                       ; Untyped               ;
; E0_HIGH                       ; 1                       ; Untyped               ;
; E1_HIGH                       ; 1                       ; Untyped               ;
; E2_HIGH                       ; 1                       ; Untyped               ;
; E3_HIGH                       ; 1                       ; Untyped               ;
; L0_LOW                        ; 1                       ; Untyped               ;
; L1_LOW                        ; 1                       ; Untyped               ;
; G0_LOW                        ; 1                       ; Untyped               ;
; G1_LOW                        ; 1                       ; Untyped               ;
; G2_LOW                        ; 1                       ; Untyped               ;
; G3_LOW                        ; 1                       ; Untyped               ;
; E0_LOW                        ; 1                       ; Untyped               ;
; E1_LOW                        ; 1                       ; Untyped               ;
; E2_LOW                        ; 1                       ; Untyped               ;
; E3_LOW                        ; 1                       ; Untyped               ;
; L0_INITIAL                    ; 1                       ; Untyped               ;
; L1_INITIAL                    ; 1                       ; Untyped               ;
; G0_INITIAL                    ; 1                       ; Untyped               ;
; G1_INITIAL                    ; 1                       ; Untyped               ;
; G2_INITIAL                    ; 1                       ; Untyped               ;
; G3_INITIAL                    ; 1                       ; Untyped               ;
; E0_INITIAL                    ; 1                       ; Untyped               ;
; E1_INITIAL                    ; 1                       ; Untyped               ;
; E2_INITIAL                    ; 1                       ; Untyped               ;
; E3_INITIAL                    ; 1                       ; Untyped               ;
; L0_MODE                       ; BYPASS                  ; Untyped               ;
; L1_MODE                       ; BYPASS                  ; Untyped               ;
; G0_MODE                       ; BYPASS                  ; Untyped               ;
; G1_MODE                       ; BYPASS                  ; Untyped               ;
; G2_MODE                       ; BYPASS                  ; Untyped               ;
; G3_MODE                       ; BYPASS                  ; Untyped               ;
; E0_MODE                       ; BYPASS                  ; Untyped               ;
; E1_MODE                       ; BYPASS                  ; Untyped               ;
; E2_MODE                       ; BYPASS                  ; Untyped               ;
; E3_MODE                       ; BYPASS                  ; Untyped               ;
; L0_PH                         ; 0                       ; Untyped               ;
; L1_PH                         ; 0                       ; Untyped               ;
; G0_PH                         ; 0                       ; Untyped               ;
; G1_PH                         ; 0                       ; Untyped               ;
; G2_PH                         ; 0                       ; Untyped               ;
; G3_PH                         ; 0                       ; Untyped               ;
; E0_PH                         ; 0                       ; Untyped               ;
; E1_PH                         ; 0                       ; Untyped               ;
; E2_PH                         ; 0                       ; Untyped               ;
; E3_PH                         ; 0                       ; Untyped               ;
; M_PH                          ; 0                       ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped               ;
; CLK0_COUNTER                  ; G0                      ; Untyped               ;
; CLK1_COUNTER                  ; G0                      ; Untyped               ;
; CLK2_COUNTER                  ; G0                      ; Untyped               ;
; CLK3_COUNTER                  ; G0                      ; Untyped               ;
; CLK4_COUNTER                  ; G0                      ; Untyped               ;
; CLK5_COUNTER                  ; G0                      ; Untyped               ;
; CLK6_COUNTER                  ; E0                      ; Untyped               ;
; CLK7_COUNTER                  ; E1                      ; Untyped               ;
; CLK8_COUNTER                  ; E2                      ; Untyped               ;
; CLK9_COUNTER                  ; E3                      ; Untyped               ;
; L0_TIME_DELAY                 ; 0                       ; Untyped               ;
; L1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G0_TIME_DELAY                 ; 0                       ; Untyped               ;
; G1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G2_TIME_DELAY                 ; 0                       ; Untyped               ;
; G3_TIME_DELAY                 ; 0                       ; Untyped               ;
; E0_TIME_DELAY                 ; 0                       ; Untyped               ;
; E1_TIME_DELAY                 ; 0                       ; Untyped               ;
; E2_TIME_DELAY                 ; 0                       ; Untyped               ;
; E3_TIME_DELAY                 ; 0                       ; Untyped               ;
; M_TIME_DELAY                  ; 0                       ; Untyped               ;
; N_TIME_DELAY                  ; 0                       ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped               ;
; ENABLE0_COUNTER               ; L0                      ; Untyped               ;
; ENABLE1_COUNTER               ; L0                      ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped               ;
; LOOP_FILTER_C                 ; 5                       ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped               ;
; VCO_POST_SCALE                ; 0                       ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK0                     ; PORT_USED               ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped               ;
; M_TEST_SOURCE                 ; 5                       ; Untyped               ;
; C0_TEST_SOURCE                ; 5                       ; Untyped               ;
; C1_TEST_SOURCE                ; 5                       ; Untyped               ;
; C2_TEST_SOURCE                ; 5                       ; Untyped               ;
; C3_TEST_SOURCE                ; 5                       ; Untyped               ;
; C4_TEST_SOURCE                ; 5                       ; Untyped               ;
; C5_TEST_SOURCE                ; 5                       ; Untyped               ;
; C6_TEST_SOURCE                ; 5                       ; Untyped               ;
; C7_TEST_SOURCE                ; 5                       ; Untyped               ;
; C8_TEST_SOURCE                ; 5                       ; Untyped               ;
; C9_TEST_SOURCE                ; 5                       ; Untyped               ;
; CBXI_PARAMETER                ; mypll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped               ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mydacmult:inst20|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 14           ; Signed Integer            ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer            ;
; LPM_WIDTHP                                     ; 23           ; Signed Integer            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_57n     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:inst7|romsin:mysin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 14                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; sp_ram_256x8.mif     ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_rm91      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mymult2:inst14|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer          ;
; LPM_WIDTHB                                     ; 14           ; Signed Integer          ;
; LPM_WIDTHP                                     ; 30           ; Signed Integer          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_h8n     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                ;
+------------------------+--------------+-----------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                      ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                             ;
; LPM_DIRECTION          ; ADD          ; Untyped                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                             ;
; REGISTERED_AT_END      ; 0            ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                             ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                             ;
; USE_WYS                ; OFF          ; Untyped                                             ;
; STYLE                  ; FAST         ; Untyped                                             ;
; CBXI_PARAMETER         ; add_sub_ajh  ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                      ;
+------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mymult:inst10|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 14           ; Signed Integer         ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer         ;
; LPM_WIDTHP                                     ; 22           ; Signed Integer         ;
; LPM_WIDTHR                                     ; 0            ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_37n     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:inst24|romsin:mysin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 14                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; sp_ram_256x8.mif     ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_rm91      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant4:inst33|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                ;
; LPM_CVALUE         ; 8192             ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_9k6 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mydacmult:inst22|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 14           ; Signed Integer            ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer            ;
; LPM_WIDTHP                                     ; 23           ; Signed Integer            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_57n     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:inst35|romsin:mysin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 14                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; sp_ram_256x8.mif     ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_rm91      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mymult2:inst18|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer          ;
; LPM_WIDTHB                                     ; 14           ; Signed Integer          ;
; LPM_WIDTHP                                     ; 30           ; Signed Integer          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_h8n     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mydelay:inst6|altshift_taps:register_array_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                            ;
+----------------+----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 4              ; Untyped                                                         ;
; TAP_DISTANCE   ; 4              ; Untyped                                                         ;
; WIDTH          ; 14             ; Untyped                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_e6m ; Untyped                                                         ;
+----------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mydelay:inst6|altshift_taps:register_array_rtl_1 ;
+----------------+----------------+-----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                            ;
+----------------+----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                         ;
; TAP_DISTANCE   ; 4              ; Untyped                                                         ;
; WIDTH          ; 14             ; Untyped                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_b6m ; Untyped                                                         ;
+----------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; File                                            ; Location           ; Library ; Checksum                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc           ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/addcore.inc             ; Quartus II Install ; work    ; e15993f131a5367862d60283fbb5a133 ;
; libraries/megafunctions/aglobal131.inc          ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/alt_stratix_add_sub.inc ; Quartus II Install ; work    ; 16df31198e4f1dce2b8df944fbafaefe ;
; libraries/megafunctions/altdpram.inc            ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf              ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/altram.inc              ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc              ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altshift.inc            ; Quartus II Install ; work    ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altsyncram.tdf          ; Quartus II Install ; work    ; 76fa39e5e3333865ead3c4853c7cdc4b ;
; libraries/megafunctions/bypassff.inc            ; Quartus II Install ; work    ; 42d08f243d3471f724fd61ea21a0eb9f ;
; libraries/megafunctions/cycloneii_pll.inc       ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/look_add.inc            ; Quartus II Install ; work    ; 9091c394592369a07bdf7fbf1ce9ced6 ;
; libraries/megafunctions/lpm_add_sub.inc         ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_add_sub.tdf         ; Quartus II Install ; work    ; 18fbbd5dff01a5294d78b569036a1202 ;
; libraries/megafunctions/lpm_constant.tdf        ; Quartus II Install ; work    ; 2ec04cdd642a0f7984799767fe2222b0 ;
; libraries/megafunctions/lpm_decode.inc          ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mult.tdf            ; Quartus II Install ; work    ; 7a51a51aae2c3b8b64c807bd37eefef2 ;
; libraries/megafunctions/lpm_mux.inc             ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/multcore.inc            ; Quartus II Install ; work    ; ee598ea39a3d6bdc35b167eefc3ee3da ;
; libraries/megafunctions/stratix_pll.inc         ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc   ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc       ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; am.bdf                                          ; Project Directory  ; work    ; b0efa2755e51973b3146fdfff2dfc4db ;
; dac.v                                           ; Project Directory  ; work    ; dc7cf78360cc8ee6af20f7f8a1793081 ;
; db/add_sub_ajh.tdf                              ; Project Directory  ; work    ; c93af41a9cec7d93b0707f7b892f6ad9 ;
; db/altsyncram_rm91.tdf                          ; Project Directory  ; work    ; f5b4a04914a39ce775bd947e39780c72 ;
; db/mult_37n.tdf                                 ; Project Directory  ; work    ; 5566f2db9d613c76f9fbe61797acc5fc ;
; db/mult_57n.tdf                                 ; Project Directory  ; work    ; a662302214b942dbe329567d60c310ea ;
; db/mult_h8n.tdf                                 ; Project Directory  ; work    ; 7d5dcc950e5c85915e89cc5ea1bed95a ;
; db/mypll_altpll.v                               ; Project Directory  ; work    ; b4bdc04f7b5f90dd4fa54c3c1115a121 ;
; dds.v                                           ; Project Directory  ; work    ; 6be500194bbb642fc92bcb6c0cdf0046 ;
; delay1.v                                        ; Project Directory  ; work    ; 99dda65ccd70ca95c2a29741a3d68b22 ;
; myadd.v                                         ; Project Directory  ; work    ; 4bc595160f96a31915ad5085312bd556 ;
; mydacmult.vhd                                   ; Project Directory  ; work    ; 4115088ddf44dde38fa28318301e9d91 ;
; mydelay.v                                       ; Project Directory  ; work    ; 03df571895f001e9546333accd476197 ;
; mylogic.v                                       ; Project Directory  ; work    ; d291f7af1a4fa662b2268bd22e0fa43c ;
; mymult.v                                        ; Project Directory  ; work    ; 3d400821be9d23402a9496b5e731bb1d ;
; mymult2.v                                       ; Project Directory  ; work    ; 70f1176886e1c129a330163113eae8d3 ;
; mypll.v                                         ; Project Directory  ; work    ; 858527a8fcacde7f7a183d5ef2c1f1dc ;
; output_files/lpm_constant0.v                    ; Project Directory  ; work    ; 2336ccab16ac1460fc08296be6e95434 ;
; output_files/lpm_constant4.v                    ; Project Directory  ; work    ; 81f449e984fe76b1993cc9c2af01c941 ;
; romsin.v                                        ; Project Directory  ; work    ; 665fb98a9e1c2a2a8a5d5e5711415625 ;
; select.v                                        ; Project Directory  ; work    ; 324511511032e8da7a75258d7a324abf ;
; sp_ram_256x8.mif                                ; Project Directory  ; work    ; 424659a5f74c21c91edcb57bf5372c17 ;
+-------------------------------------------------+--------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 139                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 139                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 26224                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 36813                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 438                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 139                 ; 139              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Aug 01 16:59:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off am -c am
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mylogic.v
    Info (12023): Found entity 1: mylogic
Warning (10238): Verilog Module Declaration warning at dac.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "dac"
Info (12021): Found 1 design units, including 1 entities, in source file dac.v
    Info (12023): Found entity 1: dac
Info (12021): Found 1 design units, including 1 entities, in source file am.bdf
    Info (12023): Found entity 1: am
Info (12021): Found 1 design units, including 1 entities, in source file mypll.v
    Info (12023): Found entity 1: mypll
Info (12021): Found 1 design units, including 1 entities, in source file dds.v
    Info (12023): Found entity 1: dds
Info (12021): Found 1 design units, including 1 entities, in source file romsin.v
    Info (12023): Found entity 1: romsin
Warning (12019): Can't analyze file -- file output_files/dac.v is missing
Warning (12019): Can't analyze file -- file lpm_constant0.v is missing
Warning (12019): Can't analyze file -- file lpm_constant1.v is missing
Warning (12019): Can't analyze file -- file lpm_constant2.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file output_files/lpm_constant0.v
    Info (12023): Found entity 1: lpm_constant0_lpm_constant_029
    Info (12023): Found entity 2: lpm_constant0
Info (12021): Found 2 design units, including 2 entities, in source file output_files/lpm_constant1.v
    Info (12023): Found entity 1: lpm_constant1_lpm_constant_a69
    Info (12023): Found entity 2: lpm_constant1
Info (12021): Found 1 design units, including 1 entities, in source file mymult.v
    Info (12023): Found entity 1: mymult
Info (12021): Found 1 design units, including 1 entities, in source file output_files/lpm_constant4.v
    Info (12023): Found entity 1: lpm_constant4
Info (12021): Found 1 design units, including 1 entities, in source file myadd.v
    Info (12023): Found entity 1: myadd
Info (12021): Found 1 design units, including 1 entities, in source file mymult2.v
    Info (12023): Found entity 1: mymult2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/lpm_constant5.v
    Info (12023): Found entity 1: lpm_constant5
Warning (10238): Verilog Module Declaration warning at mydelay.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "mydelay"
Info (12021): Found 1 design units, including 1 entities, in source file mydelay.v
    Info (12023): Found entity 1: mydelay
Info (12021): Found 1 design units, including 1 entities, in source file select.v
    Info (12023): Found entity 1: select
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant9.vhd
    Info (12022): Found design unit 1: lpm_constant9_lpm_constant_c69-RTL
    Info (12022): Found design unit 2: lpm_constant9-RTL
    Info (12023): Found entity 1: lpm_constant9_lpm_constant_c69
    Info (12023): Found entity 2: lpm_constant9
Info (12021): Found 1 design units, including 1 entities, in source file delay1.v
    Info (12023): Found entity 1: delay1
Info (12021): Found 1 design units, including 1 entities, in source file lpm_constant12.v
    Info (12023): Found entity 1: lpm_constant12
Warning (10236): Verilog HDL Implicit Net warning at dds.v(34): created implicit net for "dac_clk"
Info (12127): Elaborating entity "am" for the top level hierarchy
Info (12128): Elaborating entity "dac" for hierarchy "dac:inst1"
Info (12128): Elaborating entity "mypll" for hierarchy "mypll:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "mypll:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "mypll:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "mypll:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mypll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: mypll_altpll
Info (12128): Elaborating entity "mypll_altpll" for hierarchy "mypll:inst|altpll:altpll_component|mypll_altpll:auto_generated"
Warning (12125): Using design file mydacmult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mydacmult-SYN
    Info (12023): Found entity 1: mydacmult
Info (12128): Elaborating entity "mydacmult" for hierarchy "mydacmult:inst20"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mydacmult:inst20|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "mydacmult:inst20|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "mydacmult:inst20|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "14"
    Info (12134): Parameter "lpm_widthb" = "9"
    Info (12134): Parameter "lpm_widthp" = "23"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_57n.tdf
    Info (12023): Found entity 1: mult_57n
Info (12128): Elaborating entity "mult_57n" for hierarchy "mydacmult:inst20|lpm_mult:lpm_mult_component|mult_57n:auto_generated"
Info (12128): Elaborating entity "delay1" for hierarchy "delay1:inst16"
Info (12128): Elaborating entity "select" for hierarchy "select:inst15"
Info (12128): Elaborating entity "dds" for hierarchy "dds:inst7"
Warning (10036): Verilog HDL or VHDL warning at dds.v(34): object "dac_clk" assigned a value but never read
Info (12128): Elaborating entity "romsin" for hierarchy "dds:inst7|romsin:mysin"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds:inst7|romsin:mysin|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds:inst7|romsin:mysin|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds:inst7|romsin:mysin|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sp_ram_256x8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rm91.tdf
    Info (12023): Found entity 1: altsyncram_rm91
Info (12128): Elaborating entity "altsyncram_rm91" for hierarchy "dds:inst7|romsin:mysin|altsyncram:altsyncram_component|altsyncram_rm91:auto_generated"
Info (12128): Elaborating entity "mylogic" for hierarchy "mylogic:inst11"
Warning (10270): Verilog HDL Case Statement warning at mylogic.v(22): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "dac2_coe_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "dac1_coe_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "phaseWord_1_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "freqWord_1_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "delay_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "coe_a_tmp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "phaseWord_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "delay", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "coe_a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "freqWord_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "dac1_coe", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mylogic.v(21): inferring latch(es) for variable "dac2_coe", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dac2_coe[0]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe[1]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe[2]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe[3]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe[4]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe[5]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe[6]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe[7]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[0]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[1]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[2]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[3]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[4]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[5]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[6]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe[7]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[0]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[1]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[2]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[3]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[4]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[5]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[6]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[7]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[8]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[9]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[10]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[11]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[12]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[13]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[14]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[15]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[16]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[17]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[18]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[19]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[20]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[21]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[22]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[23]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[24]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[25]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[26]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[27]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[28]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[29]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[30]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1[31]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[0]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[1]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[2]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[3]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[4]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[5]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[6]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a[7]" at mylogic.v(160)
Info (10041): Inferred latch for "delay[0]" at mylogic.v(160)
Info (10041): Inferred latch for "delay[1]" at mylogic.v(160)
Info (10041): Inferred latch for "delay[2]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[0]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[1]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[2]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[3]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[4]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[5]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[6]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1[7]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[0]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[1]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[2]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[3]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[4]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[5]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[6]" at mylogic.v(160)
Info (10041): Inferred latch for "coe_a_tmp[7]" at mylogic.v(160)
Info (10041): Inferred latch for "delay_tmp[0]" at mylogic.v(160)
Info (10041): Inferred latch for "delay_tmp[1]" at mylogic.v(160)
Info (10041): Inferred latch for "delay_tmp[2]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[0]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[1]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[2]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[3]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[4]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[5]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[6]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[7]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[8]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[9]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[10]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[11]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[12]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[13]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[14]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[15]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[16]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[17]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[18]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[19]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[20]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[21]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[22]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[23]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[24]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[25]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[26]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[27]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[28]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[29]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[30]" at mylogic.v(160)
Info (10041): Inferred latch for "freqWord_1_tmp[31]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[0]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[1]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[2]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[3]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[4]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[5]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[6]" at mylogic.v(160)
Info (10041): Inferred latch for "phaseWord_1_tmp[7]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[0]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[1]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[2]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[3]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[4]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[5]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[6]" at mylogic.v(160)
Info (10041): Inferred latch for "dac1_coe_tmp[7]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[0]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[1]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[2]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[3]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[4]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[5]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[6]" at mylogic.v(160)
Info (10041): Inferred latch for "dac2_coe_tmp[7]" at mylogic.v(160)
Info (12128): Elaborating entity "lpm_constant0" for hierarchy "lpm_constant0:inst5"
Info (12128): Elaborating entity "lpm_constant0_lpm_constant_029" for hierarchy "lpm_constant0:inst5|lpm_constant0_lpm_constant_029:lpm_constant0_lpm_constant_029_component"
Info (12128): Elaborating entity "mymult2" for hierarchy "mymult2:inst14"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mymult2:inst14|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "mymult2:inst14|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "mymult2:inst14|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "14"
    Info (12134): Parameter "lpm_widthp" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h8n.tdf
    Info (12023): Found entity 1: mult_h8n
Info (12128): Elaborating entity "mult_h8n" for hierarchy "mymult2:inst14|lpm_mult:lpm_mult_component|mult_h8n:auto_generated"
Info (12128): Elaborating entity "myadd" for hierarchy "myadd:inst12"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ajh.tdf
    Info (12023): Found entity 1: add_sub_ajh
Info (12128): Elaborating entity "add_sub_ajh" for hierarchy "myadd:inst12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ajh:auto_generated"
Info (12128): Elaborating entity "mymult" for hierarchy "mymult:inst10"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mymult:inst10|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "mymult:inst10|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "mymult:inst10|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "14"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "22"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_37n.tdf
    Info (12023): Found entity 1: mult_37n
Info (12128): Elaborating entity "mult_37n" for hierarchy "mymult:inst10|lpm_mult:lpm_mult_component|mult_37n:auto_generated"
Info (12128): Elaborating entity "lpm_constant4" for hierarchy "lpm_constant4:inst33"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant4:inst33|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "lpm_constant4:inst33|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "lpm_constant4:inst33|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "8192"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12128): Elaborating entity "mydelay" for hierarchy "mydelay:inst6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf
    Info (12023): Found entity 1: altsyncram_q124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf
    Info (12023): Found entity 1: cntr_9ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (281037): Using 12 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Aug 01 16:59:23 2024
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top am -c am
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "mydelay:inst6|register_array_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 4
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 14
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "mydelay:inst6|register_array_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 14
Info (12130): Elaborated megafunction instantiation "mydelay:inst6|altshift_taps:register_array_rtl_0"
Info (12133): Instantiated megafunction "mydelay:inst6|altshift_taps:register_array_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "4"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf
    Info (12023): Found entity 1: shift_taps_e6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6e81.tdf
    Info (12023): Found entity 1: altsyncram_6e81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12130): Elaborated megafunction instantiation "mydelay:inst6|altshift_taps:register_array_rtl_1"
Info (12133): Instantiated megafunction "mydelay:inst6|altshift_taps:register_array_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf
    Info (12023): Found entity 1: shift_taps_b6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qd81.tdf
    Info (12023): Found entity 1: altsyncram_qd81
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|freqWord_1_tmp[30]" merged with LATCH primitive "mylogic:inst11|freqWord_1_tmp[23]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|freqWord_1_tmp[0]" merged with LATCH primitive "mylogic:inst11|freqWord_1_tmp[21]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|freqWord_1_tmp[25]" merged with LATCH primitive "mylogic:inst11|freqWord_1_tmp[18]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|phaseWord_1_tmp[3]" merged with LATCH primitive "mylogic:inst11|phaseWord_1_tmp[1]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|phaseWord_1_tmp[5]" merged with LATCH primitive "mylogic:inst11|phaseWord_1_tmp[1]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|phaseWord_1_tmp[4]" merged with LATCH primitive "mylogic:inst11|phaseWord_1_tmp[2]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|freqWord_1[30]" merged with LATCH primitive "mylogic:inst11|freqWord_1[23]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|freqWord_1[0]" merged with LATCH primitive "mylogic:inst11|freqWord_1[21]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|freqWord_1[25]" merged with LATCH primitive "mylogic:inst11|freqWord_1[18]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|phaseWord_1[3]" merged with LATCH primitive "mylogic:inst11|phaseWord_1[1]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|phaseWord_1[5]" merged with LATCH primitive "mylogic:inst11|phaseWord_1[1]"
    Info (13026): Duplicate LATCH primitive "mylogic:inst11|phaseWord_1[4]" merged with LATCH primitive "mylogic:inst11|phaseWord_1[2]"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (21057): Implemented 629 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 442 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4629 megabytes
    Info: Processing ended: Thu Aug 01 16:59:24 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Aug 01 16:59:23 2024
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub am -c am
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 208 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 148 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Thu Aug 01 16:59:24 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Thu Aug 01 16:59:28 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


