# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ALU_16bit/ALU_16bit.srcs/sources_1/new/ALU.vhd" \
"../../../../EX_Stage.srcs/sources_1/new/EX_stage.vhd" \
"../../../../EX_Stage.srcs/sim_1/new/EX_stage_TB.vhd" \

# Do not sort compile order
nosort
