@W: MO160 :"c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\coregpio_0\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.Mario_Libero_CoreGPIO_0_CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\coregpio_0\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.Mario_Libero_CoreGPIO_0_CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_19101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_18101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_18101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_16101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_17101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_15101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_16101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_14101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_15101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_13101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_14101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_12101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_13101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_11101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_12101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_10101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_11101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_10000. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_10101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_8101. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\bwrc\desktop\hyperflexemg_190405_21class\hdl\adcmem_dp.v":41:0:41:5|RAM adc_datapath_0.ADCMEM_DP_0.mem[15:0] (in view: work.nm_channel(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\bwrc\desktop\hyperflexemg_190405_21class\hdl\fifo.v":70:4:70:9|RAM SampleBuffer.data[959:0] (in view: work.feature_encoder(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT246 :"c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\osc_0\mario_libero_osc_0_osc.v":23:47:23:54|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\fccc_0\mario_libero_fccc_0_fccc.v":25:36:25:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
