

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_184_2_proc'
================================================================
* Date:           Wed Feb 23 11:16:18 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       10|       10|         3|          1|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%low_thresh_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %low_thresh" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 13 'read' 'low_thresh_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (3.40ns)   --->   "%high_thresh_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %high_thresh" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 14 'read' 'high_thresh_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %low_thresh_read" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 15 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %high_thresh_read" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 16 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 17 [7/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 17 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 18 [7/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 18 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 19 [6/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 19 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 20 [6/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 20 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 21 [5/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 21 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 22 [5/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 22 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 23 [4/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 23 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 24 [4/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 24 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 25 [3/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 25 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 26 [3/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 26 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 27 [2/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 27 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 28 [2/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 28 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_26, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_20, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %high_thresh, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %low_thresh, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_20, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_26, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 35 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 36 [1/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 36 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 37 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.preheader.i"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%index = phi i4 %add_ln184, void, i4 0, void %entry" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 38 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.99ns)   --->   "%add_ln184 = add i4 %index, i4 1" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 39 'add' 'add_ln184' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.96ns)   --->   "%icmp_ln184 = icmp_eq  i4 %index, i4 9" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 41 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void, void %.exit" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 43 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 44 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem0_addr" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 44 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln184)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 45 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_addr" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 45 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln184)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%index_cast_i = zext i4 %index" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 46 'zext' 'index_cast_i' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 47 'specloopname' 'specloopname_ln186' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%low_addr = getelementptr i8 %low_r, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 48 'getelementptr' 'low_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (1.75ns)   --->   "%store_ln186 = store i8 %gmem0_addr_read, i4 %low_addr" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 49 'store' 'store_ln186' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%low_t_addr = getelementptr i8 %low_t, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:187]   --->   Operation 50 'getelementptr' 'low_t_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (1.75ns)   --->   "%store_ln187 = store i8 %gmem0_addr_read, i4 %low_t_addr" [src/xf_colordetect_accel_stream.cpp:187]   --->   Operation 51 'store' 'store_ln187' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%high_addr = getelementptr i8 %high_r, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 52 'getelementptr' 'high_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (1.75ns)   --->   "%store_ln188 = store i8 %gmem1_addr_read, i4 %high_addr" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 53 'store' 'store_ln188' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%high_t_addr = getelementptr i8 %high_t, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:189]   --->   Operation 54 'getelementptr' 'high_t_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (1.75ns)   --->   "%store_ln189 = store i8 %gmem1_addr_read, i4 %high_t_addr" [src/xf_colordetect_accel_stream.cpp:189]   --->   Operation 55 'store' 'store_ln189' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln184 = br void %.preheader.i" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 56 'br' 'br_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ low_thresh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ low_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ low_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ high_thresh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ high_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ high_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
low_thresh_read       (read             ) [ 0000000000000]
high_thresh_read      (read             ) [ 0000000000000]
gmem0_addr            (getelementptr    ) [ 0011111111110]
gmem1_addr            (getelementptr    ) [ 0011111111110]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
gmem0_addr_1_rd_req   (readreq          ) [ 0000000000000]
gmem1_addr_1_rd_req   (readreq          ) [ 0000000000000]
br_ln0                (br               ) [ 0000000011110]
index                 (phi              ) [ 0000000001110]
add_ln184             (add              ) [ 0000000011110]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
icmp_ln184            (icmp             ) [ 0000000001110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
br_ln184              (br               ) [ 0000000000000]
gmem0_addr_read       (read             ) [ 0000000001010]
gmem1_addr_read       (read             ) [ 0000000001010]
index_cast_i          (zext             ) [ 0000000000000]
specloopname_ln186    (specloopname     ) [ 0000000000000]
low_addr              (getelementptr    ) [ 0000000000000]
store_ln186           (store            ) [ 0000000000000]
low_t_addr            (getelementptr    ) [ 0000000000000]
store_ln187           (store            ) [ 0000000000000]
high_addr             (getelementptr    ) [ 0000000000000]
store_ln188           (store            ) [ 0000000000000]
high_t_addr           (getelementptr    ) [ 0000000000000]
store_ln189           (store            ) [ 0000000000000]
br_ln184              (br               ) [ 0000000011110]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="low_thresh">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_thresh"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="low_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="low_t">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="high_thresh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_thresh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="high_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="high_t">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="low_thresh_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="low_thresh_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="high_thresh_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="high_thresh_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_readreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="1"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_addr_1_rd_req/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_readreq_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="1"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_addr_1_rd_req/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gmem0_addr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="9"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="gmem1_addr_read_read_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="9"/>
<pin id="104" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="low_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="low_addr/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln186_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="low_t_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="low_t_addr/11 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln187_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="high_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="high_addr/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln188_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="1"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="high_t_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="high_t_addr/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln189_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/11 "/>
</bind>
</comp>

<comp id="158" class="1005" name="index_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="index_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="gmem0_addr_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="gmem1_addr_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln184_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln184_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="index_cast_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="2"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_cast_i/11 "/>
</bind>
</comp>

<comp id="202" class="1005" name="gmem0_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="gmem1_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="add_ln184_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln184 "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln184_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln184 "/>
</bind>
</comp>

<comp id="223" class="1005" name="gmem0_addr_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="gmem1_addr_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="76" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="162" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="162" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="158" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="205"><net_src comp="170" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="211"><net_src comp="176" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="217"><net_src comp="182" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="222"><net_src comp="188" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="96" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="232"><net_src comp="101" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: low_r | {11 }
	Port: low_t | {11 }
	Port: high_r | {11 }
	Port: high_t | {11 }
 - Input state : 
	Port: Loop_VITIS_LOOP_184_2_proc : low_thresh | {1 }
	Port: Loop_VITIS_LOOP_184_2_proc : gmem0 | {2 3 4 5 6 7 8 10 }
	Port: Loop_VITIS_LOOP_184_2_proc : high_thresh | {1 }
	Port: Loop_VITIS_LOOP_184_2_proc : gmem1 | {2 3 4 5 6 7 8 10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln184 : 1
		icmp_ln184 : 1
		br_ln184 : 2
	State 10
	State 11
		low_addr : 1
		store_ln186 : 2
		low_t_addr : 1
		store_ln187 : 2
		high_addr : 1
		store_ln188 : 2
		high_t_addr : 1
		store_ln189 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln184_fu_182      |    0    |    6    |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln184_fu_188      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  low_thresh_read_read_fu_70 |    0    |    0    |
|   read   | high_thresh_read_read_fu_76 |    0    |    0    |
|          |  gmem0_addr_read_read_fu_96 |    0    |    0    |
|          | gmem1_addr_read_read_fu_101 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_82      |    0    |    0    |
|          |      grp_readreq_fu_89      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     index_cast_i_fu_194     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    8    |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln184_reg_214   |    4   |
|gmem0_addr_read_reg_223|    8   |
|   gmem0_addr_reg_202  |    8   |
|gmem1_addr_read_reg_229|    8   |
|   gmem1_addr_reg_208  |    8   |
|   icmp_ln184_reg_219  |    1   |
|     index_reg_158     |    4   |
+-----------------------+--------+
|         Total         |   41   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| index_reg_158 |  p0  |   2  |   4  |    8   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    8   ||  1.298  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    8   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   17   |
+-----------+--------+--------+--------+
