<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"gate-level timed circuits" | Genetic Logic Lab</title><link>/tag/gate-level-timed-circuits/</link><atom:link href="/tag/gate-level-timed-circuits/index.xml" rel="self" type="application/rss+xml"/><description>"gate-level timed circuits"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 1999 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"gate-level timed circuits"</title><link>/tag/gate-level-timed-circuits/</link></image><item><title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/poset-timing-its-myers-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/poset-timing-its-myers-1999/</guid><description/></item><item><title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title><link>/publication/automatic-synthesis-gatelevel-myers-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid><description/></item></channel></rss>