static void\r\nF_1 (\r\nstruct V_1 * log ,\r\nT_1 * V_2 ,\r\nint V_3 )\r\n{\r\nT_2 V_4 = F_2 ( V_2 ) ;\r\nT_2 V_5 , V_6 ;\r\ndo {\r\nint V_7 , V_8 ;\r\nF_3 ( V_4 , & V_7 , & V_8 ) ;\r\nV_8 -= V_3 ;\r\nif ( V_8 < 0 ) {\r\nV_8 += log -> V_9 ;\r\nV_7 -- ;\r\n}\r\nV_6 = V_4 ;\r\nV_5 = F_4 ( V_7 , V_8 ) ;\r\nV_4 = F_5 ( V_2 , V_6 , V_5 ) ;\r\n} while ( V_4 != V_6 );\r\n}\r\nstatic void\r\nF_6 (\r\nstruct V_1 * log ,\r\nT_1 * V_2 ,\r\nint V_3 )\r\n{\r\nT_2 V_4 = F_2 ( V_2 ) ;\r\nT_2 V_5 , V_6 ;\r\ndo {\r\nint V_10 ;\r\nint V_7 , V_8 ;\r\nF_3 ( V_4 , & V_7 , & V_8 ) ;\r\nV_10 = log -> V_9 - V_8 ;\r\nif ( V_10 > V_3 )\r\nV_8 += V_3 ;\r\nelse {\r\nV_8 = V_3 - V_10 ;\r\nV_7 ++ ;\r\n}\r\nV_6 = V_4 ;\r\nV_5 = F_4 ( V_7 , V_8 ) ;\r\nV_4 = F_5 ( V_2 , V_6 , V_5 ) ;\r\n} while ( V_4 != V_6 );\r\n}\r\nSTATIC void\r\nF_7 (\r\nstruct V_11 * V_2 )\r\n{\r\nF_8 ( & V_2 -> V_12 , 1 , 0 ) ;\r\nF_9 ( & V_2 -> V_13 ) ;\r\nF_10 ( & V_2 -> V_14 ) ;\r\n}\r\nSTATIC void\r\nF_11 (\r\nstruct V_11 * V_2 )\r\n{\r\nstruct V_15 * V_16 ;\r\nF_12 ( & V_2 -> V_14 ) ;\r\nF_13 (tic, &head->waiters, t_queue)\r\nF_14 ( V_16 -> V_17 ) ;\r\nF_15 ( & V_2 -> V_14 ) ;\r\n}\r\nstatic inline int\r\nF_16 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nstruct V_15 * V_16 )\r\n{\r\nif ( V_2 == & log -> V_18 ) {\r\nASSERT ( V_16 -> V_19 & V_20 ) ;\r\nreturn V_16 -> V_21 ;\r\n} else {\r\nif ( V_16 -> V_19 & V_20 )\r\nreturn V_16 -> V_21 * V_16 -> V_22 ;\r\nelse\r\nreturn V_16 -> V_21 ;\r\n}\r\n}\r\nSTATIC bool\r\nF_17 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nint * V_23 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_24 ;\r\nF_13 (tic, &head->waiters, t_queue) {\r\nV_24 = F_16 ( log , V_2 , V_16 ) ;\r\nif ( * V_23 < V_24 )\r\nreturn false ;\r\n* V_23 -= V_24 ;\r\nF_18 ( log , V_16 ) ;\r\nF_14 ( V_16 -> V_17 ) ;\r\n}\r\nreturn true ;\r\n}\r\nSTATIC int\r\nF_19 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nstruct V_15 * V_16 ,\r\nint V_24 ) __releases( &head->lock\r\nSTATIC int\r\nF_20 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nstruct V_15 * V_16 ,\r\nint * V_24 )\r\n{\r\nint V_23 ;\r\nint error = 0 ;\r\nASSERT ( ! ( log -> V_25 & V_26 ) ) ;\r\n* V_24 = F_16 ( log , V_2 , V_16 ) ;\r\nV_23 = F_21 ( log , & V_2 -> V_12 ) ;\r\nif ( ! F_22 ( & V_2 -> V_13 ) ) {\r\nF_12 ( & V_2 -> V_14 ) ;\r\nif ( ! F_17 ( log , V_2 , & V_23 ) ||\r\nV_23 < * V_24 ) {\r\nerror = F_19 ( log , V_2 , V_16 ,\r\n* V_24 ) ;\r\n}\r\nF_15 ( & V_2 -> V_14 ) ;\r\n} else if ( V_23 < * V_24 ) {\r\nF_12 ( & V_2 -> V_14 ) ;\r\nerror = F_19 ( log , V_2 , V_16 , * V_24 ) ;\r\nF_15 ( & V_2 -> V_14 ) ;\r\n}\r\nreturn error ;\r\n}\r\nstatic void\r\nF_23 ( T_3 * V_16 )\r\n{\r\nV_16 -> V_27 = 0 ;\r\nV_16 -> V_28 = 0 ;\r\nV_16 -> V_29 = 0 ;\r\n}\r\nstatic void\r\nF_24 ( T_3 * V_16 , T_4 V_30 , T_4 type )\r\n{\r\nif ( V_16 -> V_27 == V_31 ) {\r\nV_16 -> V_32 += V_16 -> V_28 ;\r\nV_16 -> V_27 = 0 ;\r\nV_16 -> V_28 = 0 ;\r\n}\r\nV_16 -> V_33 [ V_16 -> V_27 ] . V_34 = V_30 ;\r\nV_16 -> V_33 [ V_16 -> V_27 ] . V_35 = type ;\r\nV_16 -> V_28 += V_30 ;\r\nV_16 -> V_27 ++ ;\r\n}\r\nint\r\nF_25 (\r\nstruct V_36 * V_37 ,\r\nstruct V_15 * V_16 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_24 ;\r\nint error = 0 ;\r\nif ( F_26 ( log ) )\r\nreturn - V_39 ;\r\nF_27 ( V_37 , V_40 ) ;\r\nV_16 -> V_41 ++ ;\r\nF_28 ( log , V_16 -> V_21 ) ;\r\nV_16 -> V_42 = V_16 -> V_21 ;\r\nF_23 ( V_16 ) ;\r\nif ( V_16 -> V_22 > 0 )\r\nreturn 0 ;\r\nF_29 ( log , V_16 ) ;\r\nerror = F_20 ( log , & log -> V_18 , V_16 ,\r\n& V_24 ) ;\r\nif ( error )\r\ngoto V_43;\r\nF_6 ( log , & log -> V_18 . V_12 , V_24 ) ;\r\nF_30 ( log , V_16 ) ;\r\nF_31 ( log ) ;\r\nreturn 0 ;\r\nV_43:\r\nV_16 -> V_42 = 0 ;\r\nV_16 -> V_22 = 0 ;\r\nreturn error ;\r\n}\r\nint\r\nF_32 (\r\nstruct V_36 * V_37 ,\r\nint V_44 ,\r\nint V_45 ,\r\nstruct V_15 * * V_46 ,\r\nT_5 V_47 ,\r\nbool V_48 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_15 * V_16 ;\r\nint V_24 ;\r\nint error = 0 ;\r\nASSERT ( V_47 == V_49 || V_47 == V_50 ) ;\r\nif ( F_26 ( log ) )\r\nreturn - V_39 ;\r\nF_27 ( V_37 , V_40 ) ;\r\nASSERT ( * V_46 == NULL ) ;\r\nV_16 = F_33 ( log , V_44 , V_45 , V_47 , V_48 ,\r\nV_51 | V_52 ) ;\r\nif ( ! V_16 )\r\nreturn - V_53 ;\r\n* V_46 = V_16 ;\r\nF_28 ( log , V_16 -> V_22 ? V_16 -> V_21 * V_16 -> V_22\r\n: V_16 -> V_21 ) ;\r\nF_34 ( log , V_16 ) ;\r\nerror = F_20 ( log , & log -> V_54 , V_16 ,\r\n& V_24 ) ;\r\nif ( error )\r\ngoto V_43;\r\nF_6 ( log , & log -> V_54 . V_12 , V_24 ) ;\r\nF_6 ( log , & log -> V_18 . V_12 , V_24 ) ;\r\nF_35 ( log , V_16 ) ;\r\nF_31 ( log ) ;\r\nreturn 0 ;\r\nV_43:\r\nV_16 -> V_42 = 0 ;\r\nV_16 -> V_22 = 0 ;\r\nreturn error ;\r\n}\r\nT_6\r\nF_36 (\r\nstruct V_36 * V_37 ,\r\nstruct V_15 * V_55 ,\r\nstruct V_56 * * V_57 ,\r\nbool V_58 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nT_6 V_59 = 0 ;\r\nif ( F_26 ( log ) ||\r\n( ( ( V_55 -> V_19 & V_60 ) == 0 ) &&\r\n( F_37 ( log , V_55 , V_57 , & V_59 ) ) ) ) {\r\nV_59 = ( T_6 ) - 1 ;\r\nV_58 = false ;\r\n}\r\nif ( ! V_58 ) {\r\nF_38 ( log , V_55 ) ;\r\nF_39 ( log , V_55 ) ;\r\n} else {\r\nF_40 ( log , V_55 ) ;\r\nF_41 ( log , V_55 ) ;\r\nV_55 -> V_19 |= V_60 ;\r\n}\r\nF_42 ( V_55 ) ;\r\nreturn V_59 ;\r\n}\r\nint\r\nF_43 (\r\nstruct V_36 * V_37 ,\r\nstruct V_56 * V_57 ,\r\nT_7 * V_61 )\r\n{\r\nint V_62 ;\r\nF_12 ( & V_57 -> V_63 ) ;\r\nV_62 = ( V_57 -> V_64 & V_65 ) ;\r\nif ( ! V_62 ) {\r\nF_44 ( ( V_57 -> V_64 == V_66 ) ||\r\n( V_57 -> V_64 == V_67 ) ) ;\r\nV_61 -> V_68 = NULL ;\r\n* ( V_57 -> V_69 ) = V_61 ;\r\nV_57 -> V_69 = & ( V_61 -> V_68 ) ;\r\n}\r\nF_15 ( & V_57 -> V_63 ) ;\r\nreturn V_62 ;\r\n}\r\nint\r\nF_45 (\r\nstruct V_36 * V_37 ,\r\nstruct V_56 * V_57 )\r\n{\r\nif ( F_46 ( V_37 -> V_38 , V_57 ) ) {\r\nF_47 ( V_37 , V_70 ) ;\r\nreturn - V_39 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_48 (\r\nT_8 * V_37 ,\r\nT_9 * V_71 ,\r\nT_10 V_72 ,\r\nint V_73 )\r\n{\r\nint error = 0 ;\r\nint V_74 ;\r\nif ( ! ( V_37 -> V_75 & V_76 ) ) {\r\nF_49 ( V_37 , L_1 ,\r\nF_50 ( & V_37 -> V_77 ) ) ;\r\n} else {\r\nF_49 ( V_37 ,\r\nL_2 ,\r\nF_50 ( & V_37 -> V_77 ) ) ;\r\nASSERT ( V_37 -> V_75 & V_78 ) ;\r\n}\r\nV_37 -> V_38 = F_51 ( V_37 , V_71 , V_72 , V_73 ) ;\r\nif ( F_52 ( V_37 -> V_38 ) ) {\r\nerror = F_53 ( V_37 -> V_38 ) ;\r\ngoto V_79;\r\n}\r\nV_74 = F_54 ( V_37 ) ;\r\nif ( V_37 -> V_77 . V_80 < V_74 ) {\r\nF_55 ( V_37 ,\r\nL_3 ,\r\nV_37 -> V_77 . V_80 , V_74 ) ;\r\nerror = - V_81 ;\r\n} else if ( V_37 -> V_77 . V_80 > V_82 ) {\r\nF_55 ( V_37 ,\r\nL_4 ,\r\nV_37 -> V_77 . V_80 , V_82 ) ;\r\nerror = - V_81 ;\r\n} else if ( F_56 ( V_37 , V_37 -> V_77 . V_80 ) > V_83 ) {\r\nF_55 ( V_37 ,\r\nL_5 ,\r\nF_56 ( V_37 , V_37 -> V_77 . V_80 ) ,\r\nV_83 ) ;\r\nerror = - V_81 ;\r\n}\r\nif ( error ) {\r\nif ( F_57 ( & V_37 -> V_77 ) ) {\r\nF_58 ( V_37 , L_6 ) ;\r\nASSERT ( 0 ) ;\r\ngoto V_84;\r\n}\r\nF_58 ( V_37 , L_7 ) ;\r\nF_58 ( V_37 ,\r\nL_8 ) ;\r\n}\r\nerror = F_59 ( V_37 ) ;\r\nif ( error ) {\r\nF_55 ( V_37 , L_9 , error ) ;\r\ngoto V_84;\r\n}\r\nV_37 -> V_38 -> V_85 = V_37 -> V_86 ;\r\nif ( ! ( V_37 -> V_75 & V_76 ) ) {\r\nint V_87 = ( V_37 -> V_75 & V_78 ) ;\r\nif ( V_87 )\r\nV_37 -> V_75 &= ~ V_78 ;\r\nerror = F_60 ( V_37 -> V_38 ) ;\r\nif ( V_87 )\r\nV_37 -> V_75 |= V_78 ;\r\nif ( error ) {\r\nF_55 ( V_37 , L_10 ,\r\nerror ) ;\r\nF_61 ( V_37 -> V_38 ) ;\r\ngoto V_88;\r\n}\r\n}\r\nerror = F_62 ( & V_37 -> V_38 -> V_89 , & V_90 , & V_37 -> V_91 ,\r\nL_11 ) ;\r\nif ( error )\r\ngoto V_88;\r\nV_37 -> V_38 -> V_25 &= ~ V_26 ;\r\nF_63 ( V_37 -> V_38 ) ;\r\nreturn 0 ;\r\nV_88:\r\nF_64 ( V_37 ) ;\r\nV_84:\r\nF_65 ( V_37 -> V_38 ) ;\r\nV_79:\r\nreturn error ;\r\n}\r\nint\r\nF_66 (\r\nstruct V_36 * V_37 )\r\n{\r\nint error = 0 ;\r\nif ( V_37 -> V_75 & V_76 ) {\r\nASSERT ( V_37 -> V_75 & V_78 ) ;\r\nreturn 0 ;\r\n}\r\nerror = F_67 ( V_37 -> V_38 ) ;\r\nif ( ! error )\r\nF_68 ( V_37 ) ;\r\nreturn error ;\r\n}\r\nint\r\nF_69 (\r\nstruct V_36 * V_37 )\r\n{\r\nint error ;\r\nerror = F_61 ( V_37 -> V_38 ) ;\r\nF_70 ( V_37 ) ;\r\nreturn error ;\r\n}\r\nstatic int\r\nF_71 ( T_8 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nT_11 * V_57 ;\r\n#ifdef F_72\r\nT_11 * V_92 ;\r\n#endif\r\nT_3 * V_16 = NULL ;\r\nT_6 V_59 ;\r\nint error ;\r\nif ( V_37 -> V_75 & V_78 )\r\nreturn 0 ;\r\nerror = F_73 ( V_37 , V_93 , NULL ) ;\r\nASSERT ( error || ! ( F_26 ( log ) ) ) ;\r\n#ifdef F_72\r\nV_92 = V_57 = log -> V_94 ;\r\ndo {\r\nif ( ! ( V_57 -> V_64 & V_65 ) ) {\r\nASSERT ( V_57 -> V_64 & V_66 ) ;\r\nASSERT ( V_57 -> V_95 == 0 ) ;\r\n}\r\nV_57 = V_57 -> V_96 ;\r\n} while ( V_57 != V_92 );\r\n#endif\r\nif ( ! ( F_26 ( log ) ) ) {\r\nerror = F_32 ( V_37 , 600 , 1 , & V_16 , V_50 , 0 ) ;\r\nif ( ! error ) {\r\nstruct {\r\nT_12 V_97 ;\r\nT_12 V_98 ;\r\nT_13 V_99 ;\r\n} V_97 = {\r\n. V_97 = V_100 ,\r\n} ;\r\nstruct V_101 V_102 = {\r\n. V_103 = & V_97 ,\r\n. V_104 = sizeof( V_97 ) ,\r\n. V_105 = V_106 ,\r\n} ;\r\nstruct V_107 V_108 = {\r\n. V_109 = 1 ,\r\n. V_110 = & V_102 ,\r\n} ;\r\nV_16 -> V_19 = 0 ;\r\nV_16 -> V_42 -= sizeof( V_97 ) ;\r\nerror = F_74 ( log , & V_108 , V_16 , & V_59 ,\r\nNULL , V_111 ) ;\r\n}\r\nif ( error )\r\nF_75 ( V_37 , L_12 , V_112 ) ;\r\nF_12 ( & log -> V_113 ) ;\r\nV_57 = log -> V_94 ;\r\nF_76 ( & V_57 -> V_114 ) ;\r\nF_77 ( log , V_57 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nerror = F_46 ( log , V_57 ) ;\r\nF_12 ( & log -> V_113 ) ;\r\nif ( ! ( V_57 -> V_64 == V_66 ||\r\nV_57 -> V_64 == V_115 ) ) {\r\nif ( ! F_26 ( log ) ) {\r\nF_78 ( & V_57 -> V_116 ,\r\n& log -> V_113 ) ;\r\n} else {\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\n} else {\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\nif ( V_16 ) {\r\nF_79 ( log , V_16 ) ;\r\nF_39 ( log , V_16 ) ;\r\nF_42 ( V_16 ) ;\r\n}\r\n} else {\r\nF_12 ( & log -> V_113 ) ;\r\nV_57 = log -> V_94 ;\r\nF_76 ( & V_57 -> V_114 ) ;\r\nF_77 ( log , V_57 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nerror = F_46 ( log , V_57 ) ;\r\nF_12 ( & log -> V_113 ) ;\r\nif ( ! ( V_57 -> V_64 == V_66\r\n|| V_57 -> V_64 == V_115\r\n|| V_57 -> V_64 == V_65 ) ) {\r\nF_78 ( & V_57 -> V_116 ,\r\n& log -> V_113 ) ;\r\n} else {\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\n}\r\nreturn error ;\r\n}\r\nvoid\r\nF_80 (\r\nstruct V_36 * V_37 )\r\n{\r\nF_81 ( & V_37 -> V_38 -> V_117 ) ;\r\nF_82 ( V_37 , V_93 ) ;\r\nF_83 ( V_37 -> V_86 ) ;\r\nF_84 ( V_37 -> V_118 ) ;\r\nF_85 ( V_37 -> V_119 ) ;\r\nF_86 ( V_37 -> V_119 ) ;\r\nF_71 ( V_37 ) ;\r\n}\r\nvoid\r\nF_70 (\r\nstruct V_36 * V_37 )\r\n{\r\nF_80 ( V_37 ) ;\r\nF_64 ( V_37 ) ;\r\nF_87 ( & V_37 -> V_38 -> V_89 ) ;\r\nF_65 ( V_37 -> V_38 ) ;\r\n}\r\nvoid\r\nF_88 (\r\nstruct V_36 * V_37 ,\r\nstruct V_120 * V_121 ,\r\nint type ,\r\nconst struct V_122 * V_123 )\r\n{\r\nV_121 -> V_124 = V_37 ;\r\nV_121 -> V_125 = V_37 -> V_86 ;\r\nV_121 -> V_126 = type ;\r\nV_121 -> V_127 = V_123 ;\r\nV_121 -> V_128 = NULL ;\r\nF_9 ( & V_121 -> V_129 ) ;\r\nF_9 ( & V_121 -> V_130 ) ;\r\n}\r\nvoid\r\nF_89 (\r\nstruct V_36 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_23 ;\r\nif ( F_26 ( log ) )\r\nreturn;\r\nif ( ! F_22 ( & log -> V_18 . V_13 ) ) {\r\nASSERT ( ! ( log -> V_25 & V_26 ) ) ;\r\nF_12 ( & log -> V_18 . V_14 ) ;\r\nV_23 = F_21 ( log , & log -> V_18 . V_12 ) ;\r\nF_17 ( log , & log -> V_18 , & V_23 ) ;\r\nF_15 ( & log -> V_18 . V_14 ) ;\r\n}\r\nif ( ! F_22 ( & log -> V_54 . V_13 ) ) {\r\nASSERT ( ! ( log -> V_25 & V_26 ) ) ;\r\nF_12 ( & log -> V_54 . V_14 ) ;\r\nV_23 = F_21 ( log , & log -> V_54 . V_12 ) ;\r\nF_17 ( log , & log -> V_54 , & V_23 ) ;\r\nF_15 ( & log -> V_54 . V_14 ) ;\r\n}\r\n}\r\nstatic int\r\nF_90 ( T_8 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_131 = 0 ;\r\nif ( ! F_91 ( V_37 , V_132 ) )\r\nreturn 0 ;\r\nif ( ! F_92 ( log ) )\r\nreturn 0 ;\r\nF_12 ( & log -> V_113 ) ;\r\nswitch ( log -> V_133 ) {\r\ncase V_134 :\r\ncase V_135 :\r\ncase V_136 :\r\nbreak;\r\ncase V_137 :\r\ncase V_138 :\r\nif ( F_93 ( log -> V_85 ) )\r\nbreak;\r\nif ( ! F_94 ( log ) )\r\nbreak;\r\nV_131 = 1 ;\r\nif ( log -> V_133 == V_137 )\r\nlog -> V_133 = V_134 ;\r\nelse\r\nlog -> V_133 = V_135 ;\r\nbreak;\r\ndefault:\r\nV_131 = 1 ;\r\nbreak;\r\n}\r\nF_15 ( & log -> V_113 ) ;\r\nreturn V_131 ;\r\n}\r\nT_6\r\nF_95 (\r\nstruct V_36 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_120 * V_139 ;\r\nT_6 V_140 ;\r\nF_96 ( & V_37 -> V_86 -> V_141 ) ;\r\nV_139 = F_97 ( V_37 -> V_86 ) ;\r\nif ( V_139 )\r\nV_140 = V_139 -> V_142 ;\r\nelse\r\nV_140 = F_2 ( & log -> V_143 ) ;\r\nF_98 ( log , V_140 ) ;\r\nF_99 ( & log -> V_144 , V_140 ) ;\r\nreturn V_140 ;\r\n}\r\nT_6\r\nF_100 (\r\nstruct V_36 * V_37 )\r\n{\r\nT_6 V_140 ;\r\nF_12 ( & V_37 -> V_86 -> V_141 ) ;\r\nV_140 = F_95 ( V_37 ) ;\r\nF_15 ( & V_37 -> V_86 -> V_141 ) ;\r\nreturn V_140 ;\r\n}\r\nSTATIC int\r\nF_21 (\r\nstruct V_1 * log ,\r\nT_1 * V_2 )\r\n{\r\nint V_23 ;\r\nint V_145 ;\r\nint V_146 ;\r\nint V_147 ;\r\nint V_148 ;\r\nF_101 ( V_2 , & V_147 , & V_148 ) ;\r\nF_102 ( & log -> V_144 , & V_146 , & V_145 ) ;\r\nV_145 = F_103 ( V_145 ) ;\r\nif ( V_146 == V_147 && V_148 >= V_145 )\r\nV_23 = log -> V_9 - ( V_148 - V_145 ) ;\r\nelse if ( V_146 + 1 < V_147 )\r\nreturn 0 ;\r\nelse if ( V_146 < V_147 ) {\r\nASSERT ( V_146 == ( V_147 - 1 ) ) ;\r\nV_23 = V_145 - V_148 ;\r\n} else {\r\nF_75 ( log -> V_149 , L_13 ) ;\r\nF_75 ( log -> V_149 ,\r\nL_14 ,\r\nV_146 , V_145 ) ;\r\nF_75 ( log -> V_149 ,\r\nL_15 ,\r\nV_147 , V_148 ) ;\r\nASSERT ( 0 ) ;\r\nV_23 = log -> V_9 ;\r\n}\r\nreturn V_23 ;\r\n}\r\nstatic void\r\nF_104 ( T_14 * V_150 )\r\n{\r\nstruct V_56 * V_57 = V_150 -> V_151 ;\r\nstruct V_1 * V_152 = V_57 -> V_153 ;\r\nint V_154 = 0 ;\r\nif ( F_105 ( V_150 -> V_155 , V_152 -> V_149 , V_156 ,\r\nV_157 ) ||\r\nV_57 -> V_64 & V_158 ) {\r\nif ( V_57 -> V_64 & V_158 )\r\nV_57 -> V_64 &= ~ V_158 ;\r\nF_106 ( V_150 , V_112 ) ;\r\nF_107 ( V_150 ) ;\r\nF_47 ( V_152 -> V_149 , V_70 ) ;\r\nV_154 = V_159 ;\r\n} else if ( V_57 -> V_64 & V_65 ) {\r\nV_154 = V_159 ;\r\n}\r\nASSERT ( V_150 -> V_160 & V_161 ) ;\r\nF_108 ( V_57 , V_154 ) ;\r\nF_86 ( V_150 ) ;\r\n}\r\nSTATIC void\r\nF_109 (\r\nstruct V_36 * V_37 ,\r\nstruct V_1 * log )\r\n{\r\nint V_162 ;\r\nint V_163 ;\r\nif ( V_37 -> V_164 <= 0 )\r\nlog -> V_165 = V_166 ;\r\nelse\r\nlog -> V_165 = V_37 -> V_164 ;\r\nif ( V_37 -> V_167 > 0 ) {\r\nV_162 = log -> V_168 = V_37 -> V_167 ;\r\nlog -> V_169 = 0 ;\r\nwhile ( V_162 != 1 ) {\r\nlog -> V_169 ++ ;\r\nV_162 >>= 1 ;\r\n}\r\nif ( F_110 ( & V_37 -> V_77 ) ) {\r\nV_163 = V_37 -> V_167 / V_170 ;\r\nif ( V_37 -> V_167 % V_170 )\r\nV_163 ++ ;\r\nlog -> V_171 = V_163 << V_172 ;\r\nlog -> V_173 = V_163 ;\r\n} else {\r\nASSERT ( V_37 -> V_167 <= V_174 ) ;\r\nlog -> V_171 = V_175 ;\r\nlog -> V_173 = 1 ;\r\n}\r\ngoto V_176;\r\n}\r\nlog -> V_168 = V_174 ;\r\nlog -> V_169 = V_177 ;\r\nlog -> V_171 = V_175 ;\r\nlog -> V_173 = 1 ;\r\nV_176:\r\nif ( V_37 -> V_164 == 0 )\r\nV_37 -> V_164 = log -> V_165 ;\r\nif ( V_37 -> V_167 == 0 )\r\nV_37 -> V_167 = log -> V_168 ;\r\n}\r\nvoid\r\nF_68 (\r\nstruct V_36 * V_37 )\r\n{\r\nF_111 ( V_37 -> V_178 , & V_37 -> V_38 -> V_117 ,\r\nF_112 ( V_179 * 10 ) ) ;\r\n}\r\nstatic void\r\nF_113 (\r\nstruct V_180 * V_181 )\r\n{\r\nstruct V_1 * log = F_114 ( F_115 ( V_181 ) ,\r\nstruct V_1 , V_117 ) ;\r\nstruct V_36 * V_37 = log -> V_149 ;\r\nif ( F_90 ( V_37 ) ) {\r\nF_116 ( V_37 , true ) ;\r\n} else\r\nF_82 ( V_37 , 0 ) ;\r\nF_117 ( V_37 -> V_86 ) ;\r\nF_68 ( V_37 ) ;\r\n}\r\nSTATIC struct V_1 *\r\nF_51 (\r\nstruct V_36 * V_37 ,\r\nstruct V_182 * V_71 ,\r\nT_10 V_72 ,\r\nint V_73 )\r\n{\r\nstruct V_1 * log ;\r\nT_15 * V_2 ;\r\nT_11 * * V_183 ;\r\nT_11 * V_57 , * V_184 = NULL ;\r\nT_14 * V_150 ;\r\nint V_185 ;\r\nint error = - V_53 ;\r\nT_4 V_186 = 0 ;\r\nlog = F_118 ( sizeof( struct V_1 ) , V_52 ) ;\r\nif ( ! log ) {\r\nF_55 ( V_37 , L_16 ) ;\r\ngoto V_79;\r\n}\r\nlog -> V_149 = V_37 ;\r\nlog -> V_187 = V_71 ;\r\nlog -> V_9 = F_103 ( V_73 ) ;\r\nlog -> V_188 = V_72 ;\r\nlog -> V_189 = V_73 ;\r\nlog -> V_133 = V_136 ;\r\nlog -> V_25 |= V_26 ;\r\nF_119 ( & log -> V_117 , F_113 ) ;\r\nlog -> V_190 = - 1 ;\r\nF_120 ( & log -> V_144 , 1 , 0 ) ;\r\nF_120 ( & log -> V_143 , 1 , 0 ) ;\r\nlog -> V_191 = 1 ;\r\nF_7 ( & log -> V_54 ) ;\r\nF_7 ( & log -> V_18 ) ;\r\nerror = - V_192 ;\r\nif ( F_121 ( & V_37 -> V_77 ) ) {\r\nV_186 = V_37 -> V_77 . V_193 ;\r\nif ( V_186 < V_172 ) {\r\nF_55 ( V_37 , L_17 ,\r\nV_186 , V_172 ) ;\r\ngoto V_84;\r\n}\r\nV_186 -= V_172 ;\r\nif ( V_186 > V_37 -> V_194 ) {\r\nF_55 ( V_37 , L_18 ,\r\nV_186 , V_37 -> V_194 ) ;\r\ngoto V_84;\r\n}\r\nif ( V_186 && log -> V_188 > 0 &&\r\n! F_110 ( & V_37 -> V_77 ) ) {\r\nF_55 ( V_37 ,\r\nL_19 ,\r\nV_186 ) ;\r\ngoto V_84;\r\n}\r\n}\r\nlog -> V_195 = 1 << V_186 ;\r\nF_109 ( V_37 , log ) ;\r\nerror = - V_53 ;\r\nV_150 = F_122 ( V_37 -> V_196 , V_197 ,\r\nF_123 ( log -> V_168 ) , V_198 ) ;\r\nif ( ! V_150 )\r\ngoto V_84;\r\nASSERT ( F_124 ( V_150 ) ) ;\r\nF_86 ( V_150 ) ;\r\nV_150 -> V_199 = V_37 -> V_178 ;\r\nV_150 -> V_200 = F_104 ;\r\nlog -> V_201 = V_150 ;\r\nF_10 ( & log -> V_113 ) ;\r\nF_125 ( & log -> V_202 ) ;\r\nV_183 = & log -> V_94 ;\r\nASSERT ( log -> V_168 >= 4096 ) ;\r\nfor ( V_185 = 0 ; V_185 < log -> V_165 ; V_185 ++ ) {\r\n* V_183 = F_118 ( sizeof( T_11 ) , V_52 ) ;\r\nif ( ! * V_183 )\r\ngoto V_203;\r\nV_57 = * V_183 ;\r\nV_57 -> V_204 = V_184 ;\r\nV_184 = V_57 ;\r\nV_150 = F_126 ( V_37 -> V_196 ,\r\nF_123 ( log -> V_168 ) ,\r\nV_198 ) ;\r\nif ( ! V_150 )\r\ngoto V_203;\r\nASSERT ( F_124 ( V_150 ) ) ;\r\nF_86 ( V_150 ) ;\r\nV_150 -> V_199 = V_37 -> V_178 ;\r\nV_150 -> V_200 = F_104 ;\r\nV_57 -> V_205 = V_150 ;\r\nV_57 -> V_206 = V_150 -> V_207 ;\r\n#ifdef F_72\r\nlog -> V_208 [ V_185 ] = & V_57 -> V_209 ;\r\n#endif\r\nV_2 = & V_57 -> V_209 ;\r\nmemset ( V_2 , 0 , sizeof( T_15 ) ) ;\r\nV_2 -> V_210 = F_127 ( V_211 ) ;\r\nV_2 -> V_212 = F_127 (\r\nF_110 ( & log -> V_149 -> V_77 ) ? 2 : 1 ) ;\r\nV_2 -> V_213 = F_127 ( log -> V_168 ) ;\r\nV_2 -> V_214 = F_127 ( V_215 ) ;\r\nmemcpy ( & V_2 -> V_216 , & V_37 -> V_77 . V_217 , sizeof( V_218 ) ) ;\r\nV_57 -> V_219 = F_103 ( V_150 -> V_220 ) - log -> V_171 ;\r\nV_57 -> V_64 = V_66 ;\r\nV_57 -> V_153 = log ;\r\nF_128 ( & V_57 -> V_114 , 0 ) ;\r\nF_10 ( & V_57 -> V_63 ) ;\r\nV_57 -> V_69 = & ( V_57 -> V_221 ) ;\r\nV_57 -> V_222 = ( char * ) V_57 -> V_206 + log -> V_171 ;\r\nF_125 ( & V_57 -> V_116 ) ;\r\nF_125 ( & V_57 -> V_223 ) ;\r\nV_183 = & V_57 -> V_96 ;\r\n}\r\n* V_183 = log -> V_94 ;\r\nlog -> V_94 -> V_204 = V_184 ;\r\nerror = F_129 ( log ) ;\r\nif ( error )\r\ngoto V_203;\r\nreturn log ;\r\nV_203:\r\nfor ( V_57 = log -> V_94 ; V_57 ; V_57 = V_184 ) {\r\nV_184 = V_57 -> V_96 ;\r\nif ( V_57 -> V_205 )\r\nF_130 ( V_57 -> V_205 ) ;\r\nF_131 ( V_57 ) ;\r\n}\r\nF_132 ( & log -> V_113 ) ;\r\nF_130 ( log -> V_201 ) ;\r\nV_84:\r\nF_131 ( log ) ;\r\nV_79:\r\nreturn F_133 ( error ) ;\r\n}\r\nSTATIC int\r\nF_37 (\r\nstruct V_1 * log ,\r\nstruct V_15 * V_55 ,\r\nstruct V_56 * * V_57 ,\r\nT_6 * V_224 )\r\n{\r\nstruct V_36 * V_37 = log -> V_149 ;\r\nint error ;\r\nstruct V_101 V_102 = {\r\n. V_103 = NULL ,\r\n. V_104 = 0 ,\r\n. V_105 = V_225 ,\r\n} ;\r\nstruct V_107 V_108 = {\r\n. V_109 = 1 ,\r\n. V_110 = & V_102 ,\r\n} ;\r\nF_44 ( V_57 ) ;\r\nerror = F_74 ( log , & V_108 , V_55 , V_224 , V_57 ,\r\nV_226 ) ;\r\nif ( error )\r\nF_47 ( V_37 , V_70 ) ;\r\nreturn error ;\r\n}\r\nSTATIC void\r\nF_28 (\r\nstruct V_1 * log ,\r\nint V_24 )\r\n{\r\nT_6 V_227 = 0 ;\r\nT_6 V_228 ;\r\nint V_229 ;\r\nint V_23 ;\r\nint V_230 ;\r\nint V_231 ;\r\nint V_232 ;\r\nASSERT ( F_123 ( V_24 ) < log -> V_189 ) ;\r\nV_23 = F_21 ( log , & log -> V_54 . V_12 ) ;\r\nV_229 = F_134 ( V_23 ) ;\r\nV_232 = F_123 ( V_24 ) ;\r\nV_232 = F_135 ( V_232 , ( log -> V_189 >> 2 ) ) ;\r\nV_232 = F_135 ( V_232 , 256 ) ;\r\nif ( V_229 >= V_232 )\r\nreturn;\r\nF_102 ( & log -> V_144 , & V_231 ,\r\n& V_230 ) ;\r\nV_230 += V_232 ;\r\nif ( V_230 >= log -> V_189 ) {\r\nV_230 -= log -> V_189 ;\r\nV_231 += 1 ;\r\n}\r\nV_227 = F_136 ( V_231 ,\r\nV_230 ) ;\r\nV_228 = F_2 ( & log -> V_143 ) ;\r\nif ( F_137 ( V_227 , V_228 ) > 0 )\r\nV_227 = V_228 ;\r\nif ( ! F_26 ( log ) )\r\nF_138 ( log -> V_85 , V_227 ) ;\r\n}\r\nSTATIC void\r\nF_139 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 ,\r\nint V_233 )\r\n{\r\nint V_185 , V_234 , V_235 ;\r\nint V_162 = V_57 -> V_95 + V_233 ;\r\nT_16 V_236 ;\r\nchar * V_237 ;\r\nV_236 = F_140 ( V_57 -> V_209 . V_238 ) ;\r\nV_237 = V_57 -> V_222 ;\r\nfor ( V_185 = 0 ; V_185 < F_123 ( V_162 ) ; V_185 ++ ) {\r\nif ( V_185 >= ( V_170 / V_175 ) )\r\nbreak;\r\nV_57 -> V_209 . V_239 [ V_185 ] = * ( T_16 * ) V_237 ;\r\n* ( T_16 * ) V_237 = V_236 ;\r\nV_237 += V_175 ;\r\n}\r\nif ( F_110 ( & log -> V_149 -> V_77 ) ) {\r\nT_17 * V_240 = V_57 -> V_206 ;\r\nfor ( ; V_185 < F_123 ( V_162 ) ; V_185 ++ ) {\r\nV_234 = V_185 / ( V_170 / V_175 ) ;\r\nV_235 = V_185 % ( V_170 / V_175 ) ;\r\nV_240 [ V_234 ] . V_241 . V_242 [ V_235 ] = * ( T_16 * ) V_237 ;\r\n* ( T_16 * ) V_237 = V_236 ;\r\nV_237 += V_175 ;\r\n}\r\nfor ( V_185 = 1 ; V_185 < log -> V_173 ; V_185 ++ )\r\nV_240 [ V_185 ] . V_241 . V_243 = V_236 ;\r\n}\r\n}\r\nT_18\r\nF_141 (\r\nstruct V_1 * log ,\r\nstruct V_244 * V_245 ,\r\nchar * V_237 ,\r\nint V_162 )\r\n{\r\nT_13 V_246 ;\r\nV_246 = F_142 ( ( char * ) V_245 ,\r\nsizeof( struct V_244 ) ,\r\nF_143 ( struct V_244 , V_247 ) ) ;\r\nif ( F_110 ( & log -> V_149 -> V_77 ) ) {\r\nunion V_248 * V_240 = (union V_248 * ) V_245 ;\r\nint V_185 ;\r\nint V_249 ;\r\nV_249 = V_162 / V_170 ;\r\nif ( V_162 % V_170 )\r\nV_249 ++ ;\r\nfor ( V_185 = 1 ; V_185 < V_249 ; V_185 ++ ) {\r\nV_246 = F_144 ( V_246 , & V_240 [ V_185 ] . V_241 ,\r\nsizeof( struct V_250 ) ) ;\r\n}\r\n}\r\nV_246 = F_144 ( V_246 , V_237 , V_162 ) ;\r\nreturn F_145 ( V_246 ) ;\r\n}\r\nSTATIC int\r\nF_146 (\r\nstruct V_251 * V_150 )\r\n{\r\nstruct V_56 * V_57 = V_150 -> V_151 ;\r\nF_85 ( V_150 ) ;\r\nif ( V_57 -> V_64 & V_65 ) {\r\nF_147 ( V_150 , - V_39 ) ;\r\nF_107 ( V_150 ) ;\r\nF_148 ( V_150 ) ;\r\nreturn 0 ;\r\n}\r\nF_149 ( V_150 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_150 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 )\r\n{\r\nT_14 * V_150 ;\r\nint V_185 ;\r\nT_4 V_252 ;\r\nT_4 V_253 ;\r\nint V_233 ;\r\nint V_254 = 0 ;\r\nint error ;\r\nint V_255 = F_110 ( & log -> V_149 -> V_77 ) ;\r\nint V_162 ;\r\nF_27 ( log -> V_149 , V_256 ) ;\r\nASSERT ( F_151 ( & V_57 -> V_114 ) == 0 ) ;\r\nV_253 = log -> V_171 + V_57 -> V_95 ;\r\nif ( V_255 && log -> V_149 -> V_77 . V_257 > 1 ) {\r\nV_252 = F_152 ( log , F_153 ( log , V_253 ) ) ;\r\n} else {\r\nV_252 = F_103 ( F_123 ( V_253 ) ) ;\r\n}\r\nV_233 = V_252 - V_253 ;\r\nASSERT ( V_233 >= 0 ) ;\r\nASSERT ( ( V_255 && log -> V_149 -> V_77 . V_257 > 1 &&\r\nV_233 < log -> V_149 -> V_77 . V_257 )\r\n||\r\n( log -> V_149 -> V_77 . V_257 <= 1 &&\r\nV_233 < F_103 ( 1 ) ) ) ;\r\nF_6 ( log , & log -> V_54 . V_12 , V_233 ) ;\r\nF_6 ( log , & log -> V_18 . V_12 , V_233 ) ;\r\nF_139 ( log , V_57 , V_233 ) ;\r\nV_162 = V_57 -> V_95 ;\r\nif ( V_255 )\r\nV_162 += V_233 ;\r\nV_57 -> V_209 . V_258 = F_127 ( V_162 ) ;\r\nV_150 = V_57 -> V_205 ;\r\nF_154 ( V_150 , F_155 ( F_156 ( V_57 -> V_209 . V_238 ) ) ) ;\r\nF_157 ( log -> V_149 , V_259 , F_123 ( V_252 ) ) ;\r\nif ( F_158 ( V_150 ) + F_123 ( V_252 ) > log -> V_189 ) {\r\nchar * V_260 ;\r\nV_254 = V_252 - ( F_103 ( log -> V_189 - F_158 ( V_150 ) ) ) ;\r\nV_252 = F_103 ( log -> V_189 - F_158 ( V_150 ) ) ;\r\nV_57 -> V_261 = 2 ;\r\nV_260 = ( char * ) & V_57 -> V_209 + V_252 ;\r\nfor ( V_185 = 0 ; V_185 < V_254 ; V_185 += V_175 ) {\r\nT_13 V_7 = F_159 ( * ( T_16 * ) V_260 ) ;\r\nif ( ++ V_7 == V_211 )\r\nV_7 ++ ;\r\n* ( T_16 * ) V_260 = F_127 ( V_7 ) ;\r\nV_260 += V_175 ;\r\n}\r\n} else {\r\nV_57 -> V_261 = 1 ;\r\n}\r\nV_57 -> V_209 . V_247 = F_141 ( log , & V_57 -> V_209 ,\r\nV_57 -> V_222 , V_162 ) ;\r\n#ifdef F_72\r\nif ( log -> V_262 &&\r\n( F_160 () % log -> V_262 == 0 ) ) {\r\nV_57 -> V_209 . V_247 &= 0xAAAAAAAA ;\r\nV_57 -> V_64 |= V_158 ;\r\nF_55 ( log -> V_149 ,\r\nL_20 ,\r\nF_156 ( V_57 -> V_209 . V_238 ) ) ;\r\n}\r\n#endif\r\nV_150 -> V_263 = F_123 ( V_252 ) ;\r\nV_150 -> V_151 = V_57 ;\r\nV_150 -> V_160 &= ~ ( V_264 | V_265 ) ;\r\nV_150 -> V_160 |= ( V_161 | V_266 | V_267 ) ;\r\nif ( log -> V_149 -> V_75 & V_268 ) {\r\nV_150 -> V_160 |= V_264 ;\r\nif ( log -> V_149 -> V_196 != log -> V_149 -> V_118 )\r\nF_161 ( log -> V_149 -> V_118 ) ;\r\nelse\r\nV_150 -> V_160 |= V_265 ;\r\n}\r\nASSERT ( F_158 ( V_150 ) <= log -> V_189 - 1 ) ;\r\nASSERT ( F_158 ( V_150 ) + F_123 ( V_252 ) <= log -> V_189 ) ;\r\nF_162 ( log , V_57 , V_252 , true ) ;\r\nF_154 ( V_150 , F_158 ( V_150 ) + log -> V_188 ) ;\r\nerror = F_146 ( V_150 ) ;\r\nif ( error ) {\r\nF_106 ( V_150 , L_21 ) ;\r\nreturn error ;\r\n}\r\nif ( V_254 ) {\r\nV_150 = V_57 -> V_153 -> V_201 ;\r\nF_154 ( V_150 , 0 ) ;\r\nF_163 ( V_150 ,\r\n( char * ) & V_57 -> V_209 + V_252 , V_254 ) ;\r\nV_150 -> V_151 = V_57 ;\r\nV_150 -> V_160 &= ~ ( V_264 | V_265 ) ;\r\nV_150 -> V_160 |= ( V_161 | V_266 | V_267 ) ;\r\nif ( log -> V_149 -> V_75 & V_268 )\r\nV_150 -> V_160 |= V_264 ;\r\nASSERT ( F_158 ( V_150 ) <= log -> V_189 - 1 ) ;\r\nASSERT ( F_158 ( V_150 ) + F_123 ( V_252 ) <= log -> V_189 ) ;\r\nF_154 ( V_150 , F_158 ( V_150 ) + log -> V_188 ) ;\r\nerror = F_146 ( V_150 ) ;\r\nif ( error ) {\r\nF_106 ( V_150 , L_22 ) ;\r\nreturn error ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_65 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_57 , * V_269 ;\r\nint V_185 ;\r\nF_164 ( log ) ;\r\nV_57 = log -> V_94 ;\r\nfor ( V_185 = 0 ; V_185 < log -> V_165 ; V_185 ++ ) {\r\nF_85 ( V_57 -> V_205 ) ;\r\nF_86 ( V_57 -> V_205 ) ;\r\nV_57 = V_57 -> V_96 ;\r\n}\r\nF_85 ( log -> V_201 ) ;\r\nF_86 ( log -> V_201 ) ;\r\nF_165 ( log -> V_201 , F_123 ( log -> V_168 ) ) ;\r\nF_130 ( log -> V_201 ) ;\r\nV_57 = log -> V_94 ;\r\nfor ( V_185 = 0 ; V_185 < log -> V_165 ; V_185 ++ ) {\r\nF_130 ( V_57 -> V_205 ) ;\r\nV_269 = V_57 -> V_96 ;\r\nF_131 ( V_57 ) ;\r\nV_57 = V_269 ;\r\n}\r\nF_132 ( & log -> V_113 ) ;\r\nlog -> V_149 -> V_38 = NULL ;\r\nF_131 ( log ) ;\r\n}\r\nstatic inline void\r\nF_166 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 ,\r\nint V_270 ,\r\nint V_271 )\r\n{\r\nF_12 ( & log -> V_113 ) ;\r\nF_167 ( & V_57 -> V_209 . V_272 , V_270 ) ;\r\nV_57 -> V_95 += V_271 ;\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\nvoid\r\nF_168 (\r\nstruct V_36 * V_37 ,\r\nstruct V_15 * V_55 )\r\n{\r\nT_4 V_185 ;\r\nT_4 V_273 = V_55 -> V_29 * ( T_4 ) sizeof( V_274 ) ;\r\n#define F_169 ( type , T_19 ) [XLOG_REG_TYPE_##type] = str\r\nstatic char * V_275 [ V_276 + 1 ] = {\r\nF_169 ( V_277 , L_23 ) ,\r\nF_169 ( V_278 , L_24 ) ,\r\nF_169 ( V_279 , L_25 ) ,\r\nF_169 ( V_280 , L_26 ) ,\r\nF_169 ( V_281 , L_27 ) ,\r\nF_169 ( V_282 , L_28 ) ,\r\nF_169 ( V_283 , L_29 ) ,\r\nF_169 ( V_284 , L_30 ) ,\r\nF_169 ( V_285 , L_31 ) ,\r\nF_169 ( V_286 , L_32 ) ,\r\nF_169 ( V_287 , L_33 ) ,\r\nF_169 ( V_288 , L_34 ) ,\r\nF_169 ( V_289 , L_35 ) ,\r\nF_169 ( V_290 , L_36 ) ,\r\nF_169 ( V_291 , L_37 ) ,\r\nF_169 ( V_292 , L_38 ) ,\r\nF_169 ( V_293 , L_39 ) ,\r\nF_169 ( V_294 , L_40 ) ,\r\nF_169 ( V_295 , L_41 ) ,\r\nF_169 (ICREATE, L_42 )\r\n} ;\r\n#undef F_169\r\nF_55 ( V_37 , L_43 ) ;\r\nF_55 ( V_37 , L_44 ,\r\nV_55 -> V_21 ) ;\r\nF_55 ( V_37 , L_45 ,\r\nV_55 -> V_42 ) ;\r\nF_55 ( V_37 , L_46 ,\r\nV_55 -> V_28 , V_55 -> V_32 ) ;\r\nF_55 ( V_37 , L_47 ,\r\nV_55 -> V_29 , V_273 ) ;\r\nF_55 ( V_37 , L_48 ,\r\nV_55 -> V_28 + V_55 -> V_32 + V_273 ) ;\r\nF_55 ( V_37 , L_49 ,\r\nV_55 -> V_27 ) ;\r\nfor ( V_185 = 0 ; V_185 < V_55 -> V_27 ; V_185 ++ ) {\r\nT_4 V_35 = V_55 -> V_33 [ V_185 ] . V_35 ;\r\nF_55 ( V_37 , L_50 , V_185 ,\r\n( ( V_35 <= 0 || V_35 > V_276 ) ?\r\nL_51 : V_275 [ V_35 ] ) ,\r\nV_55 -> V_33 [ V_185 ] . V_34 ) ;\r\n}\r\nF_170 ( V_37 , V_296 ,\r\nL_52 ) ;\r\nF_47 ( V_37 , V_70 ) ;\r\n}\r\nstatic int\r\nF_171 (\r\nstruct V_15 * V_55 ,\r\nstruct V_107 * V_297 )\r\n{\r\nstruct V_107 * V_298 ;\r\nint V_299 = 0 ;\r\nint V_30 = 0 ;\r\nint V_185 ;\r\nif ( V_55 -> V_19 & V_60 )\r\nV_299 ++ ;\r\nfor ( V_298 = V_297 ; V_298 ; V_298 = V_298 -> V_300 ) {\r\nif ( V_298 -> V_301 == V_302 )\r\ncontinue;\r\nV_299 += V_298 -> V_109 ;\r\nfor ( V_185 = 0 ; V_185 < V_298 -> V_109 ; V_185 ++ ) {\r\nstruct V_101 * V_303 = & V_298 -> V_110 [ V_185 ] ;\r\nV_30 += V_303 -> V_104 ;\r\nF_24 ( V_55 , V_303 -> V_104 , V_303 -> V_105 ) ;\r\n}\r\n}\r\nV_55 -> V_29 += V_299 ;\r\nV_30 += V_299 * sizeof( struct V_304 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic int\r\nF_172 (\r\nstruct V_304 * V_305 ,\r\nstruct V_15 * V_55 )\r\n{\r\nif ( ! ( V_55 -> V_19 & V_60 ) )\r\nreturn 0 ;\r\nV_305 -> V_306 = F_127 ( V_55 -> V_41 ) ;\r\nV_305 -> V_307 = V_55 -> V_308 ;\r\nV_305 -> V_309 = 0 ;\r\nV_305 -> V_310 = V_311 ;\r\nV_305 -> V_312 = 0 ;\r\nV_55 -> V_19 &= ~ V_60 ;\r\nreturn sizeof( struct V_304 ) ;\r\n}\r\nstatic V_274 *\r\nF_173 (\r\nstruct V_1 * log ,\r\nstruct V_304 * V_305 ,\r\nstruct V_15 * V_55 ,\r\nT_4 V_313 )\r\n{\r\nV_305 -> V_306 = F_127 ( V_55 -> V_41 ) ;\r\nV_305 -> V_307 = V_55 -> V_308 ;\r\nV_305 -> V_312 = 0 ;\r\nV_305 -> V_310 = V_313 ;\r\nswitch ( V_305 -> V_307 ) {\r\ncase V_49 :\r\ncase V_314 :\r\ncase V_50 :\r\nbreak;\r\ndefault:\r\nF_55 ( log -> V_149 ,\r\nL_53 ,\r\nV_305 -> V_307 , V_55 ) ;\r\nreturn NULL ;\r\n}\r\nreturn V_305 ;\r\n}\r\nstatic int\r\nF_174 (\r\nstruct V_15 * V_55 ,\r\nstruct V_304 * V_305 ,\r\nint V_315 ,\r\nint V_316 ,\r\nint * V_317 ,\r\nint * V_318 ,\r\nint * V_319 ,\r\nint * V_320 )\r\n{\r\nint V_321 ;\r\nV_321 = V_316 - * V_320 ;\r\n* V_317 = * V_320 ;\r\nif ( V_321 <= V_315 ) {\r\n* V_318 = V_321 ;\r\nV_305 -> V_309 = F_127 ( * V_318 ) ;\r\nif ( * V_319 )\r\nV_305 -> V_310 |= ( V_322 | V_323 ) ;\r\n* V_319 = 0 ;\r\n* V_320 = 0 ;\r\nreturn 0 ;\r\n}\r\n* V_318 = V_315 ;\r\nV_305 -> V_309 = F_127 ( * V_318 ) ;\r\nV_305 -> V_310 |= V_324 ;\r\nif ( * V_319 )\r\nV_305 -> V_310 |= V_323 ;\r\n* V_320 += * V_318 ;\r\n( * V_319 ) ++ ;\r\nV_55 -> V_42 -= sizeof( struct V_304 ) ;\r\nV_55 -> V_29 ++ ;\r\nreturn sizeof( struct V_304 ) ;\r\n}\r\nstatic int\r\nF_175 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 ,\r\nT_4 V_313 ,\r\nint * V_270 ,\r\nint * V_325 ,\r\nint * V_326 ,\r\nint * V_327 ,\r\nint V_328 ,\r\nstruct V_56 * * V_329 )\r\n{\r\nif ( * V_326 ) {\r\nF_166 ( log , V_57 , * V_270 , * V_325 ) ;\r\n* V_270 = 0 ;\r\n* V_325 = 0 ;\r\nreturn F_46 ( log , V_57 ) ;\r\n}\r\n* V_326 = 0 ;\r\n* V_327 = 0 ;\r\nif ( V_57 -> V_219 - V_328 <= sizeof( V_274 ) ) {\r\nF_166 ( log , V_57 , * V_270 , * V_325 ) ;\r\n* V_270 = 0 ;\r\n* V_325 = 0 ;\r\nF_12 ( & log -> V_113 ) ;\r\nF_77 ( log , V_57 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nif ( ! V_329 )\r\nreturn F_46 ( log , V_57 ) ;\r\nASSERT ( V_313 & V_226 ) ;\r\n* V_329 = V_57 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_74 (\r\nstruct V_1 * log ,\r\nstruct V_107 * V_297 ,\r\nstruct V_15 * V_55 ,\r\nT_6 * V_330 ,\r\nstruct V_56 * * V_329 ,\r\nT_4 V_313 )\r\n{\r\nstruct V_56 * V_57 = NULL ;\r\nstruct V_101 * V_303 ;\r\nstruct V_107 * V_298 ;\r\nint V_30 ;\r\nint V_331 ;\r\nint V_326 = 0 ;\r\nint V_327 = 0 ;\r\nint V_332 = 0 ;\r\nint V_270 = 0 ;\r\nint V_325 = 0 ;\r\nint error ;\r\n* V_330 = 0 ;\r\nV_30 = F_171 ( V_55 , V_297 ) ;\r\nif ( V_55 -> V_19 & V_60 )\r\nV_55 -> V_42 -= sizeof( V_274 ) ;\r\nif ( V_313 & ( V_226 | V_111 ) )\r\nV_55 -> V_42 -= sizeof( V_274 ) ;\r\nif ( V_55 -> V_42 < 0 )\r\nF_168 ( log -> V_149 , V_55 ) ;\r\nV_331 = 0 ;\r\nV_298 = V_297 ;\r\nV_303 = V_298 -> V_110 ;\r\nwhile ( V_298 && ( ! V_298 -> V_109 || V_331 < V_298 -> V_109 ) ) {\r\nvoid * V_333 ;\r\nint V_328 ;\r\nerror = F_176 ( log , V_30 , & V_57 , V_55 ,\r\n& V_332 , & V_328 ) ;\r\nif ( error )\r\nreturn error ;\r\nASSERT ( V_328 <= V_57 -> V_219 - 1 ) ;\r\nV_333 = V_57 -> V_222 + V_328 ;\r\nif ( ! * V_330 )\r\n* V_330 = F_156 ( V_57 -> V_209 . V_238 ) ;\r\nwhile ( V_298 && ( ! V_298 -> V_109 || V_331 < V_298 -> V_109 ) ) {\r\nstruct V_101 * V_102 ;\r\nstruct V_304 * V_305 ;\r\nint V_334 ;\r\nint V_318 ;\r\nint V_317 ;\r\nbool V_335 = false ;\r\nif ( V_298 -> V_301 == V_302 ) {\r\nASSERT ( V_298 -> V_109 == 0 ) ;\r\nV_335 = true ;\r\ngoto V_336;\r\n}\r\nV_102 = & V_303 [ V_331 ] ;\r\nASSERT ( V_102 -> V_104 % sizeof( V_337 ) == 0 ) ;\r\nASSERT ( ( unsigned long ) V_333 % sizeof( V_337 ) == 0 ) ;\r\nV_334 = F_172 ( V_333 , V_55 ) ;\r\nif ( V_334 ) {\r\nV_270 ++ ;\r\nF_177 ( & V_333 , & V_30 , & V_328 ,\r\nV_334 ) ;\r\n}\r\nV_305 = F_173 ( log , V_333 , V_55 , V_313 ) ;\r\nif ( ! V_305 )\r\nreturn - V_39 ;\r\nF_177 ( & V_333 , & V_30 , & V_328 ,\r\nsizeof( struct V_304 ) ) ;\r\nV_30 += F_174 ( V_55 , V_305 ,\r\nV_57 -> V_219 - V_328 ,\r\nV_102 -> V_104 ,\r\n& V_317 , & V_318 ,\r\n& V_326 ,\r\n& V_327 ) ;\r\nF_178 ( log , V_333 ) ;\r\nASSERT ( V_318 >= 0 ) ;\r\nif ( V_318 > 0 ) {\r\nmemcpy ( V_333 , V_102 -> V_103 + V_317 , V_318 ) ;\r\nF_177 ( & V_333 , & V_30 , & V_328 ,\r\nV_318 ) ;\r\n}\r\nV_318 += V_334 + sizeof( V_274 ) ;\r\nV_270 ++ ;\r\nV_325 += V_332 ? V_318 : 0 ;\r\nerror = F_175 ( log , V_57 , V_313 ,\r\n& V_270 , & V_325 ,\r\n& V_326 ,\r\n& V_327 ,\r\nV_328 ,\r\nV_329 ) ;\r\nif ( error )\r\nreturn error ;\r\nif ( V_326 )\r\nbreak;\r\nif ( ++ V_331 == V_298 -> V_109 ) {\r\nV_336:\r\nV_298 = V_298 -> V_300 ;\r\nV_331 = 0 ;\r\nif ( V_298 )\r\nV_303 = V_298 -> V_110 ;\r\n}\r\nif ( V_270 == 0 && V_335 == false ) {\r\nif ( ! V_298 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nASSERT ( V_30 == 0 ) ;\r\nF_166 ( log , V_57 , V_270 , V_325 ) ;\r\nif ( ! V_329 )\r\nreturn F_46 ( log , V_57 ) ;\r\nASSERT ( V_313 & V_226 ) ;\r\n* V_329 = V_57 ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_179 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_57 ;\r\nint V_338 = 0 ;\r\nV_57 = log -> V_94 ;\r\ndo {\r\nif ( V_57 -> V_64 == V_115 ) {\r\nV_57 -> V_64 = V_66 ;\r\nV_57 -> V_95 = 0 ;\r\nASSERT ( V_57 -> V_221 == NULL ) ;\r\nif ( ! V_338 &&\r\n( F_159 ( V_57 -> V_209 . V_272 ) ==\r\nV_339 ) ) {\r\nV_338 = 1 ;\r\n} else {\r\nV_338 = 2 ;\r\n}\r\nV_57 -> V_209 . V_272 = 0 ;\r\nmemset ( V_57 -> V_209 . V_239 , 0 ,\r\nsizeof( V_57 -> V_209 . V_239 ) ) ;\r\nV_57 -> V_209 . V_238 = 0 ;\r\n} else if ( V_57 -> V_64 == V_66 )\r\n;\r\nelse\r\nbreak;\r\nV_57 = V_57 -> V_96 ;\r\n} while ( V_57 != log -> V_94 );\r\nif ( V_338 ) {\r\nswitch ( log -> V_133 ) {\r\ncase V_136 :\r\ncase V_137 :\r\ncase V_138 :\r\nlog -> V_133 = V_137 ;\r\nbreak;\r\ncase V_134 :\r\nif ( V_338 == 1 )\r\nlog -> V_133 = V_138 ;\r\nelse\r\nlog -> V_133 = V_137 ;\r\nbreak;\r\ncase V_135 :\r\nif ( V_338 == 1 )\r\nlog -> V_133 = V_136 ;\r\nelse\r\nlog -> V_133 = V_137 ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\n}\r\n}\r\n}\r\nSTATIC T_6\r\nF_180 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_340 ;\r\nT_6 V_341 , V_59 ;\r\nV_340 = log -> V_94 ;\r\nV_341 = 0 ;\r\ndo {\r\nif ( ! ( V_340 -> V_64 & ( V_66 | V_115 ) ) ) {\r\nV_59 = F_156 ( V_340 -> V_209 . V_238 ) ;\r\nif ( ( V_59 && ! V_341 ) ||\r\n( F_137 ( V_59 , V_341 ) < 0 ) ) {\r\nV_341 = V_59 ;\r\n}\r\n}\r\nV_340 = V_340 -> V_96 ;\r\n} while ( V_340 != log -> V_94 );\r\nreturn V_341 ;\r\n}\r\nSTATIC void\r\nF_181 (\r\nstruct V_1 * log ,\r\nint V_154 ,\r\nstruct V_56 * V_342 )\r\n{\r\nT_11 * V_57 ;\r\nT_11 * V_92 ;\r\nT_7 * V_61 , * V_68 ;\r\nint V_343 = 0 ;\r\nT_6 V_341 ;\r\nint V_344 ;\r\nint V_345 ;\r\nint V_346 ;\r\nint V_347 ;\r\nint V_348 = 0 ;\r\nF_12 ( & log -> V_113 ) ;\r\nV_92 = V_57 = log -> V_94 ;\r\nV_344 = 0 ;\r\nV_346 = 0 ;\r\nV_347 = 0 ;\r\ndo {\r\nV_92 = log -> V_94 ;\r\nV_57 = log -> V_94 ;\r\nV_345 = 0 ;\r\nV_347 ++ ;\r\ndo {\r\nif ( V_57 -> V_64 &\r\n( V_66 | V_115 ) ) {\r\nV_57 = V_57 -> V_96 ;\r\ncontinue;\r\n}\r\nif ( ! ( V_57 -> V_64 & V_65 ) ) {\r\nif ( ! ( V_57 -> V_64 &\r\n( V_349 |\r\nV_350 ) ) ) {\r\nif ( V_342 && ( V_342 -> V_64 ==\r\nV_349 ) ) {\r\nV_342 -> V_64 = V_350 ;\r\n}\r\nbreak;\r\n}\r\nV_341 = F_180 ( log ) ;\r\nif ( V_341 &&\r\nF_137 ( V_341 ,\r\nF_156 ( V_57 -> V_209 . V_238 ) ) < 0 ) {\r\nV_57 = V_57 -> V_96 ;\r\ncontinue;\r\n}\r\nV_57 -> V_64 = V_351 ;\r\nASSERT ( F_137 ( F_2 ( & log -> V_143 ) ,\r\nF_156 ( V_57 -> V_209 . V_238 ) ) <= 0 ) ;\r\nif ( V_57 -> V_221 )\r\nF_99 ( & log -> V_143 ,\r\nF_156 ( V_57 -> V_209 . V_238 ) ) ;\r\n} else\r\nV_344 ++ ;\r\nF_15 ( & log -> V_113 ) ;\r\nF_12 ( & V_57 -> V_63 ) ;\r\nV_61 = V_57 -> V_221 ;\r\nwhile ( V_61 ) {\r\nV_57 -> V_69 = & ( V_57 -> V_221 ) ;\r\nV_57 -> V_221 = NULL ;\r\nF_15 ( & V_57 -> V_63 ) ;\r\nfor (; V_61 ; V_61 = V_68 ) {\r\nV_68 = V_61 -> V_68 ;\r\nV_61 -> V_352 ( V_61 -> V_353 , V_154 ) ;\r\n}\r\nF_12 ( & V_57 -> V_63 ) ;\r\nV_61 = V_57 -> V_221 ;\r\n}\r\nV_345 ++ ;\r\nV_346 ++ ;\r\nF_12 ( & log -> V_113 ) ;\r\nASSERT ( V_57 -> V_221 == NULL ) ;\r\nF_15 ( & V_57 -> V_63 ) ;\r\nif ( ! ( V_57 -> V_64 & V_65 ) )\r\nV_57 -> V_64 = V_115 ;\r\nF_179 ( log ) ;\r\nF_182 ( & V_57 -> V_116 ) ;\r\nV_57 = V_57 -> V_96 ;\r\n} while ( V_92 != V_57 );\r\nif ( V_347 > 5000 ) {\r\nV_343 += V_347 ;\r\nV_347 = 0 ;\r\nF_55 ( log -> V_149 ,\r\nL_54 ,\r\nV_112 , V_343 ) ;\r\n}\r\n} while ( ! V_344 && V_345 );\r\n#ifdef F_72\r\nif ( V_346 ) {\r\nV_92 = V_57 = log -> V_94 ;\r\ndo {\r\nASSERT ( V_57 -> V_64 != V_350 ) ;\r\nif ( V_57 -> V_64 == V_67 ||\r\nV_57 -> V_64 & V_354 ||\r\nV_57 -> V_64 == V_349 ||\r\nV_57 -> V_64 == V_65 )\r\nbreak;\r\nV_57 = V_57 -> V_96 ;\r\n} while ( V_92 != V_57 );\r\n}\r\n#endif\r\nif ( log -> V_94 -> V_64 & ( V_66 | V_65 ) )\r\nV_348 = 1 ;\r\nF_15 ( & log -> V_113 ) ;\r\nif ( V_348 )\r\nF_182 ( & log -> V_202 ) ;\r\n}\r\nSTATIC void\r\nF_108 (\r\nT_11 * V_57 ,\r\nint V_154 )\r\n{\r\nstruct V_1 * log = V_57 -> V_153 ;\r\nF_12 ( & log -> V_113 ) ;\r\nASSERT ( V_57 -> V_64 == V_354 ||\r\nV_57 -> V_64 == V_65 ) ;\r\nASSERT ( F_151 ( & V_57 -> V_114 ) == 0 ) ;\r\nASSERT ( V_57 -> V_261 == 1 || V_57 -> V_261 == 2 ) ;\r\nif ( V_57 -> V_64 != V_65 ) {\r\nif ( -- V_57 -> V_261 == 1 ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn;\r\n}\r\nV_57 -> V_64 = V_349 ;\r\n}\r\nF_182 ( & V_57 -> V_223 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nF_181 ( log , V_154 , V_57 ) ;\r\n}\r\nSTATIC int\r\nF_176 (\r\nstruct V_1 * log ,\r\nint V_30 ,\r\nstruct V_56 * * V_183 ,\r\nstruct V_15 * V_55 ,\r\nint * V_355 ,\r\nint * V_356 )\r\n{\r\nint V_328 ;\r\nT_15 * V_2 ;\r\nT_11 * V_57 ;\r\nint error ;\r\nV_357:\r\nF_12 ( & log -> V_113 ) ;\r\nif ( F_26 ( log ) ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn - V_39 ;\r\n}\r\nV_57 = log -> V_94 ;\r\nif ( V_57 -> V_64 != V_66 ) {\r\nF_27 ( log -> V_149 , V_358 ) ;\r\nF_78 ( & log -> V_202 , & log -> V_113 ) ;\r\ngoto V_357;\r\n}\r\nV_2 = & V_57 -> V_209 ;\r\nF_76 ( & V_57 -> V_114 ) ;\r\nV_328 = V_57 -> V_95 ;\r\nif ( V_328 == 0 ) {\r\nV_55 -> V_42 -= log -> V_171 ;\r\nF_24 ( V_55 ,\r\nlog -> V_171 ,\r\nV_359 ) ;\r\nV_2 -> V_360 = F_127 ( log -> V_191 ) ;\r\nV_2 -> V_238 = F_183 (\r\nF_136 ( log -> V_191 , log -> V_361 ) ) ;\r\nASSERT ( log -> V_361 >= 0 ) ;\r\n}\r\nif ( V_57 -> V_219 - V_57 -> V_95 < 2 * sizeof( V_274 ) ) {\r\nF_184 ( log , V_57 , V_57 -> V_219 ) ;\r\nif ( ! F_185 ( & V_57 -> V_114 , - 1 , 1 ) ) {\r\nF_15 ( & log -> V_113 ) ;\r\nerror = F_46 ( log , V_57 ) ;\r\nif ( error )\r\nreturn error ;\r\n} else {\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\ngoto V_357;\r\n}\r\nif ( V_30 <= V_57 -> V_219 - V_57 -> V_95 ) {\r\n* V_355 = 0 ;\r\nV_57 -> V_95 += V_30 ;\r\n} else {\r\n* V_355 = 1 ;\r\nF_184 ( log , V_57 , V_57 -> V_219 ) ;\r\n}\r\n* V_183 = V_57 ;\r\nASSERT ( V_57 -> V_95 <= V_57 -> V_219 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\n* V_356 = V_328 ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_41 (\r\nstruct V_1 * log ,\r\nstruct V_15 * V_55 )\r\n{\r\nF_186 ( log , V_55 ) ;\r\nif ( V_55 -> V_22 > 0 )\r\nV_55 -> V_22 -- ;\r\nF_1 ( log , & log -> V_54 . V_12 ,\r\nV_55 -> V_42 ) ;\r\nF_1 ( log , & log -> V_18 . V_12 ,\r\nV_55 -> V_42 ) ;\r\nV_55 -> V_42 = V_55 -> V_21 ;\r\nF_23 ( V_55 ) ;\r\nF_187 ( log , V_55 ) ;\r\nif ( V_55 -> V_22 > 0 )\r\nreturn;\r\nF_6 ( log , & log -> V_54 . V_12 ,\r\nV_55 -> V_21 ) ;\r\nF_188 ( log , V_55 ) ;\r\nV_55 -> V_42 = V_55 -> V_21 ;\r\nF_23 ( V_55 ) ;\r\n}\r\nSTATIC void\r\nF_39 (\r\nstruct V_1 * log ,\r\nstruct V_15 * V_55 )\r\n{\r\nint V_3 ;\r\nif ( V_55 -> V_22 > 0 )\r\nV_55 -> V_22 -- ;\r\nF_189 ( log , V_55 ) ;\r\nF_190 ( log , V_55 ) ;\r\nV_3 = V_55 -> V_42 ;\r\nif ( V_55 -> V_22 > 0 ) {\r\nASSERT ( V_55 -> V_19 & V_20 ) ;\r\nV_3 += V_55 -> V_21 * V_55 -> V_22 ;\r\n}\r\nF_1 ( log , & log -> V_54 . V_12 , V_3 ) ;\r\nF_1 ( log , & log -> V_18 . V_12 , V_3 ) ;\r\nF_191 ( log , V_55 ) ;\r\nF_89 ( log -> V_149 ) ;\r\n}\r\nSTATIC int\r\nF_46 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 )\r\n{\r\nint V_362 = 0 ;\r\nif ( V_57 -> V_64 & V_65 )\r\nreturn - V_39 ;\r\nASSERT ( F_151 ( & V_57 -> V_114 ) > 0 ) ;\r\nif ( ! F_192 ( & V_57 -> V_114 , & log -> V_113 ) )\r\nreturn 0 ;\r\nif ( V_57 -> V_64 & V_65 ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn - V_39 ;\r\n}\r\nASSERT ( V_57 -> V_64 == V_66 ||\r\nV_57 -> V_64 == V_67 ) ;\r\nif ( V_57 -> V_64 == V_67 ) {\r\nT_6 V_140 = F_100 ( log -> V_149 ) ;\r\nV_362 ++ ;\r\nV_57 -> V_64 = V_354 ;\r\nV_57 -> V_209 . V_363 = F_183 ( V_140 ) ;\r\nF_193 ( log , V_57 , V_140 ) ;\r\n}\r\nF_15 ( & log -> V_113 ) ;\r\nif ( V_362 )\r\nreturn F_150 ( log , V_57 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_184 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 ,\r\nint V_364 )\r\n{\r\nASSERT ( V_57 -> V_64 == V_66 ) ;\r\nif ( ! V_364 )\r\nV_364 = V_57 -> V_95 ;\r\nV_57 -> V_64 = V_67 ;\r\nV_57 -> V_209 . V_365 = F_127 ( log -> V_190 ) ;\r\nlog -> V_190 = log -> V_361 ;\r\nlog -> V_366 = log -> V_191 ;\r\nlog -> V_361 += F_123 ( V_364 ) + F_123 ( log -> V_171 ) ;\r\nif ( F_110 ( & log -> V_149 -> V_77 ) &&\r\nlog -> V_149 -> V_77 . V_257 > 1 ) {\r\nT_13 V_367 = F_123 ( log -> V_149 -> V_77 . V_257 ) ;\r\nlog -> V_361 = F_194 ( log -> V_361 , V_367 ) ;\r\n}\r\nif ( log -> V_361 >= log -> V_189 ) {\r\nlog -> V_361 -= log -> V_189 ;\r\nASSERT ( log -> V_361 >= 0 ) ;\r\nF_195 () ;\r\nlog -> V_191 ++ ;\r\nif ( log -> V_191 == V_211 )\r\nlog -> V_191 ++ ;\r\n}\r\nASSERT ( V_57 == log -> V_94 ) ;\r\nlog -> V_94 = V_57 -> V_96 ;\r\n}\r\nint\r\nF_73 (\r\nstruct V_36 * V_37 ,\r\nT_4 V_313 ,\r\nint * V_368 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_56 * V_57 ;\r\nT_6 V_59 ;\r\nF_27 ( V_37 , V_369 ) ;\r\nF_196 ( log ) ;\r\nF_12 ( & log -> V_113 ) ;\r\nV_57 = log -> V_94 ;\r\nif ( V_57 -> V_64 & V_65 ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn - V_39 ;\r\n}\r\nif ( V_57 -> V_64 == V_66 ||\r\nV_57 -> V_64 == V_115 ) {\r\nif ( V_57 -> V_64 == V_115 ||\r\n( F_151 ( & V_57 -> V_114 ) == 0\r\n&& V_57 -> V_95 == 0 ) ) {\r\nV_57 = V_57 -> V_204 ;\r\nif ( V_57 -> V_64 == V_66 ||\r\nV_57 -> V_64 == V_115 )\r\ngoto V_370;\r\nelse\r\ngoto V_371;\r\n} else {\r\nif ( F_151 ( & V_57 -> V_114 ) == 0 ) {\r\nF_76 ( & V_57 -> V_114 ) ;\r\nV_59 = F_156 ( V_57 -> V_209 . V_238 ) ;\r\nF_184 ( log , V_57 , 0 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nif ( F_46 ( log , V_57 ) )\r\nreturn - V_39 ;\r\nif ( V_368 )\r\n* V_368 = 1 ;\r\nF_12 ( & log -> V_113 ) ;\r\nif ( F_156 ( V_57 -> V_209 . V_238 ) == V_59 &&\r\nV_57 -> V_64 != V_115 )\r\ngoto V_371;\r\nelse\r\ngoto V_370;\r\n} else {\r\nF_184 ( log , V_57 , 0 ) ;\r\ngoto V_371;\r\n}\r\n}\r\n}\r\nV_371:\r\nif ( V_313 & V_93 ) {\r\nif ( V_57 -> V_64 & V_65 ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn - V_39 ;\r\n}\r\nF_27 ( V_37 , V_372 ) ;\r\nF_78 ( & V_57 -> V_116 , & log -> V_113 ) ;\r\nif ( V_57 -> V_64 & V_65 )\r\nreturn - V_39 ;\r\nif ( V_368 )\r\n* V_368 = 1 ;\r\n} else {\r\nV_370:\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_82 (\r\nT_8 * V_37 ,\r\nT_4 V_313 )\r\n{\r\nint error ;\r\nF_197 ( V_37 , 0 , V_373 ) ;\r\nerror = F_73 ( V_37 , V_313 , NULL ) ;\r\nif ( error )\r\nF_55 ( V_37 , L_55 , V_112 , error ) ;\r\n}\r\nint\r\nF_198 (\r\nstruct V_36 * V_37 ,\r\nT_6 V_59 ,\r\nT_4 V_313 ,\r\nint * V_368 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_56 * V_57 ;\r\nint V_374 = 0 ;\r\nASSERT ( V_59 != 0 ) ;\r\nF_27 ( V_37 , V_369 ) ;\r\nV_59 = F_199 ( log , V_59 ) ;\r\nif ( V_59 == V_375 )\r\nreturn 0 ;\r\nV_376:\r\nF_12 ( & log -> V_113 ) ;\r\nV_57 = log -> V_94 ;\r\nif ( V_57 -> V_64 & V_65 ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn - V_39 ;\r\n}\r\ndo {\r\nif ( F_156 ( V_57 -> V_209 . V_238 ) != V_59 ) {\r\nV_57 = V_57 -> V_96 ;\r\ncontinue;\r\n}\r\nif ( V_57 -> V_64 == V_115 ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_57 -> V_64 == V_66 ) {\r\nif ( ! V_374 &&\r\n( V_57 -> V_204 -> V_64 &\r\n( V_67 | V_354 ) ) ) {\r\nASSERT ( ! ( V_57 -> V_64 & V_65 ) ) ;\r\nF_27 ( V_37 , V_372 ) ;\r\nF_78 ( & V_57 -> V_204 -> V_223 ,\r\n& log -> V_113 ) ;\r\nif ( V_368 )\r\n* V_368 = 1 ;\r\nV_374 = 1 ;\r\ngoto V_376;\r\n}\r\nF_76 ( & V_57 -> V_114 ) ;\r\nF_184 ( log , V_57 , 0 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nif ( F_46 ( log , V_57 ) )\r\nreturn - V_39 ;\r\nif ( V_368 )\r\n* V_368 = 1 ;\r\nF_12 ( & log -> V_113 ) ;\r\n}\r\nif ( ( V_313 & V_93 ) &&\r\n! ( V_57 -> V_64 &\r\n( V_66 | V_115 ) ) ) {\r\nif ( V_57 -> V_64 & V_65 ) {\r\nF_15 ( & log -> V_113 ) ;\r\nreturn - V_39 ;\r\n}\r\nF_27 ( V_37 , V_372 ) ;\r\nF_78 ( & V_57 -> V_116 , & log -> V_113 ) ;\r\nif ( V_57 -> V_64 & V_65 )\r\nreturn - V_39 ;\r\nif ( V_368 )\r\n* V_368 = 1 ;\r\n} else {\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\nreturn 0 ;\r\n} while ( V_57 != log -> V_94 );\r\nF_15 ( & log -> V_113 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_200 (\r\nT_8 * V_37 ,\r\nT_6 V_59 ,\r\nT_4 V_313 )\r\n{\r\nint error ;\r\nF_197 ( V_37 , V_59 , V_373 ) ;\r\nerror = F_198 ( V_37 , V_59 , V_313 , NULL ) ;\r\nif ( error )\r\nF_55 ( V_37 , L_55 , V_112 , error ) ;\r\n}\r\nSTATIC void\r\nF_77 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 )\r\n{\r\nF_96 ( & log -> V_113 ) ;\r\nif ( V_57 -> V_64 == V_66 ) {\r\nF_184 ( log , V_57 , 0 ) ;\r\n} else {\r\nASSERT ( V_57 -> V_64 &\r\n( V_67 | V_65 ) ) ;\r\n}\r\n}\r\nvoid\r\nF_42 (\r\nT_3 * V_55 )\r\n{\r\nASSERT ( F_151 ( & V_55 -> V_377 ) > 0 ) ;\r\nif ( F_201 ( & V_55 -> V_377 ) )\r\nF_202 ( V_378 , V_55 ) ;\r\n}\r\nT_3 *\r\nF_203 (\r\nT_3 * V_55 )\r\n{\r\nASSERT ( F_151 ( & V_55 -> V_377 ) > 0 ) ;\r\nF_76 ( & V_55 -> V_377 ) ;\r\nreturn V_55 ;\r\n}\r\nint\r\nF_204 (\r\nstruct V_36 * V_37 ,\r\nint V_44 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_379 ;\r\nT_4 V_380 ;\r\nV_44 += sizeof( V_274 ) ;\r\nV_44 += sizeof( V_381 ) ;\r\nV_44 += sizeof( V_274 ) ;\r\nV_379 = log -> V_168 - log -> V_171 ;\r\nV_380 = F_205 ( V_44 , V_379 ) ;\r\nV_44 += sizeof( V_274 ) * V_380 ;\r\nwhile ( ! V_380 ||\r\nF_205 ( V_44 , V_379 ) > V_380 ) {\r\nV_44 += sizeof( V_274 ) ;\r\nV_380 ++ ;\r\n}\r\nV_44 += log -> V_171 * V_380 ;\r\nV_44 += log -> V_171 ;\r\nif ( F_110 ( & V_37 -> V_77 ) && V_37 -> V_77 . V_257 > 1 ) {\r\nV_44 += 2 * V_37 -> V_77 . V_257 ;\r\n} else {\r\nV_44 += 2 * V_175 ;\r\n}\r\nreturn V_44 ;\r\n}\r\nstruct V_15 *\r\nF_33 (\r\nstruct V_1 * log ,\r\nint V_44 ,\r\nint V_45 ,\r\nchar V_47 ,\r\nbool V_48 ,\r\nT_20 V_382 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_383 ;\r\nV_16 = F_206 ( V_378 , V_382 ) ;\r\nif ( ! V_16 )\r\nreturn NULL ;\r\nV_383 = F_204 ( log -> V_149 , V_44 ) ;\r\nF_128 ( & V_16 -> V_377 , 1 ) ;\r\nV_16 -> V_17 = V_384 ;\r\nF_9 ( & V_16 -> V_385 ) ;\r\nV_16 -> V_21 = V_383 ;\r\nV_16 -> V_42 = V_383 ;\r\nV_16 -> V_22 = V_45 ;\r\nV_16 -> V_386 = V_45 ;\r\nV_16 -> V_41 = F_160 () ;\r\nV_16 -> V_308 = V_47 ;\r\nV_16 -> V_19 = V_60 ;\r\nif ( V_48 )\r\nV_16 -> V_19 |= V_20 ;\r\nF_23 ( V_16 ) ;\r\nreturn V_16 ;\r\n}\r\nvoid\r\nF_178 (\r\nstruct V_1 * log ,\r\nvoid * V_333 )\r\n{\r\nint V_185 ;\r\nint V_387 = 0 ;\r\nfor ( V_185 = 0 ; V_185 < log -> V_165 ; V_185 ++ ) {\r\nif ( V_333 >= log -> V_208 [ V_185 ] &&\r\nV_333 <= log -> V_208 [ V_185 ] + log -> V_168 )\r\nV_387 ++ ;\r\n}\r\nif ( ! V_387 )\r\nF_207 ( log -> V_149 , L_56 , V_112 ) ;\r\n}\r\nSTATIC void\r\nF_31 (\r\nstruct V_1 * log )\r\n{\r\nint V_146 , V_388 ;\r\nint V_7 , V_8 ;\r\nF_101 ( & log -> V_18 . V_12 , & V_7 , & V_8 ) ;\r\nF_102 ( & log -> V_144 , & V_146 , & V_388 ) ;\r\nif ( V_146 != V_7 ) {\r\nif ( V_7 - 1 != V_146 &&\r\n! ( log -> V_25 & V_389 ) ) {\r\nF_170 ( log -> V_149 , V_296 ,\r\nL_57 , V_112 ) ;\r\nlog -> V_25 |= V_389 ;\r\n}\r\nif ( V_8 > F_103 ( V_388 ) &&\r\n! ( log -> V_25 & V_389 ) ) {\r\nF_170 ( log -> V_149 , V_296 ,\r\nL_58 , V_112 ) ;\r\nlog -> V_25 |= V_389 ;\r\n}\r\n}\r\n}\r\nSTATIC void\r\nF_193 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 ,\r\nT_6 V_140 )\r\n{\r\nint V_390 ;\r\nif ( F_208 ( V_140 ) == log -> V_366 ) {\r\nV_390 =\r\nlog -> V_189 - ( log -> V_190 - F_155 ( V_140 ) ) ;\r\nif ( V_390 < F_123 ( V_57 -> V_95 ) + F_123 ( log -> V_171 ) )\r\nF_207 ( log -> V_149 , L_59 , V_112 ) ;\r\n} else {\r\nASSERT ( F_208 ( V_140 ) + 1 == log -> V_366 ) ;\r\nif ( F_155 ( V_140 ) == log -> V_190 )\r\nF_207 ( log -> V_149 , L_60 , V_112 ) ;\r\nV_390 = F_155 ( V_140 ) - log -> V_190 ;\r\nif ( V_390 < F_123 ( V_57 -> V_95 ) + 1 )\r\nF_207 ( log -> V_149 , L_59 , V_112 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_162 (\r\nstruct V_1 * log ,\r\nstruct V_56 * V_57 ,\r\nint V_252 ,\r\nbool V_391 )\r\n{\r\nV_274 * V_392 ;\r\nT_11 * V_393 ;\r\nT_17 * V_240 ;\r\nvoid * V_394 , * V_333 , * V_395 ;\r\nT_21 V_396 ;\r\nT_5 V_397 ;\r\nint V_30 , V_185 , V_234 , V_235 , V_398 ;\r\nint V_399 ;\r\nF_12 ( & log -> V_113 ) ;\r\nV_393 = log -> V_94 ;\r\nfor ( V_185 = 0 ; V_185 < log -> V_165 ; V_185 ++ , V_393 = V_393 -> V_96 )\r\nASSERT ( V_393 ) ;\r\nif ( V_393 != log -> V_94 )\r\nF_207 ( log -> V_149 , L_61 , V_112 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nif ( V_57 -> V_209 . V_210 != F_127 ( V_211 ) )\r\nF_207 ( log -> V_149 , L_62 , V_112 ) ;\r\nV_394 = V_333 = & V_57 -> V_209 ;\r\nV_395 = & V_57 -> V_209 ;\r\nfor ( V_333 += V_175 ; V_333 < V_394 + V_252 ; V_333 += V_175 ) {\r\nif ( * ( T_16 * ) V_333 == F_127 ( V_211 ) )\r\nF_207 ( log -> V_149 , L_63 ,\r\nV_112 ) ;\r\n}\r\nV_30 = F_159 ( V_57 -> V_209 . V_272 ) ;\r\nV_394 = V_333 = V_57 -> V_222 ;\r\nV_392 = V_333 ;\r\nV_240 = V_57 -> V_206 ;\r\nfor ( V_185 = 0 ; V_185 < V_30 ; V_185 ++ ) {\r\nV_392 = V_333 ;\r\nV_395 = & V_392 -> V_307 ;\r\nV_396 = V_395 - V_394 ;\r\nif ( ! V_391 || ( V_396 & 0x1ff ) ) {\r\nV_397 = V_392 -> V_307 ;\r\n} else {\r\nV_399 = F_134 ( ( char * ) & V_392 -> V_307 - V_57 -> V_222 ) ;\r\nif ( V_399 >= ( V_170 / V_175 ) ) {\r\nV_234 = V_399 / ( V_170 / V_175 ) ;\r\nV_235 = V_399 % ( V_170 / V_175 ) ;\r\nV_397 = F_209 (\r\nV_240 [ V_234 ] . V_241 . V_242 [ V_235 ] ) ;\r\n} else {\r\nV_397 = F_209 (\r\nV_57 -> V_209 . V_239 [ V_399 ] ) ;\r\n}\r\n}\r\nif ( V_397 != V_49 && V_397 != V_50 )\r\nF_55 ( log -> V_149 ,\r\nL_64 ,\r\nV_112 , V_397 , V_392 ,\r\n( unsigned long ) V_396 ) ;\r\nV_395 = & V_392 -> V_309 ;\r\nV_396 = V_395 - V_394 ;\r\nif ( ! V_391 || ( V_396 & 0x1ff ) ) {\r\nV_398 = F_159 ( V_392 -> V_309 ) ;\r\n} else {\r\nV_399 = F_134 ( ( V_400 ) & V_392 -> V_309 -\r\n( V_400 ) V_57 -> V_222 ) ;\r\nif ( V_399 >= ( V_170 / V_175 ) ) {\r\nV_234 = V_399 / ( V_170 / V_175 ) ;\r\nV_235 = V_399 % ( V_170 / V_175 ) ;\r\nV_398 = F_159 ( V_240 [ V_234 ] . V_241 . V_242 [ V_235 ] ) ;\r\n} else {\r\nV_398 = F_159 ( V_57 -> V_209 . V_239 [ V_399 ] ) ;\r\n}\r\n}\r\nV_333 += sizeof( V_274 ) + V_398 ;\r\n}\r\n}\r\nSTATIC int\r\nF_210 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_57 , * V_401 ;\r\nV_57 = log -> V_94 ;\r\nif ( ! ( V_57 -> V_64 & V_65 ) ) {\r\nV_401 = V_57 ;\r\ndo {\r\nV_401 -> V_64 = V_65 ;\r\nV_401 = V_401 -> V_96 ;\r\n} while ( V_401 != V_57 );\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nint\r\nF_211 (\r\nstruct V_36 * V_37 ,\r\nint V_402 )\r\n{\r\nstruct V_1 * log ;\r\nint V_403 ;\r\nlog = V_37 -> V_38 ;\r\nif ( ! log ||\r\nlog -> V_25 & V_26 ) {\r\nV_37 -> V_75 |= V_404 ;\r\nif ( V_37 -> V_119 )\r\nV_37 -> V_119 -> V_160 |= V_405 ;\r\nreturn 0 ;\r\n}\r\nif ( V_402 && log -> V_94 -> V_64 & V_65 ) {\r\nASSERT ( F_26 ( log ) ) ;\r\nreturn 1 ;\r\n}\r\nif ( ! V_402 )\r\nF_73 ( V_37 , V_93 , NULL ) ;\r\nF_12 ( & log -> V_113 ) ;\r\nV_37 -> V_75 |= V_404 ;\r\nif ( V_37 -> V_119 )\r\nV_37 -> V_119 -> V_160 |= V_405 ;\r\nlog -> V_25 |= V_406 ;\r\nV_403 = F_210 ( log ) ;\r\nF_15 ( & log -> V_113 ) ;\r\nF_11 ( & log -> V_54 ) ;\r\nF_11 ( & log -> V_18 ) ;\r\nF_182 ( & log -> V_407 -> V_408 ) ;\r\nF_181 ( log , V_159 , NULL ) ;\r\n#ifdef F_212\r\n{\r\nT_11 * V_57 ;\r\nF_12 ( & log -> V_113 ) ;\r\nV_57 = log -> V_94 ;\r\ndo {\r\nASSERT ( V_57 -> V_221 == 0 ) ;\r\nV_57 = V_57 -> V_96 ;\r\n} while ( V_57 != log -> V_94 );\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\n#endif\r\nreturn V_403 ;\r\n}\r\nSTATIC int\r\nF_94 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_57 ;\r\nV_57 = log -> V_94 ;\r\ndo {\r\nif ( V_57 -> V_209 . V_272 )\r\nreturn 0 ;\r\nV_57 = V_57 -> V_96 ;\r\n} while ( V_57 != log -> V_94 );\r\nreturn 1 ;\r\n}\r\nbool\r\nF_213 (\r\nstruct V_36 * V_37 ,\r\nT_6 V_59 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nbool V_409 ;\r\nif ( V_37 -> V_75 & V_76 )\r\nreturn true ;\r\nif ( V_59 == V_375 )\r\nreturn true ;\r\nV_409 = F_214 ( V_37 -> V_38 , V_59 ) ;\r\nif ( ! V_409 ) {\r\nF_12 ( & log -> V_113 ) ;\r\nF_55 ( V_37 ,\r\nL_65\r\nL_66 ,\r\nF_208 ( V_59 ) , F_155 ( V_59 ) ,\r\nlog -> V_191 , log -> V_361 ) ;\r\nF_15 ( & log -> V_113 ) ;\r\n}\r\nreturn V_409 ;\r\n}
