<profile>

<section name = "Vivado HLS Report for 'xillybus_wrapper'" level="0">
<item name = "Date">Mon May 16 17:09:07 2016
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">coprocess</item>
<item name = "Solution">example</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.10, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_xillybus_wrapper_xilly_decprint_fu_172">xillybus_wrapper_xilly_decprint, ?, ?, ?, ?, none</column>
<column name="grp_xillybus_wrapper_xilly_puts_1_fu_183">xillybus_wrapper_xilly_puts_1, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 15, no</column>
<column name=" + Loop 1.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, 2, no</column>
<column name=" + Loop 2.1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 3">?, ?, ?, -, -, 1, no</column>
<column name=" + Loop 3.1">?, ?, 1, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 1, 0, 23</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 318, 424</column>
<column name="Memory">0, -, 50, 6</column>
<column name="Multiplexer">-, -, -, 51</column>
<column name="Register">-, -, 113, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_xillybus_wrapper_xilly_decprint_fu_172">xillybus_wrapper_xilly_decprint, 0, 0, 242, 351</column>
<column name="grp_xillybus_wrapper_xilly_puts_1_fu_183">xillybus_wrapper_xilly_puts_1, 0, 0, 76, 73</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p_str3_U">xillybus_wrapper_p_str3, 0, 7, 2, 16, 7, 1, 112</column>
<column name="p_str4_U">xillybus_wrapper_p_str4, 0, 7, 1, 3, 7, 1, 21</column>
<column name="p_str5_U">xillybus_wrapper_p_str5, 0, 16, 1, 4, 8, 1, 32</column>
<column name="p_str6_U">xillybus_wrapper_p_str6, 0, 16, 1, 4, 8, 1, 32</column>
<column name="p_str7_U">xillybus_wrapper_p_str7, 0, 4, 1, 2, 4, 1, 8</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_fu_320_p2">*, 1, 0, 0, 10, 11</column>
<column name="p_rec_i7_fu_275_p2">+, 0, 0, 2, 2, 1</column>
<column name="p_rec_i_fu_209_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp1_fu_303_p2">+, 0, 0, 9, 9, 9</column>
<column name="ap_sig_bdd_104">and, 0, 0, 1, 1, 1</column>
<column name="tmp_i2_fu_269_p2">icmp, 0, 0, 3, 2, 3</column>
<column name="tmp_i_fu_203_p2">icmp, 0, 0, 4, 4, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">18, 21, 1, 21</column>
<column name="debug_out">8, 6, 8, 48</column>
<column name="debug_out_ap_vld">1, 4, 1, 4</column>
<column name="grp_xillybus_wrapper_xilly_decprint_fu_172_val_r">8, 4, 8, 32</column>
<column name="grp_xillybus_wrapper_xilly_puts_1_fu_183_str_q0">8, 3, 8, 24</column>
<column name="p_0_rec_i1_reg_146">2, 2, 2, 4</column>
<column name="p_0_rec_i_reg_135">4, 2, 4, 8</column>
<column name="p_str5_ce0">1, 2, 1, 2</column>
<column name="p_str6_ce0">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="b_cast4_reg_393">8, 0, 9, 1</column>
<column name="b_reg_368">8, 0, 8, 0</column>
<column name="g_cast5_reg_388">8, 0, 9, 1</column>
<column name="g_reg_383">8, 0, 8, 0</column>
<column name="grp_xillybus_wrapper_xilly_decprint_fu_172_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xillybus_wrapper_xilly_puts_1_fu_183_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="p_0_rec_i1_reg_146">2, 0, 2, 0</column>
<column name="p_0_rec_i8_reg_157">1, 0, 1, 0</column>
<column name="p_0_rec_i_reg_135">4, 0, 4, 0</column>
<column name="p_rec_i7_reg_410">2, 0, 2, 0</column>
<column name="p_rec_i_reg_358">4, 0, 4, 0</column>
<column name="p_str3_load_cast_reg_363">7, 0, 8, 1</column>
<column name="p_str4_load_cast_reg_415">7, 0, 8, 1</column>
<column name="p_str7_load_cast_reg_428">4, 0, 8, 4</column>
<column name="r_cast6_reg_378">8, 0, 10, 2</column>
<column name="r_reg_373">8, 0, 8, 0</column>
<column name="tmp_i2_reg_406">1, 0, 1, 0</column>
<column name="tmp_i_reg_354">1, 0, 1, 0</column>
<column name="y_reg_433">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, xillybus_wrapper, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, xillybus_wrapper, return value</column>
<column name="in_r_dout">in, 32, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="out_r_din">out, 32, ap_fifo, out_r, pointer</column>
<column name="out_r_full_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_write">out, 1, ap_fifo, out_r, pointer</column>
<column name="debug_ready">in, 8, ap_none, debug_ready, pointer</column>
<column name="debug_out">out, 8, ap_vld, debug_out, pointer</column>
<column name="debug_out_ap_vld">out, 1, ap_vld, debug_out, pointer</column>
</table>
</item>
</section>
</profile>
