#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Aug  7 18:40:59 2024
# Process ID: 2041503
# Current directory: /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/event_queue_kernel/xsim_script.tcl}
# Log file: /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/xsim.log
# Journal file: /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/xsim.jou
# Running On: vlsipool-j12.eecs.umich.edu, OS: Linux, CPU Frequency: 3944.753 MHz, CPU Physical cores: 6, Host memory: 269799 MB
#-----------------------------------------------------------
source xsim.dir/event_queue_kernel/xsim_script.tcl
# xsim {event_queue_kernel} -autoloadwcfg -tclbatch {event_queue_kernel.tcl}
Time resolution is 1 ps
source event_queue_kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 200 [n/a] @ "113000"
// RTL Simulation : 1 / 200 [n/a] @ "143000"
// RTL Simulation : 2 / 200 [n/a] @ "168000"
// RTL Simulation : 3 / 200 [n/a] @ "203000"
// RTL Simulation : 4 / 200 [n/a] @ "238000"
// RTL Simulation : 5 / 200 [n/a] @ "308000"
// RTL Simulation : 6 / 200 [n/a] @ "333000"
// RTL Simulation : 7 / 200 [n/a] @ "418000"
// RTL Simulation : 8 / 200 [n/a] @ "453000"
// RTL Simulation : 9 / 200 [n/a] @ "508000"
// RTL Simulation : 10 / 200 [n/a] @ "563000"
// RTL Simulation : 11 / 200 [n/a] @ "618000"
// RTL Simulation : 12 / 200 [n/a] @ "673000"
// RTL Simulation : 13 / 200 [n/a] @ "708000"
// RTL Simulation : 14 / 200 [n/a] @ "778000"
// RTL Simulation : 15 / 200 [n/a] @ "803000"
// RTL Simulation : 16 / 200 [n/a] @ "858000"
// RTL Simulation : 17 / 200 [n/a] @ "913000"
// RTL Simulation : 18 / 200 [n/a] @ "968000"
// RTL Simulation : 19 / 200 [n/a] @ "1023000"
// RTL Simulation : 20 / 200 [n/a] @ "1078000"
// RTL Simulation : 21 / 200 [n/a] @ "1133000"
// RTL Simulation : 22 / 200 [n/a] @ "1188000"
// RTL Simulation : 23 / 200 [n/a] @ "1243000"
// RTL Simulation : 24 / 200 [n/a] @ "1298000"
// RTL Simulation : 25 / 200 [n/a] @ "1353000"
// RTL Simulation : 26 / 200 [n/a] @ "1408000"
// RTL Simulation : 27 / 200 [n/a] @ "1463000"
// RTL Simulation : 28 / 200 [n/a] @ "1518000"
// RTL Simulation : 29 / 200 [n/a] @ "1573000"
// RTL Simulation : 30 / 200 [n/a] @ "1628000"
// RTL Simulation : 31 / 200 [n/a] @ "1683000"
// RTL Simulation : 32 / 200 [n/a] @ "1738000"
// RTL Simulation : 33 / 200 [n/a] @ "1753000"
// RTL Simulation : 34 / 200 [n/a] @ "1778000"
// RTL Simulation : 35 / 200 [n/a] @ "1803000"
// RTL Simulation : 36 / 200 [n/a] @ "1828000"
// RTL Simulation : 37 / 200 [n/a] @ "1883000"
// RTL Simulation : 38 / 200 [n/a] @ "1918000"
// RTL Simulation : 39 / 200 [n/a] @ "1953000"
// RTL Simulation : 40 / 200 [n/a] @ "1988000"
// RTL Simulation : 41 / 200 [n/a] @ "2013000"
// RTL Simulation : 42 / 200 [n/a] @ "2048000"
// RTL Simulation : 43 / 200 [n/a] @ "2103000"
// RTL Simulation : 44 / 200 [n/a] @ "2138000"
// RTL Simulation : 45 / 200 [n/a] @ "2173000"
// RTL Simulation : 46 / 200 [n/a] @ "2228000"
// RTL Simulation : 47 / 200 [n/a] @ "2263000"
// RTL Simulation : 48 / 200 [n/a] @ "2348000"
// RTL Simulation : 49 / 200 [n/a] @ "2418000"
// RTL Simulation : 50 / 200 [n/a] @ "2473000"
// RTL Simulation : 51 / 200 [n/a] @ "2528000"
// RTL Simulation : 52 / 200 [n/a] @ "2583000"
// RTL Simulation : 53 / 200 [n/a] @ "2638000"
// RTL Simulation : 54 / 200 [n/a] @ "2693000"
// RTL Simulation : 55 / 200 [n/a] @ "2748000"
// RTL Simulation : 56 / 200 [n/a] @ "2803000"
// RTL Simulation : 57 / 200 [n/a] @ "2858000"
// RTL Simulation : 58 / 200 [n/a] @ "2913000"
// RTL Simulation : 59 / 200 [n/a] @ "2968000"
// RTL Simulation : 60 / 200 [n/a] @ "3023000"
// RTL Simulation : 61 / 200 [n/a] @ "3078000"
// RTL Simulation : 62 / 200 [n/a] @ "3133000"
// RTL Simulation : 63 / 200 [n/a] @ "3188000"
// RTL Simulation : 64 / 200 [n/a] @ "3243000"
// RTL Simulation : 65 / 200 [n/a] @ "3298000"
// RTL Simulation : 66 / 200 [n/a] @ "3313000"
// RTL Simulation : 67 / 200 [n/a] @ "3338000"
// RTL Simulation : 68 / 200 [n/a] @ "3393000"
// RTL Simulation : 69 / 200 [n/a] @ "3418000"
// RTL Simulation : 70 / 200 [n/a] @ "3473000"
// RTL Simulation : 71 / 200 [n/a] @ "3498000"
// RTL Simulation : 72 / 200 [n/a] @ "3533000"
// RTL Simulation : 73 / 200 [n/a] @ "3558000"
// RTL Simulation : 74 / 200 [n/a] @ "3613000"
// RTL Simulation : 75 / 200 [n/a] @ "3668000"
// RTL Simulation : 76 / 200 [n/a] @ "3723000"
// RTL Simulation : 77 / 200 [n/a] @ "3778000"
// RTL Simulation : 78 / 200 [n/a] @ "3848000"
// RTL Simulation : 79 / 200 [n/a] @ "3933000"
// RTL Simulation : 80 / 200 [n/a] @ "3988000"
// RTL Simulation : 81 / 200 [n/a] @ "4058000"
// RTL Simulation : 82 / 200 [n/a] @ "4093000"
// RTL Simulation : 83 / 200 [n/a] @ "4148000"
// RTL Simulation : 84 / 200 [n/a] @ "4203000"
// RTL Simulation : 85 / 200 [n/a] @ "4258000"
// RTL Simulation : 86 / 200 [n/a] @ "4313000"
// RTL Simulation : 87 / 200 [n/a] @ "4368000"
// RTL Simulation : 88 / 200 [n/a] @ "4423000"
// RTL Simulation : 89 / 200 [n/a] @ "4478000"
// RTL Simulation : 90 / 200 [n/a] @ "4533000"
// RTL Simulation : 91 / 200 [n/a] @ "4588000"
// RTL Simulation : 92 / 200 [n/a] @ "4643000"
// RTL Simulation : 93 / 200 [n/a] @ "4698000"
// RTL Simulation : 94 / 200 [n/a] @ "4753000"
// RTL Simulation : 95 / 200 [n/a] @ "4808000"
// RTL Simulation : 96 / 200 [n/a] @ "4863000"
// RTL Simulation : 97 / 200 [n/a] @ "4918000"
// RTL Simulation : 98 / 200 [n/a] @ "4973000"
// RTL Simulation : 99 / 200 [n/a] @ "5028000"
// RTL Simulation : 100 / 200 [n/a] @ "5083000"
// RTL Simulation : 101 / 200 [n/a] @ "5138000"
// RTL Simulation : 102 / 200 [n/a] @ "5193000"
// RTL Simulation : 103 / 200 [n/a] @ "5248000"
// RTL Simulation : 104 / 200 [n/a] @ "5303000"
// RTL Simulation : 105 / 200 [n/a] @ "5358000"
// RTL Simulation : 106 / 200 [n/a] @ "5413000"
// RTL Simulation : 107 / 200 [n/a] @ "5468000"
// RTL Simulation : 108 / 200 [n/a] @ "5523000"
// RTL Simulation : 109 / 200 [n/a] @ "5578000"
// RTL Simulation : 110 / 200 [n/a] @ "5633000"
// RTL Simulation : 111 / 200 [n/a] @ "5688000"
// RTL Simulation : 112 / 200 [n/a] @ "5743000"
// RTL Simulation : 113 / 200 [n/a] @ "5798000"
// RTL Simulation : 114 / 200 [n/a] @ "5853000"
// RTL Simulation : 115 / 200 [n/a] @ "5868000"
// RTL Simulation : 116 / 200 [n/a] @ "5893000"
// RTL Simulation : 117 / 200 [n/a] @ "5918000"
// RTL Simulation : 118 / 200 [n/a] @ "5943000"
// RTL Simulation : 119 / 200 [n/a] @ "5968000"
// RTL Simulation : 120 / 200 [n/a] @ "6023000"
// RTL Simulation : 121 / 200 [n/a] @ "6058000"
// RTL Simulation : 122 / 200 [n/a] @ "6128000"
// RTL Simulation : 123 / 200 [n/a] @ "6163000"
// RTL Simulation : 124 / 200 [n/a] @ "6248000"
// RTL Simulation : 125 / 200 [n/a] @ "6318000"
// RTL Simulation : 126 / 200 [n/a] @ "6373000"
// RTL Simulation : 127 / 200 [n/a] @ "6488000"
// RTL Simulation : 128 / 200 [n/a] @ "6543000"
// RTL Simulation : 129 / 200 [n/a] @ "6613000"
// RTL Simulation : 130 / 200 [n/a] @ "6648000"
// RTL Simulation : 131 / 200 [n/a] @ "6733000"
// RTL Simulation : 132 / 200 [n/a] @ "6788000"
// RTL Simulation : 133 / 200 [n/a] @ "6843000"
// RTL Simulation : 134 / 200 [n/a] @ "6898000"
// RTL Simulation : 135 / 200 [n/a] @ "6953000"
// RTL Simulation : 136 / 200 [n/a] @ "7008000"
// RTL Simulation : 137 / 200 [n/a] @ "7063000"
// RTL Simulation : 138 / 200 [n/a] @ "7118000"
// RTL Simulation : 139 / 200 [n/a] @ "7173000"
// RTL Simulation : 140 / 200 [n/a] @ "7228000"
// RTL Simulation : 141 / 200 [n/a] @ "7283000"
// RTL Simulation : 142 / 200 [n/a] @ "7338000"
// RTL Simulation : 143 / 200 [n/a] @ "7393000"
// RTL Simulation : 144 / 200 [n/a] @ "7448000"
// RTL Simulation : 145 / 200 [n/a] @ "7503000"
// RTL Simulation : 146 / 200 [n/a] @ "7558000"
// RTL Simulation : 147 / 200 [n/a] @ "7613000"
// RTL Simulation : 148 / 200 [n/a] @ "7668000"
// RTL Simulation : 149 / 200 [n/a] @ "7723000"
// RTL Simulation : 150 / 200 [n/a] @ "7778000"
// RTL Simulation : 151 / 200 [n/a] @ "7833000"
// RTL Simulation : 152 / 200 [n/a] @ "7888000"
// RTL Simulation : 153 / 200 [n/a] @ "7943000"
// RTL Simulation : 154 / 200 [n/a] @ "7998000"
// RTL Simulation : 155 / 200 [n/a] @ "8053000"
// RTL Simulation : 156 / 200 [n/a] @ "8108000"
// RTL Simulation : 157 / 200 [n/a] @ "8163000"
// RTL Simulation : 158 / 200 [n/a] @ "8218000"
// RTL Simulation : 159 / 200 [n/a] @ "8273000"
// RTL Simulation : 160 / 200 [n/a] @ "8328000"
// RTL Simulation : 161 / 200 [n/a] @ "8383000"
// RTL Simulation : 162 / 200 [n/a] @ "8438000"
// RTL Simulation : 163 / 200 [n/a] @ "8493000"
// RTL Simulation : 164 / 200 [n/a] @ "8548000"
// RTL Simulation : 165 / 200 [n/a] @ "8563000"
// RTL Simulation : 166 / 200 [n/a] @ "8588000"
// RTL Simulation : 167 / 200 [n/a] @ "8613000"
// RTL Simulation : 168 / 200 [n/a] @ "8638000"
// RTL Simulation : 169 / 200 [n/a] @ "8673000"
// RTL Simulation : 170 / 200 [n/a] @ "8708000"
// RTL Simulation : 171 / 200 [n/a] @ "8763000"
// RTL Simulation : 172 / 200 [n/a] @ "8788000"
// RTL Simulation : 173 / 200 [n/a] @ "8843000"
// RTL Simulation : 174 / 200 [n/a] @ "8878000"
// RTL Simulation : 175 / 200 [n/a] @ "8913000"
// RTL Simulation : 176 / 200 [n/a] @ "8983000"
// RTL Simulation : 177 / 200 [n/a] @ "9068000"
// RTL Simulation : 178 / 200 [n/a] @ "9103000"
// RTL Simulation : 179 / 200 [n/a] @ "9173000"
// RTL Simulation : 180 / 200 [n/a] @ "9208000"
// RTL Simulation : 181 / 200 [n/a] @ "9323000"
// RTL Simulation : 182 / 200 [n/a] @ "9378000"
// RTL Simulation : 183 / 200 [n/a] @ "9433000"
// RTL Simulation : 184 / 200 [n/a] @ "9488000"
// RTL Simulation : 185 / 200 [n/a] @ "9543000"
// RTL Simulation : 186 / 200 [n/a] @ "9598000"
// RTL Simulation : 187 / 200 [n/a] @ "9653000"
// RTL Simulation : 188 / 200 [n/a] @ "9708000"
// RTL Simulation : 189 / 200 [n/a] @ "9763000"
// RTL Simulation : 190 / 200 [n/a] @ "9893000"
// RTL Simulation : 191 / 200 [n/a] @ "9948000"
// RTL Simulation : 192 / 200 [n/a] @ "10003000"
// RTL Simulation : 193 / 200 [n/a] @ "10058000"
// RTL Simulation : 194 / 200 [n/a] @ "10113000"
// RTL Simulation : 195 / 200 [n/a] @ "10168000"
// RTL Simulation : 196 / 200 [n/a] @ "10223000"
// RTL Simulation : 197 / 200 [n/a] @ "10278000"
// RTL Simulation : 198 / 200 [n/a] @ "10333000"
// RTL Simulation : 199 / 200 [n/a] @ "10388000"
// RTL Simulation : 200 / 200 [n/a] @ "10403000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10432500 ps : File "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel.autotb.v" Line 628
## quit
INFO: [Common 17-206] Exiting xsim at Wed Aug  7 18:41:43 2024...
