#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b77cd9dbaf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b77cd9dbc80 .scope module, "uart_tb" "uart_tb" 3 164;
 .timescale 0 0;
v0x5b77cda1a290_0 .var "clk", 0 0;
v0x5b77cda1a3c0_0 .var "expected_data1", 7 0;
v0x5b77cda1a460_0 .var "expected_data2", 7 0;
v0x5b77cda1a500_0 .var "prev_data_ready", 0 0;
v0x5b77cda1a5c0_0 .var "reset", 0 0;
v0x5b77cda1a6f0_0 .var "rx", 0 0;
v0x5b77cda1a790_0 .net "tx", 0 0, v0x5b77cda197e0_0;  1 drivers
S_0x5b77cd98f490 .scope task, "send_uart_byte" "send_uart_byte" 3 190, 3 190 0, S_0x5b77cd9dbc80;
 .timescale 0 0;
v0x5b77cd9f79f0_0 .var "data", 7 0;
v0x5b77cd9f6400_0 .var/2s "i", 31 0;
TD_uart_tb.send_uart_byte ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b77cda1a6f0_0, 0, 1;
    %delay 104160, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b77cda1a6f0_0, 0, 1;
    %delay 104160, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b77cd9f6400_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5b77cd9f6400_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5b77cd9f79f0_0;
    %load/vec4 v0x5b77cd9f6400_0;
    %part/s 1;
    %store/vec4 v0x5b77cda1a6f0_0, 0, 1;
    %delay 104160, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b77cd9f6400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b77cd9f6400_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b77cda1a6f0_0, 0, 1;
    %delay 104160, 0;
    %end;
S_0x5b77cda176a0 .scope module, "uut" "uart_top" 3 179, 4 50 0, S_0x5b77cd9dbc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
L_0x5b77cd9f62a0 .functor BUFZ 8, v0x5b77cda18360_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b77cda199f0_0 .net "clk", 0 0, v0x5b77cda1a290_0;  1 drivers
v0x5b77cda19ab0_0 .net "data_in", 7 0, L_0x5b77cd9f62a0;  1 drivers
v0x5b77cda19b70_0 .net "data_out", 7 0, v0x5b77cda18360_0;  1 drivers
v0x5b77cda19c10_0 .net "data_ready", 0 0, v0x5b77cda18400_0;  1 drivers
v0x5b77cda19cb0_0 .net "reset", 0 0, v0x5b77cda1a5c0_0;  1 drivers
v0x5b77cda19d50_0 .net "rx", 0 0, v0x5b77cda1a6f0_0;  1 drivers
v0x5b77cda19df0_0 .var "start", 0 0;
v0x5b77cda19ec0_0 .net "tick", 0 0, v0x5b77cda17cf0_0;  1 drivers
v0x5b77cda19f60_0 .net "tx", 0 0, v0x5b77cda197e0_0;  alias, 1 drivers
v0x5b77cda1a0c0_0 .net "tx_busy", 0 0, v0x5b77cda18f40_0;  1 drivers
v0x5b77cda1a190_0 .net "tx_done", 0 0, v0x5b77cda191e0_0;  1 drivers
S_0x5b77cda178a0 .scope module, "baud_inst" "baud_gen" 4 80, 5 1 0, S_0x5b77cda176a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5b77cda17a80 .param/l "BAUD_DIV" 0 5 7, +C4<00000000000000000001010001011000>;
v0x5b77cd9f64d0_0 .net "clk", 0 0, v0x5b77cda1a290_0;  alias, 1 drivers
v0x5b77cd9f2940_0 .var "count", 12 0;
v0x5b77cda17c50_0 .net "reset", 0 0, v0x5b77cda1a5c0_0;  alias, 1 drivers
v0x5b77cda17cf0_0 .var "tick", 0 0;
E_0x5b77cd9e5e30 .event posedge, v0x5b77cda17c50_0, v0x5b77cd9f64d0_0;
S_0x5b77cda17e30 .scope module, "rx_inst" "uart_rx" 4 99, 6 1 0, S_0x5b77cda176a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "data_ready";
    .port_info 6 /OUTPUT 1 "busy";
enum0x5b77cd9c5d00 .enum4 (2)
   "IDLE" 2'b00,
   "RECEIVING" 2'b01,
   "CLEANUP" 2'b10
 ;
v0x5b77cda18100_0 .var "bit_count", 3 0;
v0x5b77cda18200_0 .var "busy", 0 0;
v0x5b77cda182c0_0 .net "clk", 0 0, v0x5b77cda1a290_0;  alias, 1 drivers
v0x5b77cda18360_0 .var "data_out", 7 0;
v0x5b77cda18400_0 .var "data_ready", 0 0;
v0x5b77cda18510_0 .var "next_state", 1 0;
v0x5b77cda185f0_0 .net "reset", 0 0, v0x5b77cda1a5c0_0;  alias, 1 drivers
v0x5b77cda18690_0 .net "rx", 0 0, v0x5b77cda1a6f0_0;  alias, 1 drivers
v0x5b77cda18730_0 .var "sample_count", 3 0;
v0x5b77cda18810_0 .var "shift_reg", 7 0;
v0x5b77cda188f0_0 .var "state", 1 0;
v0x5b77cda189d0_0 .net "tick", 0 0, v0x5b77cda17cf0_0;  alias, 1 drivers
E_0x5b77cd9e6360 .event posedge, v0x5b77cd9f64d0_0;
S_0x5b77cda18b60 .scope module, "tx_inst" "uart_tx" 4 87, 7 1 0, S_0x5b77cda176a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tick";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
enum0x5b77cd9b51e0 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "SHIFT" 2'b10,
   "CLEANUP" 2'b11
 ;
v0x5b77cda18e40_0 .var "bit_count", 3 0;
v0x5b77cda18f40_0 .var "busy", 0 0;
v0x5b77cda19000_0 .net "clk", 0 0, v0x5b77cda1a290_0;  alias, 1 drivers
v0x5b77cda19120_0 .net "data_in", 7 0, L_0x5b77cd9f62a0;  alias, 1 drivers
v0x5b77cda191e0_0 .var "done", 0 0;
v0x5b77cda192f0_0 .var "next_state", 1 0;
v0x5b77cda193d0_0 .net "reset", 0 0, v0x5b77cda1a5c0_0;  alias, 1 drivers
v0x5b77cda194c0_0 .var "shift_reg", 9 0;
v0x5b77cda195a0_0 .net "start", 0 0, v0x5b77cda19df0_0;  1 drivers
v0x5b77cda19660_0 .var "state", 1 0;
v0x5b77cda19740_0 .net "tick", 0 0, v0x5b77cda17cf0_0;  alias, 1 drivers
v0x5b77cda197e0_0 .var "tx", 0 0;
    .scope S_0x5b77cda178a0;
T_1 ;
    %wait E_0x5b77cd9e5e30;
    %load/vec4 v0x5b77cda17c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x5b77cd9f2940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda17cf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5b77cd9f2940_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x5b77cd9f2940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda17cf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5b77cd9f2940_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x5b77cd9f2940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda17cf0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b77cda18b60;
T_2 ;
    %wait E_0x5b77cd9e6360;
    %load/vec4 v0x5b77cda193d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda19660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda192f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda18f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda191e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda197e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5b77cda194c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b77cda18e40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b77cda192f0_0;
    %assign/vec4 v0x5b77cda19660_0, 0;
    %load/vec4 v0x5b77cda19740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5b77cda19660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda191e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda18f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda197e0_0, 0;
    %load/vec4 v0x5b77cda195a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5b77cda19120_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda194c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b77cda18e40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b77cda192f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda18f40_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda192f0_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x5b77cda194c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5b77cda197e0_0, 0;
    %load/vec4 v0x5b77cda194c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5b77cda194c0_0, 0;
    %load/vec4 v0x5b77cda18e40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b77cda18e40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5b77cda192f0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x5b77cda194c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5b77cda197e0_0, 0;
    %load/vec4 v0x5b77cda194c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5b77cda194c0_0, 0;
    %load/vec4 v0x5b77cda18e40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b77cda18e40_0, 0;
    %load/vec4 v0x5b77cda18e40_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5b77cda192f0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5b77cda192f0_0, 0;
T_2.12 ;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda191e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda18f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda197e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda192f0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b77cda17e30;
T_3 ;
    %wait E_0x5b77cd9e6360;
    %load/vec4 v0x5b77cda185f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda188f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda18510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b77cda18360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda18400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda18200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b77cda18100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b77cda18810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b77cda18510_0;
    %assign/vec4 v0x5b77cda188f0_0, 0;
    %load/vec4 v0x5b77cda189d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5b77cda188f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda18400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda18200_0, 0;
    %load/vec4 v0x5b77cda18690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda18200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b77cda18100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b77cda18730_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b77cda18510_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda18510_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5b77cda189d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x5b77cda18730_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b77cda18730_0, 0;
    %load/vec4 v0x5b77cda18730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x5b77cda18690_0;
    %load/vec4 v0x5b77cda18810_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b77cda18810_0, 0;
    %load/vec4 v0x5b77cda18100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b77cda18100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b77cda18730_0, 0;
    %load/vec4 v0x5b77cda18100_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5b77cda18510_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b77cda18510_0, 0;
T_3.15 ;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b77cda18510_0, 0;
T_3.13 ;
T_3.10 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5b77cda18810_0;
    %assign/vec4 v0x5b77cda18360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda18400_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b77cda18510_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b77cda176a0;
T_4 ;
    %wait E_0x5b77cd9e5e30;
    %load/vec4 v0x5b77cda19cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda19df0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5b77cda19c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x5b77cda1a0c0_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b77cda19df0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b77cda19df0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b77cd9dbc80;
T_5 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5b77cda1a3c0_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5b77cda1a460_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0x5b77cd9dbc80;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x5b77cda1a290_0;
    %inv;
    %store/vec4 v0x5b77cda1a290_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b77cd9dbc80;
T_7 ;
    %wait E_0x5b77cd9e6360;
    %load/vec4 v0x5b77cda19c10_0;
    %assign/vec4 v0x5b77cda1a500_0, 0;
    %load/vec4 v0x5b77cda19c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x5b77cda1a500_0;
    %nor/r;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call/w 3 209 "$display", "[Time %0t] Data received: %b", $time, v0x5b77cda19b70_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b77cd9dbc80;
T_8 ;
    %vpi_call/w 3 215 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call/w 3 216 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b77cd9dbc80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b77cda1a290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b77cda1a6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b77cda1a5c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b77cda1a5c0_0, 0, 1;
    %vpi_call/w 3 224 "$display", "Sending first byte: %b", v0x5b77cda1a3c0_0 {0 0 0};
    %load/vec4 v0x5b77cda1a3c0_0;
    %store/vec4 v0x5b77cd9f79f0_0, 0, 8;
    %fork TD_uart_tb.send_uart_byte, S_0x5b77cd98f490;
    %join;
    %delay 1500000, 0;
    %vpi_call/w 3 231 "$display", "Sending second byte: %b", v0x5b77cda1a460_0 {0 0 0};
    %load/vec4 v0x5b77cda1a460_0;
    %store/vec4 v0x5b77cd9f79f0_0, 0, 8;
    %fork TD_uart_tb.send_uart_byte, S_0x5b77cd98f490;
    %join;
    %delay 1500000, 0;
    %vpi_call/w 3 237 "$display", "\012\342\234\205 Simulation complete." {0 0 0};
    %vpi_call/w 3 238 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./sim/uart_tb.sv";
    "./src/uart_top.sv";
    "./src/baud_gen.sv";
    "./src/uart_rx.sv";
    "./src/uart_tx.sv";
