<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UP_DOWNCOUNTER_4BIT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="DEMLEN_XUONG_AUTO.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DEMLEN_XUONG_AUTO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DEMLEN_XUONG_AUTO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="DEMLEN_XUONG_AUTO.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DEMLEN_XUONG_AUTO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEMLEN_XUONG_AUTO.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DEMLEN_XUONG_AUTO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DEMLEN_XUONG_AUTO.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DEMLEN_XUONG_AUTO.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DEMLEN_XUONG_AUTO.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DEMLEN_XUONG_AUTO.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEMLEN_XUONG_AUTO.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DEMLEN_XUONG_AUTO.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEMLEN_XUONG_AUTO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DEMLEN_XUONG_AUTO.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DEMLEN_XUONG_AUTO.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DEMLEN_XUONG_AUTO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEMLEN_XUONG_AUTO_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DEMLEN_XUONG_AUTO_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEMLEN_XUONG_AUTO_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DEMLEN_XUONG_AUTO_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEMLEN_XUONG_AUTO_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEMLEN_XUONG_AUTO_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEMLEN_XUONG_AUTO_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEMLEN_XUONG_AUTO_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DEMLEN_XUONG_AUTO_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DEMLEN_XUONG_AUTO_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEMLEN_XUONG_AUTO_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UPDOWNCOUNTER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UPDOWNCOUNTER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UPDOWNCOUNTER.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1727095492" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1727095492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727095492" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-935046845665533556" xil_pn:start_ts="1727095492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727095492" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8589099117003961299" xil_pn:start_ts="1727095492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727095492" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1727095492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727095492" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5202198101298766026" xil_pn:start_ts="1727095492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727095492" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1727095492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727095492" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6073659204115017821" xil_pn:start_ts="1727095492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728746193" xil_pn:in_ck="-2303331655640215633" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3191902857795444112" xil_pn:start_ts="1728746189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.lso"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.ngc"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.ngr"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.prj"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.stx"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.syr"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.xst"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1727095852" xil_pn:in_ck="-8020818901013432557" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3744561228341091905" xil_pn:start_ts="1727095852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727095856" xil_pn:in_ck="8123457487841724406" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8065149647860790560" xil_pn:start_ts="1727095852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.bld"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.ngd"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1727095860" xil_pn:in_ck="-8834807922812929257" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1727095856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.pcf"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_map.map"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_map.mrp"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_map.ncd"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_map.ngm"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_map.xrpt"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_summary.xml"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1727095870" xil_pn:in_ck="9106969946751453776" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1727095860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.ncd"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.pad"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.par"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.ptwx"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.unroutes"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.xpi"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_pad.csv"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_pad.txt"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1727095872" xil_pn:in_ck="-616623672387926272" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1727095870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.bgn"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.bit"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.drc"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1727095873" xil_pn:in_ck="-616623672387939126" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1727095872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1727095870" xil_pn:in_ck="-2399806635254391277" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1727095867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.twr"/>
      <outfile xil_pn:name="DEMLEN_XUONG_AUTO.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
