xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl/verilog"incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl/verilog"incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl/verilog"incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl"
vio_core_0.vhd,vhdl,xil_defaultlib,../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/sim/vio_core_0.vhd,incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl/verilog"incdir="../../../../spi_slave_simple.srcs/sources_1/ip/vio_core_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
