Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../src/RISC_V.vhd:457: Real types with ranges are not supported and will be ignored. (ELAB-1002)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RISC_V'.
Information: Building the design 'INCREMENTER' instantiated from design 'RISC_V' with
	the parameters "STEP=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DELAY_CHAIN' instantiated from design 'RISC_V' with
	the parameters "Nbits=32,DelayUnits=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MUX_4to1' instantiated from design 'RISC_V' with
	the parameters "N=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'REG' instantiated from design 'RISC_V' with
	the parameters "N=32". (HDL-193)

Inferred memory devices in process
	in routine REG_N32 line 18 in file
		'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/common/REG.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     REG_OUT_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BPU'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MUX_2to1' instantiated from design 'RISC_V' with
	the parameters "N=32". (HDL-193)

Statistics for case statements in always block at line 18 in file
	'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/common/MUX_2to1.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'PIPE_IF_ID'. (HDL-193)

Inferred memory devices in process
	in routine PIPE_IF_ID line 30 in file
		'../../src/components/datapath/PIPE_IF_ID.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   PC_ADDR_IN_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   IF_WORD_IN_reg    | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|   IF_WORD_IN_reg    | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'REG_FILE' instantiated from design 'RISC_V' with
	the parameters "Nbit=32,Nrow=32". (HDL-193)
Warning:  ../../src/components/datapath/REG_FILE.vhd:13: Real types with ranges are not supported and will be ignored. (ELAB-1002)

Inferred memory devices in process
	in routine REG_FILE_Nbit32_Nrow32 line 33 in file
		'../../src/components/datapath/REG_FILE.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mem_content_reg   | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| REG_FILE_Nbit32_Nrow32/51 |   32   |   32    |      5       |
| REG_FILE_Nbit32_Nrow32/52 |   32   |   32    |      5       |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'JMP_ADD'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IMM_GEN'. (HDL-193)

Statistics for case statements in always block at line 74 in file
	'../../src/components/datapath/IMM_GEN.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 82 in file
	'../../src/components/datapath/IMM_GEN.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'BRANCH_COMP' instantiated from design 'RISC_V' with
	the parameters "word_size=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'HDU'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CU'. (HDL-193)
Warning:  ../../src/components/control/CU.vhd:147: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 65 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 73 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 80 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 87 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 90 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            90            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 93 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            93            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 103 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           103            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 113 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           113            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 122 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 131 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 134 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           134            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 137 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           137            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 140 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 147 in file
	'../../src/components/control/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'DELAY_CHAIN_1' instantiated from design 'RISC_V' with
	the parameters "DelayUnits=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PIPE_ID_EX'. (HDL-193)

Inferred memory devices in process
	in routine PIPE_ID_EX line 73 in file
		'../../src/components/datapath/PIPE_ID_EX.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FUNC3_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     WR_RFEN_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    WR_RFMUX_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   BRANCH_COMP_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     M_RD_EN_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      M_WR_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    EX_ALUSRC_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   EX_ALUCTRL_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    EX_ALUEN_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       LUI_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    AUIPC_INT_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       RS1_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       RS2_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       IMM_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RS1_ADDR_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RS2_ADDR_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     RD_ADDR_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'RISC_V' with
	the parameters "N=32". (HDL-193)

Statistics for case statements in always block at line 42 in file
	'../../src/components/datapath/ALU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 49 in file
	'../../src/components/datapath/ALU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ALU_CTRL'. (HDL-193)
Warning:  ../../src/components/control/ALU_CTRL.vhd:30: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)
Warning:  ../../src/components/control/ALU_CTRL.vhd:30: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 30 in file
	'../../src/components/control/ALU_CTRL.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'PIPE_EX_MEM'. (HDL-193)

Inferred memory devices in process
	in routine PIPE_EX_MEM line 32 in file
		'../../src/components/datapath/PIPE_EX_MEM.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OP_WB_MEM_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ALU_RES_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     RS2_VAL_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     RD_ADDR_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PIPE_MEM_WB'. (HDL-193)

Inferred memory devices in process
	in routine PIPE_MEM_WB line 30 in file
		'../../src/components/datapath/PIPE_MEM_WB.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      OP_WB_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RF_WRDIN_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     RD_ADDR_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CACHE_MEM' instantiated from design 'BPU' with
	the parameters "SetNum=2,SetEntries=256,TagSize=24,ContentSize=32,AddrBits=32,SetBits=0,EntriesBits=8". (HDL-193)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd:78: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd:78: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd:78: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd:201: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd:201: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd:201: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd:201: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8 line 78 in file
		'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/CACHE_MEM.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|    MEM_CONTENT_reg     | Flip-flop | 16384 |  Y  | N  | Y  | N  | N  | N  | N  |
|      MEM_TAG_reg       | Flip-flop | 12288 |  Y  | N  | Y  | N  | N  | N  | N  |
| refresh_cnt_wr_var_reg | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
|     MEM_VIRGIN_reg     | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Statistics for MUX_OPs
==================================================================================================================================
|                                       block name/line                                        | Inputs | Outputs | # sel inputs |
==================================================================================================================================
| CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8/163 |  256   |    4    |      8       |
| CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8/222 |  256   |   48    |      8       |
| CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8/222 |  256   |    2    |      8       |
| CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8/233 |  256   |   32    |      8       |
==================================================================================================================================
Presto compilation completed successfully.
Information: Building the design 'BHT' instantiated from design 'BPU' with
	the parameters "Size=256,Depth=6,AddrBits=8". (HDL-193)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/BHT.vhd:39: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/BHT.vhd:58: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Statistics for MUX_OPs
=====================================================================
|        block name/line          | Inputs | Outputs | # sel inputs |
=====================================================================
| BHT_Size256_Depth6_AddrBits8/63 |  256   |    6    |      8       |
=====================================================================
Presto compilation completed successfully.
Information: Building the design 'PHT' instantiated from design 'BPU' with
	the parameters "Size=64,AddrBits=6". (HDL-193)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/PHT.vhd:39: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/PHT.vhd:58: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| PHT_Size64_AddrBits6/63 |   64   |    1    |      6       |
=============================================================
Presto compilation completed successfully.
Information: Building the design 'BPU_CU'. (HDL-193)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/BPU_CU.vhd:22: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 19 in file
	'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/BPU_CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_2X1TO1X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DELAY_CHAIN' instantiated from design 'BPU' with
	the parameters "Nbits=6,DelayUnits=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DELAY_CHAIN_1' instantiated from design 'BPU' with
	the parameters "DelayUnits=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DELAY_CHAIN' instantiated from design 'BPU' with
	the parameters "Nbits=32,DelayUnits=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FF'. (HDL-193)

Inferred memory devices in process
	in routine FF line 16 in file
		'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/common/FF.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     FF_OUT_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'AGE_CNT' instantiated from design 'CACHE_MEM_SetNum2_SetEntries256_TagSize24_ContentSize32_AddrBits32_SetBits0_EntriesBits8' with
	the parameters "Nb=2,Module=4". (HDL-193)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/AGE_CNT.vhd:22: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine AGE_CNT_Nb2_Module4 line 22 in file
		'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/AGE_CNT.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_var_reg     | Flip-flop |   2   |  Y  | N  | Y  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SIPO_SHIFT_REG' instantiated from design 'BHT_Size256_Depth6_AddrBits8' with
	the parameters "Nbit=6". (HDL-193)

Inferred memory devices in process
	in routine SIPO_SHIFT_REG_Nbit6 line 20 in file
		'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/common/SIPO_SHIFT_REG.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     content_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SAT_CNT' instantiated from design 'PHT_Size64_AddrBits6' with
	the parameters "Nb=2,Module=4". (HDL-193)
Warning:  /home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/SAT_CNT.vhd:21: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine SAT_CNT_Nb2_Module4 line 21 in file
		'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/control/BPU/SAT_CNT.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cnt_var_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'REG' instantiated from design 'DELAY_CHAIN_Nbits6_DelayUnits1' with
	the parameters "N=6". (HDL-193)

Inferred memory devices in process
	in routine REG_N6 line 18 in file
		'/home/lp20.19/Desktop/Lab-ISA/Lab3/src/components/common/REG.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     REG_OUT_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
