# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
@(R)->*(R)	0.014    0.014/*         */*             grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]    1
@(R)->*(R)	0.014    0.014/*         */*             grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]    1
@(R)->*(R)	0.042    0.042/*         */*             grid_io_left_0__2_/logical_tile_io_mode_io__0/io_inpad[0]    1
@(R)->*(R)	0.042    0.042/*         */*             grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad[0]    1
@(R)->*(R)	0.060    0.060/*         */*             sb_1__0_/chany_top_out[7]    1
@(R)->*(R)	0.060    0.060/*         */*             sb_2__1_/chanx_left_out[7]    1
@(R)->*(R)	0.060    0.060/*         */*             sb_0__1_/chanx_right_out[9]    1
@(R)->clk[0](R)	6.942    6.134/*         0.058/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.954    6.142/*         0.046/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.943    6.142/*         0.057/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.943    6.144/*         0.057/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.953    6.145/*         0.047/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.954    6.150/*         0.046/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.945    6.150/*         0.055/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.893    6.151/*         0.107/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.945    6.152/*         0.055/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.945    6.154/*         0.055/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.945    6.157/*         0.055/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.895    6.159/*         0.105/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.945    6.160/*         0.055/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.160/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.160/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.161/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.945    6.161/*         0.055/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.895    6.161/*         0.105/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.946    6.162/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.162/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.166/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.166/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.168/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.954    6.168/*         0.046/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.172/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.954    6.174/*         0.046/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.955    6.175/*         0.045/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.175/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.176/*         0.054/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.898    6.180/*         0.102/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.898    6.181/*         0.102/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.945    6.182/*         0.055/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.945    6.184/*         0.055/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.899    6.184/*         0.101/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.954    6.188/*         0.046/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.190/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.190/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.193/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.194/*         0.100/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.954    6.194/*         0.046/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.195/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.195/*         0.054/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.196/*         0.100/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.955    6.196/*         0.045/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.196/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.196/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.196/*         0.100/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.199/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.945    6.200/*         0.055/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.901    6.201/*         0.099/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.899    6.201/*         0.101/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.901    6.201/*         0.099/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.901    6.202/*         0.099/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.203/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.955    6.203/*         0.045/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.204/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.901    6.204/*         0.099/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.902    6.204/*         0.098/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.205/*         0.044/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.206/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.901    6.207/*         0.099/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.901    6.208/*         0.099/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.901    6.209/*         0.099/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.899    6.210/*         0.101/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.211/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.902    6.212/*         0.098/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.902    6.212/*         0.098/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.214/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.216/*         0.100/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.901    6.218/*         0.099/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.946    6.218/*         0.054/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.218/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.944    6.221/*         0.056/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.223/*         0.100/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.228/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.230/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.956    6.230/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.231/*         0.100/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.899    6.233/*         0.101/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.233/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.901    6.235/*         0.099/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.956    6.237/*         0.044/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.239/*         0.100/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.899    6.241/*         0.101/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.943    6.243/*         0.057/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.944    6.247/*         0.056/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.955    6.248/*         0.045/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.957    6.251/*         0.043/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.899    6.253/*         0.101/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.901    6.256/*         0.099/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.955    6.257/*         0.045/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.899    6.261/*         0.101/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.952    6.280/*         0.048/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.899    6.287/*         0.101/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.944    6.293/*         0.056/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.952    6.304/*         0.048/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.950    6.309/*         0.050/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.900    6.311/*         0.100/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.951    6.316/*         0.049/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.944    6.318/*         0.056/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.901    6.323/*         0.099/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.902    6.326/*         0.098/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.945    6.331/*         0.055/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.945    6.331/*         0.055/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.345/*         0.054/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.947    6.346/*         0.053/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.951    6.355/*         0.049/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.902    6.367/*         0.098/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.950    6.369/*         0.050/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.950    6.371/*         0.050/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.949    6.374/*         0.051/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.946    6.376/*         0.054/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.899    6.380/*         0.101/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.903    6.384/*         0.097/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.900    6.387/*         0.100/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.947    6.390/*         0.053/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.947    6.403/*         0.053/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.949    6.414/*         0.051/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.903    6.423/*         0.097/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.904    6.430/*         0.096/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.948    6.432/*         0.052/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.949    6.441/*         0.051/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/SET_B    1
@(R)->clk[0](R)	6.903    6.455/*         0.097/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.902    6.475/*         0.098/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.903    6.476/*         0.097/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.904    6.489/*         0.096/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.905    6.492/*         0.095/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.905    6.493/*         0.095/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.906    6.500/*         0.094/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.906    6.500/*         0.094/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.905    6.502/*         0.095/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.508/*         0.093/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.903    6.508/*         0.097/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.905    6.511/*         0.095/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.511/*         0.092/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.511/*         0.093/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.514/*         0.092/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.906    6.514/*         0.094/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.516/*         0.093/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.909    6.516/*         0.091/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.517/*         0.093/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.909    6.517/*         0.091/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.518/*         0.092/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.520/*         0.092/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.527/*         0.092/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.905    6.532/*         0.095/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.550/*         0.093/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.909    6.551/*         0.091/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.909    6.552/*         0.091/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.566/*         0.093/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.909    6.580/*         0.091/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.590/*         0.092/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.592/*         0.093/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.593/*         0.093/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.907    6.594/*         0.093/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.906    6.596/*         0.094/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.600/*         0.092/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.614/*         0.092/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.908    6.628/*         0.092/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->clk[0](R)	6.909    6.633/*         0.091/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.868    6.795/*         0.132/*         sb_0__0_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.869    6.798/*         0.131/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.874    6.817/*         0.126/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.874    6.818/*         0.126/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.874    6.818/*         0.126/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.875    6.819/*         0.125/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.875    6.820/*         0.125/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.875    6.821/*         0.125/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.875    6.822/*         0.125/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.823/*         0.124/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.824/*         0.124/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.825/*         0.124/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.825/*         0.124/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.826/*         0.124/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.826/*         0.124/*         grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.826/*         0.124/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.826/*         0.124/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.826/*         0.124/*         grid_io_top_2__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.826/*         0.124/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.826/*         0.124/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.876    6.827/*         0.124/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.827/*         0.123/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.827/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.827/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.827/*         0.123/*         cby_0__2_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         cbx_1__0_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         sb_0__0_/mem_top_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.828/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         sb_2__2_/mem_left_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         sb_1__0_/mem_top_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         sb_2__1_/mem_left_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.829/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         sb_1__2_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         cbx_1__0_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_io_right_3__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         cby_1__1_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         cby_1__2_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         cbx_1__2_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         sb_2__2_/mem_left_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         cbx_1__0_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.830/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.830/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.877    6.831/*         0.123/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         sb_2__1_/mem_left_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         cby_0__2_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         cby_0__1_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         sb_2__1_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         sb_0__1_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.831/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         cbx_2__0_/mem_top_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         cby_0__2_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         cbx_2__1_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         sb_2__1_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         sb_1__0_/mem_top_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         sb_0__1_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         cbx_1__2_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         cby_1__2_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         cby_1__1_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         sb_0__1_/mem_top_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         cbx_1__0_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.832/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_0__0_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cby_1__1_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cby_1__1_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cbx_2__1_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_io_right_3__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_1__1_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_2__0_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_2__0_/mem_top_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cbx_1__0_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_2__0_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cbx_2__0_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cby_0__1_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_0__1_/mem_right_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cbx_2__1_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_1__0_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         sb_1__0_/mem_right_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cby_1__1_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         cbx_1__2_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.833/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_2__2_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cbx_2__1_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_0__1_/mem_top_track_16/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_0__0_/mem_top_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cby_0__1_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_0__1_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cbx_2__0_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_0__1_/mem_bottom_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cbx_1__0_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_2__2_/mem_left_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cby_1__1_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_0__2_/mem_bottom_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cby_0__2_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_0__1_/mem_right_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cbx_1__2_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cbx_2__0_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_2__2_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         cbx_2__1_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_2__0_/mem_top_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         sb_0__2_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cby_2__2_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cby_1__1_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         sb_1__0_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         sb_1__1_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         cby_2__2_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cbx_2__0_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         cbx_1__2_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         cby_1__1_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         sb_1__0_/mem_right_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         cbx_1__0_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.834/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         cby_2__1_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.834/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.835/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.835/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.835/*         0.122/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.835/*         0.122/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.878    6.835/*         0.122/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_2__1_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_2__1_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__2_/mem_right_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_2__2_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_2__1_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_2__2_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_2__2_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_1__2_/mem_bottom_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_1__2_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__1_/mem_top_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__0_/mem_top_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_1__2_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__1_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__1_/mem_right_track_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_2__2_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_1__2_/mem_bottom_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_1__0_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_1__2_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_0__1_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_1__1_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_1__0_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__0_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_0__1_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_0__1_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_1__0_/mem_top_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_1__1_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__0_/mem_top_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__1_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_1__2_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_0__0_/mem_top_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_1__2_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cbx_1__2_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         sb_1__1_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_0__1_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_0__1_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.835/*         0.121/*         cby_1__1_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_0__0_/mem_top_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__2_/mem_bottom_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__1_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__1_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__2_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__1_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__0_/mem_left_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_2__2_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_1__0_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__1_/mem_bottom_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__0_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_0__1_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__1_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_0__1_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__1_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__2_/mem_bottom_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_1__0_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_0__1_/mem_right_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_0__2_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__2_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__1_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__1_/mem_top_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__1_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_0__2_/mem_bottom_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__0_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__2_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_1__0_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__1_/mem_top_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__2_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__2_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__1_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_0__1_/mem_right_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__0_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__1_/mem_left_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__0_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__2_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_0__2_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_1__1_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__2_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__2_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_0__2_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_1__0_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_0__2_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__0_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__1_/mem_bottom_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__1_/mem_left_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__2_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__2_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__0_/mem_left_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__0_/mem_right_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_1__2_/mem_bottom_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cbx_2__2_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_2__0_/mem_top_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         sb_1__0_/mem_top_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         cby_1__1_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.836/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_0__2_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__2_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__2_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__0_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__1_/mem_left_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__0_/mem_right_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__0_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__2_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_2__2_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__1_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__0_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__1_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_2__2_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__2_/mem_right_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_2__2_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__2_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__2_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__1_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__1_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__0_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_0__1_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_2__1_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_2__1_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__1_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__2_/mem_bottom_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__1_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__1_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__1_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__1_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__1_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__1_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__0_/mem_top_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__1_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_0__1_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__0_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_0__1_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__2_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__2_/mem_bottom_track_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__0_/mem_right_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__1_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__2_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__0_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__1_/mem_bottom_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__0_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_2__2_/mem_bottom_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_1__2_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_2__2_/mem_left_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__1_/mem_right_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_2__2_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__0_/mem_left_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_2__2_/mem_left_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_2__2_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_2__1_/mem_bottom_track_17/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__2_/mem_right_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_0__2_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cbx_1__0_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__2_/mem_bottom_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__0_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         sb_1__1_/mem_right_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         cby_0__1_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.837/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__2_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_0__1_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__0_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__2_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__2_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__1_/mem_right_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__1_/mem_right_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__2_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__2_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__1_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__2_/mem_right_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__0_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__1_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__0_/mem_left_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__1_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__2_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__2_/mem_left_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__0_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__2_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__2_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__0_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_0__1_/mem_right_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__0_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_0__2_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_0__2_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__1_/mem_bottom_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__1_/mem_left_track_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__2_/mem_bottom_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__0_/mem_top_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__0_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__1_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__2_/mem_right_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__1_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__1_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__1_/mem_right_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__1_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__0_/mem_top_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_0__2_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__1_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__2_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_io_right_3__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__0_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__1_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__2_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__1_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_io_top_2__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__2_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__2_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__1_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__2_/mem_bottom_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__2_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__0_/mem_top_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__0_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__1_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_0__1_/mem_bottom_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__0_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_2__1_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_2__2_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__1_/mem_left_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__1_/mem_bottom_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_1__2_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         sb_1__1_/mem_right_track_16/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__2_/mem_bottom_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__0_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__2_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__1_/mem_left_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_2__1_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__1_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__1_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__1_/mem_bottom_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__2_/mem_bottom_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_1__2_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__0_/mem_top_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__0_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__2_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_2__2_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_2__1_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         sb_2__1_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_io_right_3__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cbx_1__0_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_0__2_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_2__1_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.879    6.838/*         0.121/*         cby_1__1_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_io_top_2__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         sb_0__0_/mem_right_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         sb_0__1_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         sb_0__2_/mem_right_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_1__0_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_2__2_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cby_0__1_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_2__0_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_2__0_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_1__1_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cby_2__1_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cby_2__2_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cby_0__2_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cby_1__2_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cby_1__1_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         sb_2__0_/mem_left_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         cbx_2__2_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.838/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__2_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__2_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__1_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__2_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__2_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__0_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__0_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__1_/mem_right_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__2_/mem_right_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__2_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__1_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__2_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__2_/mem_right_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__2_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__1_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__1_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__2_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_2__2_/mem_left_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__2_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_left_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__1_/mem_top_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__1_/mem_right_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_top_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__2_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__1_/mem_left_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__0_/mem_right_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__1_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__2_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__1_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__2_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__1_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__2_/mem_bottom_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__2_/mem_right_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_2__2_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__1_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__1_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_2__2_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__2_/mem_bottom_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__0_/mem_top_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__0_/mem_top_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__1_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__1_/mem_right_track_12/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__2_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__2_/mem_left_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__2_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__2_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__1_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_io_top_1__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__1_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__2_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__1_/mem_right_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__1_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_top_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_2__1_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__0_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__2_/mem_bottom_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__2_/mem_bottom_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__2_/mem_bottom_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_top_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__1_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__1_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__1_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__2_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_2__1_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__2_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__1_/mem_right_track_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__2_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__2_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__1_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__2_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__1_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__1_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_left_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__0_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__1_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_top_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_2__0_/mem_left_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_2__2_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__2_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_1__1_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__0_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         sb_0__2_/mem_right_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__0_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_io_right_3__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_2__2_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cbx_1__1_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_1__2_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         cby_0__2_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.839/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__2_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__2_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__0_/mem_right_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_bottom_track_9/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__2_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__2_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__1_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__2_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__2_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__2_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__1_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__0_/mem_top_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__0_/mem_top_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__0_/mem_right_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__1_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__2_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__2_/mem_left_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__0_/mem_left_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__2_/mem_right_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__0_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__0_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__0_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__1_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__2_/mem_bottom_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__0_/mem_left_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__0_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__1_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__1_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__2_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__1_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__1_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__0_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__0_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_0__2_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__0_/mem_top_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__2_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_io_top_1__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__1_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_0__2_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_io_top_1__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__1_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__2_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__1_/mem_right_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__0_/mem_right_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__1_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__0_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__2_/mem_left_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__0_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__1_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__1_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__2_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__1_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__1_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__2_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__2_/mem_left_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__1_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__1_/mem_bottom_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__1_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__2_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__1_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__1_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_right_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__1_/mem_left_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__2_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__0_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__1_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_bottom_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__1_/mem_left_track_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__0_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__2_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__2_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__2_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__2_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__1_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__1_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__0_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__1_/mem_right_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__1_/mem_right_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__0_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__2_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_0__1_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__1_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__1_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__0_/mem_right_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_bottom_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_0__1_/mem_right_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__2_/mem_bottom_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__1_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__1_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_0__1_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_1__1_/mem_top_track_16/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__0_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_0__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__2_/mem_bottom_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__2_/mem_bottom_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_1__0_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__1_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         sb_2__1_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cbx_2__2_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__2_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_2__2_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_1__2_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         cby_0__2_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.840/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__2_/mem_left_track_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__2_/mem_bottom_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__1_/mem_left_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__1_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__1_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__1_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__2_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__1_/mem_top_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_bottom_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__2_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__1_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__0_/mem_top_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__2_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__0_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__1_/mem_left_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__0_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__2_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__0_/mem_bottom_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_bottom_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__2_/mem_right_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_right_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_left_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__0_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__1_/mem_bottom_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__1_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__0_/mem_top_ipin_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__0_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__1_/mem_left_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__1_/mem_left_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__1_/mem_left_track_17/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__1_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__1_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__1_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__2_/mem_bottom_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__1_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__2_/mem_bottom_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_io_right_3__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_io_right_3__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_top_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__2_/mem_left_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__2_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__1_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_right_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_right_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__1_/mem_left_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__0_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_bottom_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__1_/mem_bottom_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__1_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__2_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__0_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_top_track_10/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__1_/mem_left_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_bottom_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_bottom_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__0_/mem_bottom_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__0_/mem_left_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__0_/mem_left_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__1_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__0_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__2_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__2_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__1_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__1_/mem_right_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__1_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__0_/mem_top_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__0_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__0_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_top_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__1_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__1_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_2__2_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__0_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__2_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__1_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_left_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_right_track_12/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_bottom_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_left_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__1_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__1_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__1_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__2_/mem_bottom_track_11/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__2_/mem_bottom_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__1_/mem_top_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__0_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__2_/mem_right_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__2_/mem_bottom_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__0_/mem_top_track_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__1_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__0_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_1__0_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_bottom_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_0__1_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__0_/mem_top_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__1_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__2_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__2_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cby_1__1_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_0__0_/mem_right_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__0_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         sb_2__0_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_2__2_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.841/*         0.120/*         cbx_1__1_/mem_top_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__2_/mem_right_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__1_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_left_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__0_/mem_top_track_14/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__0_/mem_top_track_14/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__1_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__1_/mem_right_track_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__2_/mem_left_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__2_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__1_/mem_bottom_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_right_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__1_/mem_top_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__2_/mem_bottom_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__2_/mem_bottom_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__1_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__1_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__1_/mem_left_track_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__2_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__1_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__0_/mem_right_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_top_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__2_/mem_left_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__1_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_right_3__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__2_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__2_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__1_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__1_/mem_left_track_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__0_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_right_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__1_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__2_/mem_bottom_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__0_/mem_right_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__2_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__2_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__2_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__2_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__0_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__0_/mem_left_track_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__1_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__1_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__1_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__2_/mem_left_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__0_/mem_top_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_bottom_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__2_/mem_bottom_track_15/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__1_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__1_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__1_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_top_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__0_/mem_right_track_10/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__2_/mem_bottom_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_bottom_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__1_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_left_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__1_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__0_/mem_top_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_bottom_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__1_/mem_top_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__2_/mem_top_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__2_/mem_bottom_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_left_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_bottom_track_13/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__0_/mem_top_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_left_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__1_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_right_3__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__2_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__2_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__0_/mem_top_track_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__1_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_io_right_3__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_right_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__0_/mem_top_track_18/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__1_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_right_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_bottom_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__2_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__1_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__1_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__1_/mem_top_track_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__1_/mem_top_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__1_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__0_/mem_top_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_top_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__0_/mem_top_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__2_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_bottom_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__0_/mem_left_track_13/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         cbx_2__0_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         cby_2__2_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__0_/mem_top_track_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__2_/mem_bottom_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__2_/mem_bottom_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_1__0_/mem_right_track_16/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__1_/mem_bottom_track_9/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_0__2_/mem_right_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         sb_2__2_/mem_left_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__0_/mem_bottom_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__1_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_left_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_right_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__0_/mem_bottom_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_1__1_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cbx_2__1_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__1_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_2__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_0__2_/mem_right_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         cby_1__1_/mem_left_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.880    6.842/*         0.120/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         sb_2__0_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         cby_2__2_/mem_right_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         cby_2__2_/mem_left_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.842/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__2_/mem_bottom_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_right_3__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__0_/mem_left_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__2_/mem_bottom_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__0_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__1_/mem_top_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__2_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__2_/mem_bottom_track_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__2_/mem_bottom_track_15/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__0_/mem_top_track_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__0_/mem_top_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__2_/mem_bottom_track_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__2_/mem_bottom_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__1_/mem_left_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__0_/mem_top_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__2_/mem_top_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__0_/mem_top_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_right_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_right_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_right_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_bottom_2__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__0_/mem_top_track_18/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_right_track_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_left_track_17/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_right_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_right_ipin_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__2_/mem_bottom_track_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__0_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__2_/mem_right_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__0_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__1_/mem_top_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__1_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__1_/mem_bottom_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_20_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__0_/mem_top_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__1_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__0_/mem_right_track_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__1_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__2_/mem_left_track_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__0_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_left_track_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_bottom_track_19/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_bottom_track_19/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__1_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__1_/mem_top_track_16/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__2_/mem_top_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__2_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__2_/mem_right_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__2_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_left_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__1_/mem_bottom_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_34_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__0_/mem_left_track_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__2_/mem_right_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__2_/mem_right_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_right_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__1_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_43_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_left_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_left_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_left_ipin_2/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_8/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_41_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_right_ipin_4/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__0_/mem_bottom_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__0_/mem_bottom_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__2_/mem_top_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_48_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__0_/mem_top_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__0_/mem_bottom_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_right_track_8/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_right_track_8/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_left_track_17/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__1_/mem_top_track_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_61_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_16_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__0_/mem_left_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__1_/mem_right_track_16/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__0_/mem_top_track_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__0_/mem_top_track_12/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_3/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_17_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__1_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_0/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_36_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_63_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__2_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_0/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_55_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_left_ipin_9/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__1_/mem_left_track_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_2__1_/mem_left_track_13/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__0_/mem_top_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__0_/mem_bottom_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_29_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_left_track_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_left_track_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__2_/mem_left_track_17/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_6_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_1/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_5/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_1/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_bottom_ipin_6/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_bottom_ipin_7/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_top_ipin_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_top_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_top_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_top_ipin_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_top_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__2_/mem_bottom_ipin_2/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_9_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__2_/mem_bottom_track_11/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__1_/mem_top_track_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__1_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_42_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_30_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__0_/mem_right_track_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__1_/mem_right_track_8/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_0__2_/mem_right_track_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_27_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_13_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_26_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_10_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_28_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_4/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_59_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_31_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_52_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_51_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__1_/mem_top_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_6_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_8_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_50_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_4_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_5_in_0/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_6_in_4/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_7_in_2/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mem_frac_logic_out_0/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_left_ipin_2/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_left_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_right_ipin_3/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_left_ipin_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_left_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_12_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_8_in_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__2_/mem_left_ipin_9/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_left_ipin_4/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_14_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_35_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_44_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_49_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_right_ipin_3/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_right_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_58_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_right_ipin_6/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_37_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_56_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_1__1_/mem_right_ipin_7/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_19_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_60_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_4/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__2_/mem_top_ipin_1/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_64_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__1_/mem_bottom_ipin_0/DFFR_2_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_39_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_7_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_15_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_33_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_21_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__2_/mem_right_ipin_0/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_4_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         sb_1__1_/mem_bottom_track_17/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_25_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_38_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_22_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_18_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_46_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_2/DFFR_5_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_3/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_9_in_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_top_2__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1/DFFR_3_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_5/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_1__2_/mem_bottom_ipin_6/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_24_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_32_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cbx_2__2_/mem_bottom_ipin_1/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_io_top_1__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_57_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_0__1_/mem_left_ipin_7/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.843/*         0.119/*         cby_2__1_/mem_right_ipin_5/DFFR_1_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.844/*         0.119/*         grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_23_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.844/*         0.119/*         grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_40_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.844/*         0.119/*         grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_45_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.881    6.844/*         0.119/*         grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_53_/q_reg_reg/RESET_B    1
@(R)->prog_clk[0](R)	6.894    6.884/*         0.106/*         sb_0__0_/mem_top_track_0/DFFR_0_/q_reg_reg/D    1
