{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713574500800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713574500805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 06:25:00 2024 " "Processing started: Sat Apr 20 06:25:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713574500805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713574500805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROCESSOR -c PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROCESSOR -c PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713574500805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713574501590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713574501590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713574514302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713574514302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/instr_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713574514307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713574514307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713574514317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713574514317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713574514360 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(45) " "Verilog HDL Case Statement warning at main.v(45): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514360 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(48) " "Verilog HDL Case Statement warning at main.v(48): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514360 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(51) " "Verilog HDL Case Statement warning at main.v(51): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514360 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(54) " "Verilog HDL Case Statement warning at main.v(54): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514360 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(57) " "Verilog HDL Case Statement warning at main.v(57): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514360 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(60) " "Verilog HDL Case Statement warning at main.v(60): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514360 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(73) " "Verilog HDL Case Statement warning at main.v(73): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 73 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514365 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(79) " "Verilog HDL Case Statement warning at main.v(79): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514365 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(82) " "Verilog HDL Case Statement warning at main.v(82): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 82 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514365 "|main"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "main.v(85) " "Verilog HDL Case Statement warning at main.v(85): case item expression never matches the case expression" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1713574514365 "|main"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main.v(107) " "Verilog HDL Case Statement warning at main.v(107): case item expression covers a value already covered by a previous case item" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 107 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1713574514365 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done main.v(4) " "Output port \"done\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713574514365 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:i1 " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:i1\"" {  } { { "main.v" "i1" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713574514380 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 instr_memory.v(9) " "Net \"ram.data_a\" at instr_memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/instr_memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713574514385 "|main|instr_memory:i1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 instr_memory.v(9) " "Net \"ram.waddr_a\" at instr_memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/instr_memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713574514385 "|main|instr_memory:i1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 instr_memory.v(9) " "Net \"ram.we_a\" at instr_memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/instr_memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713574514385 "|main|instr_memory:i1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713574514835 "|main|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713574514835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713574514985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713574514985 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "main.v" "" { Text "C:/Users/VIPLAW/Downloads/PD/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713574515030 "|main|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713574515030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713574515030 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713574515030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713574515030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713574515060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 06:25:15 2024 " "Processing ended: Sat Apr 20 06:25:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713574515060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713574515060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713574515060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713574515060 ""}
