// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "05/28/2025 22:16:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module de2_115_i2c_top (
	CLOCK_50,
	RESET_N,
	SDA,
	SCL);
input 	CLOCK_50;
input 	RESET_N;
output 	SDA;
output 	SCL;

// Design Ports Information
// SCL	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SDA	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// CLOCK_50	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE1_SoC_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \SCL~output_o ;
wire \SDA~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \state[1]~0_combout ;
wire \RESET_N~input_o ;
wire \RESET_N~inputclkctrl_outclk ;
wire \Mux8~0_combout ;
wire \wb_cyc_i~0_combout ;
wire \wb_cyc_i~q ;
wire \i2c_master|wb_ack_o~0_combout ;
wire \i2c_master|wb_ack_o~q ;
wire \Mux1~0_combout ;
wire \wb_dat_i[7]~0_combout ;
wire \wb_we_i~feeder_combout ;
wire \wb_we_i~q ;
wire \i2c_master|Decoder0~0_combout ;
wire \i2c_master|byte_controller|c_state~15_combout ;
wire \i2c_master|byte_controller|c_state~10_q ;
wire \wb_dat_i[0]~1_combout ;
wire \i2c_master|cr~0_combout ;
wire \i2c_master|byte_controller|Selector3~0_combout ;
wire \i2c_master|byte_controller|go~combout ;
wire \i2c_master|byte_controller|c_state.ST_IDLE~1_combout ;
wire \i2c_master|byte_controller|Selector10~5_combout ;
wire \i2c_master|byte_controller|ld~q ;
wire \i2c_master|byte_controller|dcnt~2_combout ;
wire \i2c_master|byte_controller|Selector2~2_combout ;
wire \i2c_master|byte_controller|Selector2~4_combout ;
wire \i2c_master|byte_controller|Selector2~3_combout ;
wire \i2c_master|byte_controller|c_state~11_q ;
wire \i2c_master|byte_controller|Selector11~0_combout ;
wire \i2c_master|byte_controller|shift~q ;
wire \i2c_master|byte_controller|sr[2]~0_combout ;
wire \i2c_master|byte_controller|dcnt~1_combout ;
wire \i2c_master|byte_controller|dcnt~0_combout ;
wire \i2c_master|byte_controller|WideOr0~combout ;
wire \i2c_master|byte_controller|Selector3~1_combout ;
wire \i2c_master|byte_controller|c_state~12_q ;
wire \i2c_master|byte_controller|c_state.ST_IDLE~0_combout ;
wire \i2c_master|byte_controller|Selector4~0_combout ;
wire \i2c_master|byte_controller|c_state~13_q ;
wire \i2c_master|byte_controller|Selector8~0_combout ;
wire \i2c_master|byte_controller|Selector8~1_combout ;
wire \i2c_master|byte_controller|Selector7~1_combout ;
wire \i2c_master|byte_controller|Selector10~4_combout ;
wire \i2c_master|byte_controller|Selector7~0_combout ;
wire \i2c_master|byte_controller|Selector7~2_combout ;
wire \i2c_master|byte_controller|Selector6~2_combout ;
wire \i2c_master|byte_controller|Selector6~0_combout ;
wire \i2c_master|byte_controller|Selector6~1_combout ;
wire \i2c_master|byte_controller|Selector6~3_combout ;
wire \i2c_master|byte_controller|bit_controller|sda_chk~0_combout ;
wire \Mux2~0_combout ;
wire \i2c_master|ctr[7]~0_combout ;
wire \i2c_master|byte_controller|bit_controller|cSCL[0]~0_combout ;
wire \i2c_master|byte_controller|bit_controller|fSCL[0]~0_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[0]~14_combout ;
wire \i2c_master|prer[2]~feeder_combout ;
wire \i2c_master|Decoder0~1_combout ;
wire \i2c_master|prer[2]~_wirecell_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[0]~15 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[1]~16_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[1]~17 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[2]~18_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[2]~19 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[3]~20_combout ;
wire \i2c_master|prer[0]~0_combout ;
wire \i2c_master|prer[0]~_wirecell_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[3]~21 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[4]~22_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[4]~23 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[5]~24_combout ;
wire \i2c_master|prer[7]~1_combout ;
wire \i2c_master|prer[7]~_wirecell_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[5]~25 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[6]~26_combout ;
wire \i2c_master|prer[13]~2_combout ;
wire \i2c_master|Decoder0~2_combout ;
wire \i2c_master|prer[13]~_wirecell_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[6]~27 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[7]~28_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[7]~29 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[8]~30_combout ;
wire \i2c_master|prer[10]~feeder_combout ;
wire \i2c_master|prer[10]~_wirecell_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[8]~31 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[9]~32_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[9]~33 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[10]~34_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[10]~35 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[11]~36_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor1~2_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[11]~37 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[12]~38_combout ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[12]~39 ;
wire \i2c_master|byte_controller|bit_controller|filter_cnt[13]~40_combout ;
wire \i2c_master|prer[15]~3_combout ;
wire \i2c_master|prer[15]~_wirecell_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor1~3_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor1~1_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor1~0_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor1~4_combout ;
wire \i2c_master|byte_controller|bit_controller|fSCL[1]~feeder_combout ;
wire \i2c_master|byte_controller|bit_controller|fSCL[2]~feeder_combout ;
wire \i2c_master|byte_controller|bit_controller|sSCL~0_combout ;
wire \i2c_master|byte_controller|bit_controller|sSCL~q ;
wire \i2c_master|byte_controller|bit_controller|dSCL~feeder_combout ;
wire \i2c_master|byte_controller|bit_controller|dSCL~q ;
wire \i2c_master|byte_controller|bit_controller|always2~0_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[0]~16_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[0]~40_combout ;
wire \i2c_master|byte_controller|bit_controller|dscl_oen~0_combout ;
wire \i2c_master|byte_controller|bit_controller|dscl_oen~q ;
wire \i2c_master|byte_controller|bit_controller|slave_wait~0_combout ;
wire \i2c_master|byte_controller|bit_controller|slave_wait~q ;
wire \i2c_master|byte_controller|bit_controller|WideNor0~3_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[15]~23_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor0~0_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor0~1_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor0~2_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[0]~17 ;
wire \i2c_master|byte_controller|bit_controller|cnt[1]~18_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[1]~41_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[1]~19 ;
wire \i2c_master|byte_controller|bit_controller|cnt[2]~20_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[2]~22_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[2]~21 ;
wire \i2c_master|byte_controller|bit_controller|cnt[3]~25_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[3]~27_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[3]~26 ;
wire \i2c_master|byte_controller|bit_controller|cnt[4]~28_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[4]~30_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[4]~29 ;
wire \i2c_master|byte_controller|bit_controller|cnt[5]~31_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[5]~33_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[5]~32 ;
wire \i2c_master|byte_controller|bit_controller|cnt[6]~34_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[6]~36_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[6]~35 ;
wire \i2c_master|byte_controller|bit_controller|cnt[7]~37_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[7]~39_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[7]~38 ;
wire \i2c_master|byte_controller|bit_controller|cnt[8]~42_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[8]~44_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[8]~43 ;
wire \i2c_master|byte_controller|bit_controller|cnt[9]~45_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[9]~47_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[9]~46 ;
wire \i2c_master|byte_controller|bit_controller|cnt[10]~48_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[10]~50_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[10]~49 ;
wire \i2c_master|byte_controller|bit_controller|cnt[11]~51_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[11]~53_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[11]~52 ;
wire \i2c_master|byte_controller|bit_controller|cnt[12]~54_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[12]~56_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[12]~55 ;
wire \i2c_master|byte_controller|bit_controller|cnt[13]~57_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[13]~59_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[13]~58 ;
wire \i2c_master|byte_controller|bit_controller|cnt[14]~60_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[14]~62_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[14]~61 ;
wire \i2c_master|byte_controller|bit_controller|cnt[15]~63_combout ;
wire \i2c_master|byte_controller|bit_controller|cnt[15]~65_combout ;
wire \i2c_master|byte_controller|bit_controller|WideNor0~4_combout ;
wire \i2c_master|byte_controller|bit_controller|always2~1_combout ;
wire \i2c_master|byte_controller|bit_controller|clk_en~q ;
wire \i2c_master|byte_controller|bit_controller|scl_oen~8_combout ;
wire \i2c_master|byte_controller|bit_controller|sda_chk~q ;
wire \i2c_master|byte_controller|bit_controller|c_state~17_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal11~0_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal11~1_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal15~0_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~21_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal15~1_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~20_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal16~0_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~18_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal11~2_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal1~1_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal2~0_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~9_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal1~2_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~4_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~5_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal3~0_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~8_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal5~0_combout ;
wire \i2c_master|byte_controller|bit_controller|cmd_ack~0_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~22_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal5~1_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~7_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~11_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~12_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~10_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal1~3_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~14_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~15_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal11~3_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal11~4_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal11~5_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~13_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal10~0_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal18~0_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal18~1_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal14~0_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal14~1_combout ;
wire \i2c_master|byte_controller|bit_controller|cmd_ack~1_combout ;
wire \i2c_master|byte_controller|bit_controller|cmd_ack~2_combout ;
wire \i2c_master|byte_controller|bit_controller|cmd_ack~q ;
wire \i2c_master|byte_controller|Selector5~0_combout ;
wire \i2c_master|byte_controller|c_state~14_q ;
wire \i2c_master|byte_controller|Selector13~0_combout ;
wire \i2c_master|byte_controller|cmd_ack~q ;
wire \i2c_master|cr~1_combout ;
wire \i2c_master|byte_controller|Selector9~4_combout ;
wire \i2c_master|byte_controller|Selector9~2_combout ;
wire \i2c_master|byte_controller|Selector9~3_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~23_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal9~0_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal9~1_combout ;
wire \i2c_master|byte_controller|bit_controller|c_state~16_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal1~0_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal17~0_combout ;
wire \i2c_master|txr[0]~feeder_combout ;
wire \i2c_master|Decoder0~3_combout ;
wire \SDA~input_o ;
wire \i2c_master|byte_controller|bit_controller|fSDA[0]~0_combout ;
wire \i2c_master|byte_controller|bit_controller|fSDA[1]~feeder_combout ;
wire \i2c_master|byte_controller|bit_controller|fSDA[2]~feeder_combout ;
wire \i2c_master|byte_controller|bit_controller|sSDA~0_combout ;
wire \i2c_master|byte_controller|bit_controller|sSDA~q ;
wire \i2c_master|byte_controller|bit_controller|dout~0_combout ;
wire \i2c_master|byte_controller|bit_controller|dout~q ;
wire \i2c_master|byte_controller|sr~8_combout ;
wire \i2c_master|byte_controller|sr~7_combout ;
wire \i2c_master|byte_controller|sr~6_combout ;
wire \i2c_master|byte_controller|sr~5_combout ;
wire \i2c_master|byte_controller|sr~4_combout ;
wire \i2c_master|byte_controller|sr~3_combout ;
wire \i2c_master|byte_controller|sr~2_combout ;
wire \i2c_master|txr[7]~feeder_combout ;
wire \i2c_master|byte_controller|sr~1_combout ;
wire \i2c_master|byte_controller|Selector12~0_combout ;
wire \i2c_master|byte_controller|core_txd~q ;
wire \i2c_master|byte_controller|bit_controller|sda_oen~1_combout ;
wire \i2c_master|byte_controller|bit_controller|sda_oen~2_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal2~1_combout ;
wire \i2c_master|byte_controller|bit_controller|Selector1~0_combout ;
wire \i2c_master|byte_controller|bit_controller|sda_oen~3_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal12~0_combout ;
wire \i2c_master|byte_controller|bit_controller|sda_oen~0_combout ;
wire \i2c_master|byte_controller|bit_controller|sda_oen~4_combout ;
wire \i2c_master|byte_controller|bit_controller|sda_oen~q ;
wire \i2c_master|byte_controller|bit_controller|c_state~6_combout ;
wire \i2c_master|byte_controller|bit_controller|cmd_stop~0_combout ;
wire \i2c_master|byte_controller|bit_controller|cmd_stop~q ;
wire \i2c_master|byte_controller|bit_controller|dSDA~q ;
wire \i2c_master|byte_controller|bit_controller|sto_condition~0_combout ;
wire \i2c_master|byte_controller|bit_controller|sto_condition~q ;
wire \i2c_master|byte_controller|bit_controller|al~0_combout ;
wire \i2c_master|byte_controller|bit_controller|al~1_combout ;
wire \i2c_master|byte_controller|bit_controller|al~q ;
wire \i2c_master|byte_controller|bit_controller|c_state~19_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal13~0_combout ;
wire \i2c_master|byte_controller|bit_controller|scl_oen~9_combout ;
wire \i2c_master|byte_controller|bit_controller|scl_oen~5_combout ;
wire \i2c_master|byte_controller|bit_controller|scl_oen~6_combout ;
wire \i2c_master|byte_controller|bit_controller|Equal4~0_combout ;
wire \i2c_master|byte_controller|bit_controller|scl_oen~4_combout ;
wire \i2c_master|byte_controller|bit_controller|scl_oen~7_combout ;
wire \i2c_master|byte_controller|bit_controller|scl_oen~q ;
wire [3:0] \i2c_master|byte_controller|core_cmd ;
wire [15:0] \i2c_master|byte_controller|bit_controller|cnt ;
wire [13:0] \i2c_master|byte_controller|bit_controller|filter_cnt ;
wire [2:0] \i2c_master|byte_controller|dcnt ;
wire [17:0] \i2c_master|byte_controller|bit_controller|c_state ;
wire [7:0] \i2c_master|ctr ;
wire [7:0] \i2c_master|cr ;
wire [2:0] \i2c_master|byte_controller|bit_controller|fSDA ;
wire [2:0] \i2c_master|byte_controller|bit_controller|fSCL ;
wire [7:0] wb_dat_i;
wire [2:0] wb_adr_i;
wire [15:0] \i2c_master|prer ;
wire [7:0] \i2c_master|byte_controller|sr ;
wire [1:0] \i2c_master|byte_controller|bit_controller|cSDA ;
wire [1:0] \i2c_master|byte_controller|bit_controller|cSCL ;
wire [2:0] state;
wire [7:0] \i2c_master|txr ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \SCL~output (
	.i(!\i2c_master|byte_controller|bit_controller|scl_oen~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SCL~output_o ),
	.obar());
// synopsys translate_off
defparam \SCL~output .bus_hold = "false";
defparam \SCL~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \SDA~output (
	.i(!\i2c_master|byte_controller|bit_controller|sda_oen~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \SDA~output .bus_hold = "false";
defparam \SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N4
cycloneive_lcell_comb \state[1]~0 (
// Equation(s):
// \state[1]~0_combout  = (state[1]) # ((state[0] & \i2c_master|wb_ack_o~q ))

	.dataa(gnd),
	.datab(state[0]),
	.datac(state[1]),
	.datad(\i2c_master|wb_ack_o~q ),
	.cin(gnd),
	.combout(\state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \state[1]~0 .lut_mask = 16'hFCF0;
defparam \state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \RESET_N~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET_N~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET_N~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET_N~inputclkctrl .clock_type = "global clock";
defparam \RESET_N~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X77_Y4_N5
dffeas \state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\state[1]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N14
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (state[0] & ((!\i2c_master|wb_ack_o~q ))) # (!state[0] & ((\i2c_master|wb_ack_o~q ) # (!state[1])))

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(\i2c_master|wb_ack_o~q ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h0FF3;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N15
dffeas \state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N30
cycloneive_lcell_comb \wb_cyc_i~0 (
// Equation(s):
// \wb_cyc_i~0_combout  = (state[0] & (((!\i2c_master|wb_ack_o~q )))) # (!state[0] & ((state[1] & ((!\i2c_master|wb_ack_o~q ))) # (!state[1] & (\wb_cyc_i~q ))))

	.dataa(state[0]),
	.datab(state[1]),
	.datac(\wb_cyc_i~q ),
	.datad(\i2c_master|wb_ack_o~q ),
	.cin(gnd),
	.combout(\wb_cyc_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_cyc_i~0 .lut_mask = 16'h10FE;
defparam \wb_cyc_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N31
dffeas wb_cyc_i(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\wb_cyc_i~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_cyc_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam wb_cyc_i.is_wysiwyg = "true";
defparam wb_cyc_i.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N18
cycloneive_lcell_comb \i2c_master|wb_ack_o~0 (
// Equation(s):
// \i2c_master|wb_ack_o~0_combout  = (\wb_cyc_i~q  & !\i2c_master|wb_ack_o~q )

	.dataa(\wb_cyc_i~q ),
	.datab(gnd),
	.datac(\i2c_master|wb_ack_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|wb_ack_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|wb_ack_o~0 .lut_mask = 16'h0A0A;
defparam \i2c_master|wb_ack_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N19
dffeas \i2c_master|wb_ack_o (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|wb_ack_o~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|wb_ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|wb_ack_o .is_wysiwyg = "true";
defparam \i2c_master|wb_ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N2
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (state[1] & state[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(state[1]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hF000;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N12
cycloneive_lcell_comb \wb_dat_i[7]~0 (
// Equation(s):
// \wb_dat_i[7]~0_combout  = (state[1]) # (state[0])

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb_dat_i[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_dat_i[7]~0 .lut_mask = 16'hFCFC;
defparam \wb_dat_i[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N3
dffeas \wb_dat_i[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb_dat_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_dat_i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_i[7] .is_wysiwyg = "true";
defparam \wb_dat_i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N8
cycloneive_lcell_comb \wb_we_i~feeder (
// Equation(s):
// \wb_we_i~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb_we_i~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \wb_we_i~feeder .lut_mask = 16'hFFFF;
defparam \wb_we_i~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N9
dffeas wb_we_i(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\wb_we_i~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb_dat_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_we_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam wb_we_i.is_wysiwyg = "true";
defparam wb_we_i.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N6
cycloneive_lcell_comb \i2c_master|Decoder0~0 (
// Equation(s):
// \i2c_master|Decoder0~0_combout  = (\i2c_master|wb_ack_o~q  & (wb_dat_i[7] & \wb_we_i~q ))

	.dataa(\i2c_master|wb_ack_o~q ),
	.datab(gnd),
	.datac(wb_dat_i[7]),
	.datad(\wb_we_i~q ),
	.cin(gnd),
	.combout(\i2c_master|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|Decoder0~0 .lut_mask = 16'hA000;
defparam \i2c_master|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N6
cycloneive_lcell_comb \i2c_master|byte_controller|c_state~15 (
// Equation(s):
// \i2c_master|byte_controller|c_state~15_combout  = (!\i2c_master|byte_controller|bit_controller|al~q  & ((\i2c_master|byte_controller|Selector9~4_combout ) # ((\i2c_master|byte_controller|c_state~10_q  & 
// !\i2c_master|byte_controller|bit_controller|cmd_ack~q ))))

	.dataa(\i2c_master|byte_controller|Selector9~4_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|al~q ),
	.datac(\i2c_master|byte_controller|c_state~10_q ),
	.datad(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|c_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state~15 .lut_mask = 16'h2232;
defparam \i2c_master|byte_controller|c_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y2_N7
dffeas \i2c_master|byte_controller|c_state~10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|c_state~15_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|c_state~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state~10 .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|c_state~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N26
cycloneive_lcell_comb \wb_dat_i[0]~1 (
// Equation(s):
// \wb_dat_i[0]~1_combout  = !state[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(state[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\wb_dat_i[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb_dat_i[0]~1 .lut_mask = 16'h0F0F;
defparam \wb_dat_i[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N27
dffeas \wb_dat_i[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\wb_dat_i[0]~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb_dat_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_dat_i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_i[0] .is_wysiwyg = "true";
defparam \wb_dat_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N28
cycloneive_lcell_comb \i2c_master|cr~0 (
// Equation(s):
// \i2c_master|cr~0_combout  = (wb_dat_i[0] & (\wb_we_i~q  & \i2c_master|wb_ack_o~q ))

	.dataa(wb_dat_i[0]),
	.datab(\wb_we_i~q ),
	.datac(\i2c_master|wb_ack_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|cr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|cr~0 .lut_mask = 16'h8080;
defparam \i2c_master|cr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N29
dffeas \i2c_master|cr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|cr~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|cr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|cr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|cr[5] .is_wysiwyg = "true";
defparam \i2c_master|cr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N12
cycloneive_lcell_comb \i2c_master|byte_controller|Selector3~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector3~0_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & (((\i2c_master|byte_controller|c_state~10_q  & !\i2c_master|cr [5])))) # (!\i2c_master|byte_controller|bit_controller|cmd_ack~q  & 
// (\i2c_master|byte_controller|c_state~12_q ))

	.dataa(\i2c_master|byte_controller|c_state~12_q ),
	.datab(\i2c_master|byte_controller|c_state~10_q ),
	.datac(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector3~0 .lut_mask = 16'h0ACA;
defparam \i2c_master|byte_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N16
cycloneive_lcell_comb \i2c_master|byte_controller|go (
// Equation(s):
// \i2c_master|byte_controller|go~combout  = (!\i2c_master|byte_controller|cmd_ack~q  & \i2c_master|cr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|cmd_ack~q ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|go~combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|go .lut_mask = 16'h0F00;
defparam \i2c_master|byte_controller|go .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N18
cycloneive_lcell_comb \i2c_master|byte_controller|c_state.ST_IDLE~1 (
// Equation(s):
// \i2c_master|byte_controller|c_state.ST_IDLE~1_combout  = (!\i2c_master|byte_controller|c_state~14_q  & (!\i2c_master|byte_controller|c_state~10_q  & (!\i2c_master|byte_controller|c_state~13_q  & \i2c_master|byte_controller|c_state.ST_IDLE~0_combout )))

	.dataa(\i2c_master|byte_controller|c_state~14_q ),
	.datab(\i2c_master|byte_controller|c_state~10_q ),
	.datac(\i2c_master|byte_controller|c_state~13_q ),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state.ST_IDLE~1 .lut_mask = 16'h0100;
defparam \i2c_master|byte_controller|c_state.ST_IDLE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N16
cycloneive_lcell_comb \i2c_master|byte_controller|Selector10~5 (
// Equation(s):
// \i2c_master|byte_controller|Selector10~5_combout  = (\i2c_master|byte_controller|go~combout  & ((\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ) # ((\i2c_master|byte_controller|c_state~10_q  & \i2c_master|byte_controller|bit_controller|cmd_ack~q 
// )))) # (!\i2c_master|byte_controller|go~combout  & (\i2c_master|byte_controller|c_state~10_q  & (\i2c_master|byte_controller|bit_controller|cmd_ack~q )))

	.dataa(\i2c_master|byte_controller|go~combout ),
	.datab(\i2c_master|byte_controller|c_state~10_q ),
	.datac(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector10~5 .lut_mask = 16'hEAC0;
defparam \i2c_master|byte_controller|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N17
dffeas \i2c_master|byte_controller|ld (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector10~5_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|ld .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N28
cycloneive_lcell_comb \i2c_master|byte_controller|dcnt~2 (
// Equation(s):
// \i2c_master|byte_controller|dcnt~2_combout  = (\i2c_master|byte_controller|ld~q ) # (!\i2c_master|byte_controller|dcnt [0])

	.dataa(\i2c_master|byte_controller|ld~q ),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|dcnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|dcnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|dcnt~2 .lut_mask = 16'hAFAF;
defparam \i2c_master|byte_controller|dcnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N2
cycloneive_lcell_comb \i2c_master|byte_controller|Selector2~2 (
// Equation(s):
// \i2c_master|byte_controller|Selector2~2_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & (((\i2c_master|byte_controller|c_state~10_q  & \i2c_master|cr [5])))) # (!\i2c_master|byte_controller|bit_controller|cmd_ack~q  & 
// (\i2c_master|byte_controller|c_state~11_q ))

	.dataa(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datab(\i2c_master|byte_controller|c_state~11_q ),
	.datac(\i2c_master|byte_controller|c_state~10_q ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector2~2 .lut_mask = 16'hE444;
defparam \i2c_master|byte_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N20
cycloneive_lcell_comb \i2c_master|byte_controller|Selector2~4 (
// Equation(s):
// \i2c_master|byte_controller|Selector2~4_combout  = (!\i2c_master|cr [7] & (\i2c_master|cr [5] & (!\i2c_master|byte_controller|cmd_ack~q  & \i2c_master|byte_controller|c_state.ST_IDLE~1_combout )))

	.dataa(\i2c_master|cr [7]),
	.datab(\i2c_master|cr [5]),
	.datac(\i2c_master|byte_controller|cmd_ack~q ),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector2~4 .lut_mask = 16'h0400;
defparam \i2c_master|byte_controller|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N28
cycloneive_lcell_comb \i2c_master|byte_controller|Selector2~3 (
// Equation(s):
// \i2c_master|byte_controller|Selector2~3_combout  = (\i2c_master|byte_controller|Selector2~2_combout ) # ((\i2c_master|byte_controller|Selector2~4_combout ) # ((!\i2c_master|byte_controller|WideOr0~combout  & \i2c_master|byte_controller|c_state~11_q )))

	.dataa(\i2c_master|byte_controller|WideOr0~combout ),
	.datab(\i2c_master|byte_controller|Selector2~2_combout ),
	.datac(\i2c_master|byte_controller|c_state~11_q ),
	.datad(\i2c_master|byte_controller|Selector2~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector2~3 .lut_mask = 16'hFFDC;
defparam \i2c_master|byte_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N29
dffeas \i2c_master|byte_controller|c_state~11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|c_state~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state~11 .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|c_state~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N14
cycloneive_lcell_comb \i2c_master|byte_controller|Selector11~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector11~0_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & ((\i2c_master|byte_controller|c_state~11_q ) # ((\i2c_master|byte_controller|c_state~12_q  & !\i2c_master|byte_controller|WideOr0~combout ))))

	.dataa(\i2c_master|byte_controller|c_state~12_q ),
	.datab(\i2c_master|byte_controller|c_state~11_q ),
	.datac(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datad(\i2c_master|byte_controller|WideOr0~combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector11~0 .lut_mask = 16'hC0E0;
defparam \i2c_master|byte_controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N15
dffeas \i2c_master|byte_controller|shift (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|shift .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N26
cycloneive_lcell_comb \i2c_master|byte_controller|sr[2]~0 (
// Equation(s):
// \i2c_master|byte_controller|sr[2]~0_combout  = (\i2c_master|byte_controller|ld~q ) # (\i2c_master|byte_controller|shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|byte_controller|shift~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[2]~0 .lut_mask = 16'hFFF0;
defparam \i2c_master|byte_controller|sr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N29
dffeas \i2c_master|byte_controller|dcnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|dcnt~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|dcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|dcnt[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|dcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N22
cycloneive_lcell_comb \i2c_master|byte_controller|dcnt~1 (
// Equation(s):
// \i2c_master|byte_controller|dcnt~1_combout  = (\i2c_master|byte_controller|ld~q ) # (\i2c_master|byte_controller|dcnt [1] $ (!\i2c_master|byte_controller|dcnt [0]))

	.dataa(\i2c_master|byte_controller|ld~q ),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|dcnt [1]),
	.datad(\i2c_master|byte_controller|dcnt [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|dcnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|dcnt~1 .lut_mask = 16'hFAAF;
defparam \i2c_master|byte_controller|dcnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N23
dffeas \i2c_master|byte_controller|dcnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|dcnt~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|dcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|dcnt[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|dcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N20
cycloneive_lcell_comb \i2c_master|byte_controller|dcnt~0 (
// Equation(s):
// \i2c_master|byte_controller|dcnt~0_combout  = (\i2c_master|byte_controller|ld~q ) # (\i2c_master|byte_controller|dcnt [2] $ (((!\i2c_master|byte_controller|dcnt [1] & !\i2c_master|byte_controller|dcnt [0]))))

	.dataa(\i2c_master|byte_controller|dcnt [1]),
	.datab(\i2c_master|byte_controller|ld~q ),
	.datac(\i2c_master|byte_controller|dcnt [2]),
	.datad(\i2c_master|byte_controller|dcnt [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|dcnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|dcnt~0 .lut_mask = 16'hFCED;
defparam \i2c_master|byte_controller|dcnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N21
dffeas \i2c_master|byte_controller|dcnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|dcnt~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|dcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|dcnt[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|dcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N2
cycloneive_lcell_comb \i2c_master|byte_controller|WideOr0 (
// Equation(s):
// \i2c_master|byte_controller|WideOr0~combout  = (!\i2c_master|byte_controller|dcnt [2] & (!\i2c_master|byte_controller|dcnt [1] & !\i2c_master|byte_controller|dcnt [0]))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|dcnt [2]),
	.datac(\i2c_master|byte_controller|dcnt [1]),
	.datad(\i2c_master|byte_controller|dcnt [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|WideOr0 .lut_mask = 16'h0003;
defparam \i2c_master|byte_controller|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N10
cycloneive_lcell_comb \i2c_master|byte_controller|Selector3~1 (
// Equation(s):
// \i2c_master|byte_controller|Selector3~1_combout  = (\i2c_master|byte_controller|Selector3~0_combout ) # ((\i2c_master|byte_controller|c_state~12_q  & !\i2c_master|byte_controller|WideOr0~combout ))

	.dataa(\i2c_master|byte_controller|Selector3~0_combout ),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|c_state~12_q ),
	.datad(\i2c_master|byte_controller|WideOr0~combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector3~1 .lut_mask = 16'hAAFA;
defparam \i2c_master|byte_controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N11
dffeas \i2c_master|byte_controller|c_state~12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|c_state~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state~12 .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|c_state~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N24
cycloneive_lcell_comb \i2c_master|byte_controller|c_state.ST_IDLE~0 (
// Equation(s):
// \i2c_master|byte_controller|c_state.ST_IDLE~0_combout  = (!\i2c_master|byte_controller|c_state~12_q  & !\i2c_master|byte_controller|c_state~11_q )

	.dataa(\i2c_master|byte_controller|c_state~12_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|c_state~11_q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|c_state.ST_IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state.ST_IDLE~0 .lut_mask = 16'h0055;
defparam \i2c_master|byte_controller|c_state.ST_IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N8
cycloneive_lcell_comb \i2c_master|byte_controller|Selector4~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector4~0_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & (!\i2c_master|byte_controller|c_state.ST_IDLE~0_combout  & ((\i2c_master|byte_controller|WideOr0~combout )))) # 
// (!\i2c_master|byte_controller|bit_controller|cmd_ack~q  & (((\i2c_master|byte_controller|c_state~13_q ))))

	.dataa(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datab(\i2c_master|byte_controller|c_state.ST_IDLE~0_combout ),
	.datac(\i2c_master|byte_controller|c_state~13_q ),
	.datad(\i2c_master|byte_controller|WideOr0~combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector4~0 .lut_mask = 16'h7250;
defparam \i2c_master|byte_controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N9
dffeas \i2c_master|byte_controller|c_state~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|c_state~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state~13 .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|c_state~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N4
cycloneive_lcell_comb \i2c_master|byte_controller|Selector8~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector8~0_combout  = (\i2c_master|byte_controller|core_cmd [1] & ((\i2c_master|byte_controller|c_state.ST_IDLE~1_combout  & ((!\i2c_master|byte_controller|go~combout ))) # 
// (!\i2c_master|byte_controller|c_state.ST_IDLE~1_combout  & (!\i2c_master|byte_controller|bit_controller|cmd_ack~q ))))

	.dataa(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datab(\i2c_master|byte_controller|core_cmd [1]),
	.datac(\i2c_master|byte_controller|go~combout ),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector8~0 .lut_mask = 16'h0C44;
defparam \i2c_master|byte_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N0
cycloneive_lcell_comb \i2c_master|byte_controller|Selector8~1 (
// Equation(s):
// \i2c_master|byte_controller|Selector8~1_combout  = (\i2c_master|byte_controller|Selector8~0_combout ) # ((\i2c_master|byte_controller|bit_controller|cmd_ack~q  & (\i2c_master|byte_controller|c_state~13_q  & \i2c_master|cr [5])))

	.dataa(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datab(\i2c_master|byte_controller|c_state~13_q ),
	.datac(\i2c_master|byte_controller|Selector8~0_combout ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector8~1 .lut_mask = 16'hF8F0;
defparam \i2c_master|byte_controller|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N1
dffeas \i2c_master|byte_controller|core_cmd[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|core_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|core_cmd[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|core_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N30
cycloneive_lcell_comb \i2c_master|byte_controller|Selector7~1 (
// Equation(s):
// \i2c_master|byte_controller|Selector7~1_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & ((\i2c_master|byte_controller|WideOr0~combout  & ((\i2c_master|byte_controller|c_state~11_q ))) # (!\i2c_master|byte_controller|WideOr0~combout  & 
// (\i2c_master|byte_controller|c_state~12_q ))))

	.dataa(\i2c_master|byte_controller|c_state~12_q ),
	.datab(\i2c_master|byte_controller|c_state~11_q ),
	.datac(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datad(\i2c_master|byte_controller|WideOr0~combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector7~1 .lut_mask = 16'hC0A0;
defparam \i2c_master|byte_controller|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N18
cycloneive_lcell_comb \i2c_master|byte_controller|Selector10~4 (
// Equation(s):
// \i2c_master|byte_controller|Selector10~4_combout  = (\i2c_master|byte_controller|c_state~10_q  & \i2c_master|byte_controller|bit_controller|cmd_ack~q )

	.dataa(\i2c_master|byte_controller|c_state~10_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector10~4 .lut_mask = 16'hAA00;
defparam \i2c_master|byte_controller|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N4
cycloneive_lcell_comb \i2c_master|byte_controller|Selector7~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector7~0_combout  = (\i2c_master|byte_controller|core_cmd [2] & ((\i2c_master|byte_controller|c_state.ST_IDLE~1_combout  & (!\i2c_master|byte_controller|go~combout )) # (!\i2c_master|byte_controller|c_state.ST_IDLE~1_combout 
//  & ((!\i2c_master|byte_controller|bit_controller|cmd_ack~q )))))

	.dataa(\i2c_master|byte_controller|go~combout ),
	.datab(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datac(\i2c_master|byte_controller|core_cmd [2]),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector7~0 .lut_mask = 16'h5030;
defparam \i2c_master|byte_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N0
cycloneive_lcell_comb \i2c_master|byte_controller|Selector7~2 (
// Equation(s):
// \i2c_master|byte_controller|Selector7~2_combout  = (\i2c_master|byte_controller|Selector7~1_combout ) # ((\i2c_master|byte_controller|Selector7~0_combout ) # ((\i2c_master|byte_controller|Selector10~4_combout  & !\i2c_master|cr [5])))

	.dataa(\i2c_master|byte_controller|Selector7~1_combout ),
	.datab(\i2c_master|byte_controller|Selector10~4_combout ),
	.datac(\i2c_master|byte_controller|Selector7~0_combout ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector7~2 .lut_mask = 16'hFAFE;
defparam \i2c_master|byte_controller|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y2_N1
dffeas \i2c_master|byte_controller|core_cmd[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|core_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|core_cmd[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|core_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N20
cycloneive_lcell_comb \i2c_master|byte_controller|Selector6~2 (
// Equation(s):
// \i2c_master|byte_controller|Selector6~2_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & ((\i2c_master|byte_controller|WideOr0~combout  & (\i2c_master|byte_controller|c_state~12_q )) # (!\i2c_master|byte_controller|WideOr0~combout  & 
// ((\i2c_master|byte_controller|c_state~11_q )))))

	.dataa(\i2c_master|byte_controller|c_state~12_q ),
	.datab(\i2c_master|byte_controller|c_state~11_q ),
	.datac(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datad(\i2c_master|byte_controller|WideOr0~combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector6~2 .lut_mask = 16'hA0C0;
defparam \i2c_master|byte_controller|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N12
cycloneive_lcell_comb \i2c_master|byte_controller|Selector6~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector6~0_combout  = (\i2c_master|byte_controller|cmd_ack~q  & (((\i2c_master|byte_controller|core_cmd [3])))) # (!\i2c_master|byte_controller|cmd_ack~q  & ((\i2c_master|cr [5] & (!\i2c_master|cr [7])) # (!\i2c_master|cr [5] 
// & ((\i2c_master|byte_controller|core_cmd [3])))))

	.dataa(\i2c_master|cr [7]),
	.datab(\i2c_master|byte_controller|core_cmd [3]),
	.datac(\i2c_master|byte_controller|cmd_ack~q ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector6~0 .lut_mask = 16'hC5CC;
defparam \i2c_master|byte_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N8
cycloneive_lcell_comb \i2c_master|byte_controller|Selector6~1 (
// Equation(s):
// \i2c_master|byte_controller|Selector6~1_combout  = (\i2c_master|byte_controller|c_state.ST_IDLE~1_combout  & (\i2c_master|byte_controller|Selector6~0_combout )) # (!\i2c_master|byte_controller|c_state.ST_IDLE~1_combout  & 
// (((!\i2c_master|byte_controller|bit_controller|cmd_ack~q  & \i2c_master|byte_controller|core_cmd [3]))))

	.dataa(\i2c_master|byte_controller|Selector6~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datac(\i2c_master|byte_controller|core_cmd [3]),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector6~1 .lut_mask = 16'hAA30;
defparam \i2c_master|byte_controller|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N24
cycloneive_lcell_comb \i2c_master|byte_controller|Selector6~3 (
// Equation(s):
// \i2c_master|byte_controller|Selector6~3_combout  = (\i2c_master|byte_controller|Selector6~2_combout ) # ((\i2c_master|byte_controller|Selector6~1_combout ) # ((\i2c_master|byte_controller|Selector10~4_combout  & \i2c_master|cr [5])))

	.dataa(\i2c_master|byte_controller|Selector6~2_combout ),
	.datab(\i2c_master|byte_controller|Selector10~4_combout ),
	.datac(\i2c_master|byte_controller|Selector6~1_combout ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector6~3 .lut_mask = 16'hFEFA;
defparam \i2c_master|byte_controller|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y2_N25
dffeas \i2c_master|byte_controller|core_cmd[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|core_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|core_cmd[3] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|core_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sda_chk~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sda_chk~0_combout  = (\i2c_master|byte_controller|bit_controller|Equal17~0_combout  & !\i2c_master|byte_controller|bit_controller|al~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|Equal17~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|al~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sda_chk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_chk~0 .lut_mask = 16'h00F0;
defparam \i2c_master|byte_controller|bit_controller|sda_chk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N24
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (state[1] & !state[0])

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h0C0C;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y4_N25
dffeas \wb_adr_i[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wb_dat_i[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wb_adr_i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wb_adr_i[0] .is_wysiwyg = "true";
defparam \wb_adr_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N12
cycloneive_lcell_comb \i2c_master|ctr[7]~0 (
// Equation(s):
// \i2c_master|ctr[7]~0_combout  = (\i2c_master|ctr [7]) # ((!wb_adr_i[0] & \i2c_master|Decoder0~0_combout ))

	.dataa(wb_adr_i[0]),
	.datab(gnd),
	.datac(\i2c_master|ctr [7]),
	.datad(\i2c_master|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|ctr[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|ctr[7]~0 .lut_mask = 16'hF5F0;
defparam \i2c_master|ctr[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N13
dffeas \i2c_master|ctr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|ctr[7]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|ctr[7] .is_wysiwyg = "true";
defparam \i2c_master|ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cSCL[0]~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cSCL[0]~0_combout  = !\i2c_master|byte_controller|bit_controller|scl_oen~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|scl_oen~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cSCL[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cSCL[0]~0 .lut_mask = 16'h00FF;
defparam \i2c_master|byte_controller|bit_controller|cSCL[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N15
dffeas \i2c_master|byte_controller|bit_controller|cSCL[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cSCL[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cSCL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cSCL[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cSCL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N15
dffeas \i2c_master|byte_controller|bit_controller|cSCL[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master|byte_controller|bit_controller|cSCL [0]),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cSCL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cSCL[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cSCL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|fSCL[0]~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|fSCL[0]~0_combout  = !\i2c_master|byte_controller|bit_controller|cSCL [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|cSCL [1]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|fSCL[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSCL[0]~0 .lut_mask = 16'h00FF;
defparam \i2c_master|byte_controller|bit_controller|fSCL[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[0]~14 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[0]~14_combout  = \i2c_master|byte_controller|bit_controller|filter_cnt [0] $ (VCC)
// \i2c_master|byte_controller|bit_controller|filter_cnt[0]~15  = CARRY(\i2c_master|byte_controller|bit_controller|filter_cnt [0])

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[0]~14_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[0]~15 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[0]~14 .lut_mask = 16'h33CC;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N16
cycloneive_lcell_comb \i2c_master|prer[2]~feeder (
// Equation(s):
// \i2c_master|prer[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|prer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[2]~feeder .lut_mask = 16'hFFFF;
defparam \i2c_master|prer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N20
cycloneive_lcell_comb \i2c_master|Decoder0~1 (
// Equation(s):
// \i2c_master|Decoder0~1_combout  = (!wb_adr_i[0] & (!wb_dat_i[7] & (\wb_we_i~q  & \i2c_master|wb_ack_o~q )))

	.dataa(wb_adr_i[0]),
	.datab(wb_dat_i[7]),
	.datac(\wb_we_i~q ),
	.datad(\i2c_master|wb_ack_o~q ),
	.cin(gnd),
	.combout(\i2c_master|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|Decoder0~1 .lut_mask = 16'h1000;
defparam \i2c_master|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N17
dffeas \i2c_master|prer[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|prer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|prer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|prer[2] .is_wysiwyg = "true";
defparam \i2c_master|prer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N24
cycloneive_lcell_comb \i2c_master|prer[2]~_wirecell (
// Equation(s):
// \i2c_master|prer[2]~_wirecell_combout  = !\i2c_master|prer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|prer [2]),
	.cin(gnd),
	.combout(\i2c_master|prer[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[2]~_wirecell .lut_mask = 16'h00FF;
defparam \i2c_master|prer[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N5
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[0]~14_combout ),
	.asdata(\i2c_master|prer[2]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[1]~16 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[1]~16_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [1] & (\i2c_master|byte_controller|bit_controller|filter_cnt[0]~15  & VCC)) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [1] & (!\i2c_master|byte_controller|bit_controller|filter_cnt[0]~15 ))
// \i2c_master|byte_controller|bit_controller|filter_cnt[1]~17  = CARRY((!\i2c_master|byte_controller|bit_controller|filter_cnt [1] & !\i2c_master|byte_controller|bit_controller|filter_cnt[0]~15 ))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[0]~15 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[1]~16_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[1]~17 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[1]~16 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N7
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[1]~16_combout ),
	.asdata(\i2c_master|prer[2]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[2]~18 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[2]~18_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [2] & ((GND) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[1]~17 ))) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [2] & (\i2c_master|byte_controller|bit_controller|filter_cnt[1]~17  $ (GND)))
// \i2c_master|byte_controller|bit_controller|filter_cnt[2]~19  = CARRY((\i2c_master|byte_controller|bit_controller|filter_cnt [2]) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[1]~17 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[1]~17 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[2]~18_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[2]~19 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[2]~18 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N9
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[2]~18_combout ),
	.asdata(\i2c_master|prer[2]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[3]~20 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[3]~20_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [3] & (\i2c_master|byte_controller|bit_controller|filter_cnt[2]~19  & VCC)) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [3] & (!\i2c_master|byte_controller|bit_controller|filter_cnt[2]~19 ))
// \i2c_master|byte_controller|bit_controller|filter_cnt[3]~21  = CARRY((!\i2c_master|byte_controller|bit_controller|filter_cnt [3] & !\i2c_master|byte_controller|bit_controller|filter_cnt[2]~19 ))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[2]~19 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[3]~20_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[3]~21 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[3]~20 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N28
cycloneive_lcell_comb \i2c_master|prer[0]~0 (
// Equation(s):
// \i2c_master|prer[0]~0_combout  = !wb_dat_i[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(wb_dat_i[0]),
	.cin(gnd),
	.combout(\i2c_master|prer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[0]~0 .lut_mask = 16'h00FF;
defparam \i2c_master|prer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N29
dffeas \i2c_master|prer[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|prer[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|prer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|prer[0] .is_wysiwyg = "true";
defparam \i2c_master|prer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N26
cycloneive_lcell_comb \i2c_master|prer[0]~_wirecell (
// Equation(s):
// \i2c_master|prer[0]~_wirecell_combout  = !\i2c_master|prer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|prer [0]),
	.cin(gnd),
	.combout(\i2c_master|prer[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[0]~_wirecell .lut_mask = 16'h00FF;
defparam \i2c_master|prer[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[3]~20_combout ),
	.asdata(\i2c_master|prer[0]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[3] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[4]~22 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[4]~22_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [4] & ((GND) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[3]~21 ))) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [4] & (\i2c_master|byte_controller|bit_controller|filter_cnt[3]~21  $ (GND)))
// \i2c_master|byte_controller|bit_controller|filter_cnt[4]~23  = CARRY((\i2c_master|byte_controller|bit_controller|filter_cnt [4]) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[3]~21 ))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[3]~21 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[4]~22_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[4]~23 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[4]~22 .lut_mask = 16'h5AAF;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N13
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[4]~22_combout ),
	.asdata(\i2c_master|prer[0]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[4] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[5]~24 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[5]~24_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [5] & (\i2c_master|byte_controller|bit_controller|filter_cnt[4]~23  & VCC)) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [5] & (!\i2c_master|byte_controller|bit_controller|filter_cnt[4]~23 ))
// \i2c_master|byte_controller|bit_controller|filter_cnt[5]~25  = CARRY((!\i2c_master|byte_controller|bit_controller|filter_cnt [5] & !\i2c_master|byte_controller|bit_controller|filter_cnt[4]~23 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[4]~23 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[5]~24_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[5]~25 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[5]~24 .lut_mask = 16'hC303;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N0
cycloneive_lcell_comb \i2c_master|prer[7]~1 (
// Equation(s):
// \i2c_master|prer[7]~1_combout  = !wb_dat_i[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(wb_dat_i[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|prer[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[7]~1 .lut_mask = 16'h0F0F;
defparam \i2c_master|prer[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N1
dffeas \i2c_master|prer[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|prer[7]~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|prer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|prer[7] .is_wysiwyg = "true";
defparam \i2c_master|prer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N6
cycloneive_lcell_comb \i2c_master|prer[7]~_wirecell (
// Equation(s):
// \i2c_master|prer[7]~_wirecell_combout  = !\i2c_master|prer [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|prer [7]),
	.cin(gnd),
	.combout(\i2c_master|prer[7]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[7]~_wirecell .lut_mask = 16'h00FF;
defparam \i2c_master|prer[7]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N15
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[5]~24_combout ),
	.asdata(\i2c_master|prer[7]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[5] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[6]~26 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[6]~26_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [6] & ((GND) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[5]~25 ))) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [6] & (\i2c_master|byte_controller|bit_controller|filter_cnt[5]~25  $ (GND)))
// \i2c_master|byte_controller|bit_controller|filter_cnt[6]~27  = CARRY((\i2c_master|byte_controller|bit_controller|filter_cnt [6]) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[5]~25 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[5]~25 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[6]~26_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[6]~27 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[6]~26 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N18
cycloneive_lcell_comb \i2c_master|prer[13]~2 (
// Equation(s):
// \i2c_master|prer[13]~2_combout  = !wb_dat_i[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(wb_dat_i[0]),
	.cin(gnd),
	.combout(\i2c_master|prer[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[13]~2 .lut_mask = 16'h00FF;
defparam \i2c_master|prer[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N22
cycloneive_lcell_comb \i2c_master|Decoder0~2 (
// Equation(s):
// \i2c_master|Decoder0~2_combout  = (wb_adr_i[0] & (!wb_dat_i[7] & (\wb_we_i~q  & \i2c_master|wb_ack_o~q )))

	.dataa(wb_adr_i[0]),
	.datab(wb_dat_i[7]),
	.datac(\wb_we_i~q ),
	.datad(\i2c_master|wb_ack_o~q ),
	.cin(gnd),
	.combout(\i2c_master|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|Decoder0~2 .lut_mask = 16'h2000;
defparam \i2c_master|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \i2c_master|prer[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|prer[13]~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|prer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|prer[13] .is_wysiwyg = "true";
defparam \i2c_master|prer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N6
cycloneive_lcell_comb \i2c_master|prer[13]~_wirecell (
// Equation(s):
// \i2c_master|prer[13]~_wirecell_combout  = !\i2c_master|prer [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|prer [13]),
	.cin(gnd),
	.combout(\i2c_master|prer[13]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[13]~_wirecell .lut_mask = 16'h00FF;
defparam \i2c_master|prer[13]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N17
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[6]~26_combout ),
	.asdata(\i2c_master|prer[13]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[6] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[7]~28 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[7]~28_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [7] & (\i2c_master|byte_controller|bit_controller|filter_cnt[6]~27  & VCC)) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [7] & (!\i2c_master|byte_controller|bit_controller|filter_cnt[6]~27 ))
// \i2c_master|byte_controller|bit_controller|filter_cnt[7]~29  = CARRY((!\i2c_master|byte_controller|bit_controller|filter_cnt [7] & !\i2c_master|byte_controller|bit_controller|filter_cnt[6]~27 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[6]~27 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[7]~28_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[7]~29 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[7]~28 .lut_mask = 16'hC303;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N19
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[7]~28_combout ),
	.asdata(\i2c_master|prer[13]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[7] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[8]~30 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[8]~30_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [8] & ((GND) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[7]~29 ))) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [8] & (\i2c_master|byte_controller|bit_controller|filter_cnt[7]~29  $ (GND)))
// \i2c_master|byte_controller|bit_controller|filter_cnt[8]~31  = CARRY((\i2c_master|byte_controller|bit_controller|filter_cnt [8]) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[7]~29 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[7]~29 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[8]~30_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[8]~31 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[8]~30 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N4
cycloneive_lcell_comb \i2c_master|prer[10]~feeder (
// Equation(s):
// \i2c_master|prer[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|prer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[10]~feeder .lut_mask = 16'hFFFF;
defparam \i2c_master|prer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N5
dffeas \i2c_master|prer[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|prer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|prer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|prer[10] .is_wysiwyg = "true";
defparam \i2c_master|prer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N16
cycloneive_lcell_comb \i2c_master|prer[10]~_wirecell (
// Equation(s):
// \i2c_master|prer[10]~_wirecell_combout  = !\i2c_master|prer [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|prer [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|prer[10]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[10]~_wirecell .lut_mask = 16'h0F0F;
defparam \i2c_master|prer[10]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N21
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[8]~30_combout ),
	.asdata(\i2c_master|prer[10]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[8] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[9]~32 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[9]~32_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [9] & (\i2c_master|byte_controller|bit_controller|filter_cnt[8]~31  & VCC)) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [9] & (!\i2c_master|byte_controller|bit_controller|filter_cnt[8]~31 ))
// \i2c_master|byte_controller|bit_controller|filter_cnt[9]~33  = CARRY((!\i2c_master|byte_controller|bit_controller|filter_cnt [9] & !\i2c_master|byte_controller|bit_controller|filter_cnt[8]~31 ))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[8]~31 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[9]~32_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[9]~33 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[9]~32 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N23
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[9]~32_combout ),
	.asdata(\i2c_master|prer[10]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[9] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[10]~34 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[10]~34_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [10] & ((GND) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[9]~33 ))) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [10] & (\i2c_master|byte_controller|bit_controller|filter_cnt[9]~33  $ (GND)))
// \i2c_master|byte_controller|bit_controller|filter_cnt[10]~35  = CARRY((\i2c_master|byte_controller|bit_controller|filter_cnt [10]) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[9]~33 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[9]~33 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[10]~34_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[10]~35 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[10]~34 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[10]~34_combout ),
	.asdata(\i2c_master|prer[10]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[10] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[11]~36 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[11]~36_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [11] & (\i2c_master|byte_controller|bit_controller|filter_cnt[10]~35  & VCC)) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [11] & (!\i2c_master|byte_controller|bit_controller|filter_cnt[10]~35 ))
// \i2c_master|byte_controller|bit_controller|filter_cnt[11]~37  = CARRY((!\i2c_master|byte_controller|bit_controller|filter_cnt [11] & !\i2c_master|byte_controller|bit_controller|filter_cnt[10]~35 ))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[10]~35 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[11]~36_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[11]~37 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[11]~36 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N27
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[11]~36_combout ),
	.asdata(\i2c_master|prer[13]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[11] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor1~2 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor1~2_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [11]) # ((\i2c_master|byte_controller|bit_controller|filter_cnt [10]) # ((\i2c_master|byte_controller|bit_controller|filter_cnt [9]) # 
// (\i2c_master|byte_controller|bit_controller|filter_cnt [8])))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [11]),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [10]),
	.datac(\i2c_master|byte_controller|bit_controller|filter_cnt [9]),
	.datad(\i2c_master|byte_controller|bit_controller|filter_cnt [8]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor1~2 .lut_mask = 16'hFFFE;
defparam \i2c_master|byte_controller|bit_controller|WideNor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[12]~38 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[12]~38_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [12] & ((GND) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[11]~37 ))) # 
// (!\i2c_master|byte_controller|bit_controller|filter_cnt [12] & (\i2c_master|byte_controller|bit_controller|filter_cnt[11]~37  $ (GND)))
// \i2c_master|byte_controller|bit_controller|filter_cnt[12]~39  = CARRY((\i2c_master|byte_controller|bit_controller|filter_cnt [12]) # (!\i2c_master|byte_controller|bit_controller|filter_cnt[11]~37 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[11]~37 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[12]~38_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|filter_cnt[12]~39 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[12]~38 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y3_N29
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[12]~38_combout ),
	.asdata(\i2c_master|prer[13]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[12] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|filter_cnt[13]~40 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|filter_cnt[13]~40_combout  = \i2c_master|byte_controller|bit_controller|filter_cnt [13] $ (!\i2c_master|byte_controller|bit_controller|filter_cnt[12]~39 )

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i2c_master|byte_controller|bit_controller|filter_cnt[12]~39 ),
	.combout(\i2c_master|byte_controller|bit_controller|filter_cnt[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[13]~40 .lut_mask = 16'hA5A5;
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N22
cycloneive_lcell_comb \i2c_master|prer[15]~3 (
// Equation(s):
// \i2c_master|prer[15]~3_combout  = !wb_dat_i[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(wb_dat_i[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|prer[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[15]~3 .lut_mask = 16'h0F0F;
defparam \i2c_master|prer[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N23
dffeas \i2c_master|prer[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|prer[15]~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|prer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|prer[15] .is_wysiwyg = "true";
defparam \i2c_master|prer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N4
cycloneive_lcell_comb \i2c_master|prer[15]~_wirecell (
// Equation(s):
// \i2c_master|prer[15]~_wirecell_combout  = !\i2c_master|prer [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|prer [15]),
	.cin(gnd),
	.combout(\i2c_master|prer[15]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|prer[15]~_wirecell .lut_mask = 16'h00FF;
defparam \i2c_master|prer[15]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N31
dffeas \i2c_master|byte_controller|bit_controller|filter_cnt[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|filter_cnt[13]~40_combout ),
	.asdata(\i2c_master|prer[15]~_wirecell_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\i2c_master|ctr [7]),
	.sload(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|filter_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[13] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|filter_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor1~3 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor1~3_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [13]) # (\i2c_master|byte_controller|bit_controller|filter_cnt [12])

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|filter_cnt [12]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor1~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor1~3 .lut_mask = 16'hFFAA;
defparam \i2c_master|byte_controller|bit_controller|WideNor1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor1~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor1~1_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [4]) # ((\i2c_master|byte_controller|bit_controller|filter_cnt [7]) # ((\i2c_master|byte_controller|bit_controller|filter_cnt [5]) # 
// (\i2c_master|byte_controller|bit_controller|filter_cnt [6])))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [4]),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [7]),
	.datac(\i2c_master|byte_controller|bit_controller|filter_cnt [5]),
	.datad(\i2c_master|byte_controller|bit_controller|filter_cnt [6]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor1~1 .lut_mask = 16'hFFFE;
defparam \i2c_master|byte_controller|bit_controller|WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor1~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor1~0_combout  = (\i2c_master|byte_controller|bit_controller|filter_cnt [1]) # ((\i2c_master|byte_controller|bit_controller|filter_cnt [3]) # ((\i2c_master|byte_controller|bit_controller|filter_cnt [2]) # 
// (\i2c_master|byte_controller|bit_controller|filter_cnt [0])))

	.dataa(\i2c_master|byte_controller|bit_controller|filter_cnt [1]),
	.datab(\i2c_master|byte_controller|bit_controller|filter_cnt [3]),
	.datac(\i2c_master|byte_controller|bit_controller|filter_cnt [2]),
	.datad(\i2c_master|byte_controller|bit_controller|filter_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor1~0 .lut_mask = 16'hFFFE;
defparam \i2c_master|byte_controller|bit_controller|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor1~4 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor1~4_combout  = (!\i2c_master|byte_controller|bit_controller|WideNor1~2_combout  & (!\i2c_master|byte_controller|bit_controller|WideNor1~3_combout  & 
// (!\i2c_master|byte_controller|bit_controller|WideNor1~1_combout  & !\i2c_master|byte_controller|bit_controller|WideNor1~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|WideNor1~2_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|WideNor1~3_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|WideNor1~1_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor1~4 .lut_mask = 16'h0001;
defparam \i2c_master|byte_controller|bit_controller|WideNor1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N11
dffeas \i2c_master|byte_controller|bit_controller|fSCL[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|fSCL[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|fSCL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSCL[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|fSCL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|fSCL[1]~feeder (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|fSCL[1]~feeder_combout  = \i2c_master|byte_controller|bit_controller|fSCL [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|fSCL [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|fSCL[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSCL[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master|byte_controller|bit_controller|fSCL[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N21
dffeas \i2c_master|byte_controller|bit_controller|fSCL[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|fSCL[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|fSCL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSCL[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|fSCL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|fSCL[2]~feeder (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|fSCL[2]~feeder_combout  = \i2c_master|byte_controller|bit_controller|fSCL [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|fSCL [1]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|fSCL[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSCL[2]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master|byte_controller|bit_controller|fSCL[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N13
dffeas \i2c_master|byte_controller|bit_controller|fSCL[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|fSCL[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|fSCL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSCL[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|fSCL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sSCL~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sSCL~0_combout  = (\i2c_master|byte_controller|bit_controller|fSCL [1] & ((\i2c_master|byte_controller|bit_controller|fSCL [2]) # (\i2c_master|byte_controller|bit_controller|fSCL [0]))) # 
// (!\i2c_master|byte_controller|bit_controller|fSCL [1] & (\i2c_master|byte_controller|bit_controller|fSCL [2] & \i2c_master|byte_controller|bit_controller|fSCL [0]))

	.dataa(\i2c_master|byte_controller|bit_controller|fSCL [1]),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|fSCL [2]),
	.datad(\i2c_master|byte_controller|bit_controller|fSCL [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sSCL~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sSCL~0 .lut_mask = 16'hFAA0;
defparam \i2c_master|byte_controller|bit_controller|sSCL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N1
dffeas \i2c_master|byte_controller|bit_controller|sSCL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|sSCL~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|sSCL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sSCL .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|sSCL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|dSCL~feeder (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|dSCL~feeder_combout  = \i2c_master|byte_controller|bit_controller|sSCL~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|sSCL~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|dSCL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|dSCL~feeder .lut_mask = 16'hFF00;
defparam \i2c_master|byte_controller|bit_controller|dSCL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N27
dffeas \i2c_master|byte_controller|bit_controller|dSCL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|dSCL~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|dSCL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|dSCL .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|dSCL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|always2~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|always2~0_combout  = ((\i2c_master|byte_controller|bit_controller|sSCL~q  & (!\i2c_master|byte_controller|bit_controller|dSCL~q  & !\i2c_master|byte_controller|bit_controller|scl_oen~q ))) # (!\i2c_master|ctr 
// [7])

	.dataa(\i2c_master|ctr [7]),
	.datab(\i2c_master|byte_controller|bit_controller|sSCL~q ),
	.datac(\i2c_master|byte_controller|bit_controller|dSCL~q ),
	.datad(\i2c_master|byte_controller|bit_controller|scl_oen~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|always2~0 .lut_mask = 16'h555D;
defparam \i2c_master|byte_controller|bit_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[0]~16 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[0]~16_combout  = \i2c_master|byte_controller|bit_controller|cnt [0] $ (VCC)
// \i2c_master|byte_controller|bit_controller|cnt[0]~17  = CARRY(\i2c_master|byte_controller|bit_controller|cnt [0])

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[0]~16_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[0]~17 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[0]~16 .lut_mask = 16'h33CC;
defparam \i2c_master|byte_controller|bit_controller|cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[0]~40 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[0]~40_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [0])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [0])))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [0]),
	.datac(\i2c_master|prer [0]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[0]~40 .lut_mask = 16'hCC0F;
defparam \i2c_master|byte_controller|bit_controller|cnt[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|dscl_oen~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|dscl_oen~0_combout  = !\i2c_master|byte_controller|bit_controller|scl_oen~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|scl_oen~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|dscl_oen~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|dscl_oen~0 .lut_mask = 16'h00FF;
defparam \i2c_master|byte_controller|bit_controller|dscl_oen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N17
dffeas \i2c_master|byte_controller|bit_controller|dscl_oen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|dscl_oen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|dscl_oen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|dscl_oen .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|dscl_oen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|slave_wait~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|slave_wait~0_combout  = (\i2c_master|byte_controller|bit_controller|sSCL~q  & ((\i2c_master|byte_controller|bit_controller|slave_wait~q ) # ((!\i2c_master|byte_controller|bit_controller|scl_oen~q  & 
// !\i2c_master|byte_controller|bit_controller|dscl_oen~q ))))

	.dataa(\i2c_master|byte_controller|bit_controller|sSCL~q ),
	.datab(\i2c_master|byte_controller|bit_controller|scl_oen~q ),
	.datac(\i2c_master|byte_controller|bit_controller|slave_wait~q ),
	.datad(\i2c_master|byte_controller|bit_controller|dscl_oen~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|slave_wait~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|slave_wait~0 .lut_mask = 16'hA0A2;
defparam \i2c_master|byte_controller|bit_controller|slave_wait~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N31
dffeas \i2c_master|byte_controller|bit_controller|slave_wait (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|slave_wait~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|slave_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|slave_wait .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|slave_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor0~3 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor0~3_combout  = (!\i2c_master|byte_controller|bit_controller|cnt [10] & (!\i2c_master|byte_controller|bit_controller|cnt [8] & (!\i2c_master|byte_controller|bit_controller|cnt [11] & 
// !\i2c_master|byte_controller|bit_controller|cnt [9])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [10]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [8]),
	.datac(\i2c_master|byte_controller|bit_controller|cnt [11]),
	.datad(\i2c_master|byte_controller|bit_controller|cnt [9]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor0~3 .lut_mask = 16'h0001;
defparam \i2c_master|byte_controller|bit_controller|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[15]~23 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[15]~23_combout  = (\i2c_master|byte_controller|bit_controller|WideNor0~3_combout  & \i2c_master|byte_controller|bit_controller|WideNor0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|WideNor0~3_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|WideNor0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~23 .lut_mask = 16'hF000;
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor0~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor0~0_combout  = (!\i2c_master|byte_controller|bit_controller|cnt [2] & !\i2c_master|byte_controller|bit_controller|cnt [3])

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|cnt [3]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor0~0 .lut_mask = 16'h0055;
defparam \i2c_master|byte_controller|bit_controller|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor0~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor0~1_combout  = (!\i2c_master|byte_controller|bit_controller|cnt [6] & (!\i2c_master|byte_controller|bit_controller|cnt [5] & (!\i2c_master|byte_controller|bit_controller|cnt [7] & 
// !\i2c_master|byte_controller|bit_controller|cnt [4])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [6]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [5]),
	.datac(\i2c_master|byte_controller|bit_controller|cnt [7]),
	.datad(\i2c_master|byte_controller|bit_controller|cnt [4]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor0~1 .lut_mask = 16'h0001;
defparam \i2c_master|byte_controller|bit_controller|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor0~2 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor0~2_combout  = (!\i2c_master|byte_controller|bit_controller|cnt [1] & (!\i2c_master|byte_controller|bit_controller|cnt [0] & (\i2c_master|byte_controller|bit_controller|WideNor0~0_combout  & 
// \i2c_master|byte_controller|bit_controller|WideNor0~1_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [1]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [0]),
	.datac(\i2c_master|byte_controller|bit_controller|WideNor0~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor0~2 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[15]~24 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[15]~24_combout  = (\i2c_master|byte_controller|bit_controller|slave_wait~q ) # ((\i2c_master|byte_controller|bit_controller|always2~0_combout ) # 
// ((\i2c_master|byte_controller|bit_controller|cnt[15]~23_combout  & \i2c_master|byte_controller|bit_controller|WideNor0~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|slave_wait~q ),
	.datab(\i2c_master|byte_controller|bit_controller|always2~0_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|cnt[15]~23_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~24 .lut_mask = 16'hFEEE;
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N1
dffeas \i2c_master|byte_controller|bit_controller|cnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[0]~16_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[0]~40_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[1]~18 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[1]~18_combout  = (\i2c_master|byte_controller|bit_controller|cnt [1] & (\i2c_master|byte_controller|bit_controller|cnt[0]~17  & VCC)) # (!\i2c_master|byte_controller|bit_controller|cnt [1] & 
// (!\i2c_master|byte_controller|bit_controller|cnt[0]~17 ))
// \i2c_master|byte_controller|bit_controller|cnt[1]~19  = CARRY((!\i2c_master|byte_controller|bit_controller|cnt [1] & !\i2c_master|byte_controller|bit_controller|cnt[0]~17 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[0]~17 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[1]~18_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[1]~19 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[1]~18 .lut_mask = 16'hC303;
defparam \i2c_master|byte_controller|bit_controller|cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[1]~41 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[1]~41_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [1])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [0])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [1]),
	.datab(\i2c_master|prer [0]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[1]~41 .lut_mask = 16'hAA33;
defparam \i2c_master|byte_controller|bit_controller|cnt[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N3
dffeas \i2c_master|byte_controller|bit_controller|cnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[1]~18_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[1]~41_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[2]~20 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[2]~20_combout  = (\i2c_master|byte_controller|bit_controller|cnt [2] & ((GND) # (!\i2c_master|byte_controller|bit_controller|cnt[1]~19 ))) # (!\i2c_master|byte_controller|bit_controller|cnt [2] & 
// (\i2c_master|byte_controller|bit_controller|cnt[1]~19  $ (GND)))
// \i2c_master|byte_controller|bit_controller|cnt[2]~21  = CARRY((\i2c_master|byte_controller|bit_controller|cnt [2]) # (!\i2c_master|byte_controller|bit_controller|cnt[1]~19 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[1]~19 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[2]~20_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[2]~21 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[2]~20 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[2]~22 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[2]~22_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & ((\i2c_master|byte_controller|bit_controller|cnt [2]))) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// (!\i2c_master|prer [2]))

	.dataa(gnd),
	.datab(\i2c_master|prer [2]),
	.datac(\i2c_master|byte_controller|bit_controller|cnt [2]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[2]~22 .lut_mask = 16'hF033;
defparam \i2c_master|byte_controller|bit_controller|cnt[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N5
dffeas \i2c_master|byte_controller|bit_controller|cnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[2]~20_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[2]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[3]~25 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[3]~25_combout  = (\i2c_master|byte_controller|bit_controller|cnt [3] & (\i2c_master|byte_controller|bit_controller|cnt[2]~21  & VCC)) # (!\i2c_master|byte_controller|bit_controller|cnt [3] & 
// (!\i2c_master|byte_controller|bit_controller|cnt[2]~21 ))
// \i2c_master|byte_controller|bit_controller|cnt[3]~26  = CARRY((!\i2c_master|byte_controller|bit_controller|cnt [3] & !\i2c_master|byte_controller|bit_controller|cnt[2]~21 ))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[2]~21 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[3]~25_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[3]~26 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[3]~25 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|cnt[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[3]~27 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[3]~27_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & ((\i2c_master|byte_controller|bit_controller|cnt [3]))) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// (!\i2c_master|prer [2]))

	.dataa(gnd),
	.datab(\i2c_master|prer [2]),
	.datac(\i2c_master|byte_controller|bit_controller|cnt [3]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[3]~27 .lut_mask = 16'hF033;
defparam \i2c_master|byte_controller|bit_controller|cnt[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N7
dffeas \i2c_master|byte_controller|bit_controller|cnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[3]~25_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[3]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[3] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[4]~28 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[4]~28_combout  = (\i2c_master|byte_controller|bit_controller|cnt [4] & ((GND) # (!\i2c_master|byte_controller|bit_controller|cnt[3]~26 ))) # (!\i2c_master|byte_controller|bit_controller|cnt [4] & 
// (\i2c_master|byte_controller|bit_controller|cnt[3]~26  $ (GND)))
// \i2c_master|byte_controller|bit_controller|cnt[4]~29  = CARRY((\i2c_master|byte_controller|bit_controller|cnt [4]) # (!\i2c_master|byte_controller|bit_controller|cnt[3]~26 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[3]~26 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[4]~28_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[4]~29 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[4]~28 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|cnt[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[4]~30 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[4]~30_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [4])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [2])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [4]),
	.datab(\i2c_master|prer [2]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[4]~30 .lut_mask = 16'hAA33;
defparam \i2c_master|byte_controller|bit_controller|cnt[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N9
dffeas \i2c_master|byte_controller|bit_controller|cnt[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[4]~28_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[4]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[4] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[5]~31 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[5]~31_combout  = (\i2c_master|byte_controller|bit_controller|cnt [5] & (\i2c_master|byte_controller|bit_controller|cnt[4]~29  & VCC)) # (!\i2c_master|byte_controller|bit_controller|cnt [5] & 
// (!\i2c_master|byte_controller|bit_controller|cnt[4]~29 ))
// \i2c_master|byte_controller|bit_controller|cnt[5]~32  = CARRY((!\i2c_master|byte_controller|bit_controller|cnt [5] & !\i2c_master|byte_controller|bit_controller|cnt[4]~29 ))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[4]~29 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[5]~31_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[5]~32 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[5]~31 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|cnt[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[5]~33 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[5]~33_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [5])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [0])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [5]),
	.datab(\i2c_master|prer [0]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[5]~33 .lut_mask = 16'hAA33;
defparam \i2c_master|byte_controller|bit_controller|cnt[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N11
dffeas \i2c_master|byte_controller|bit_controller|cnt[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[5]~31_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[5]~33_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[5] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[6]~34 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[6]~34_combout  = (\i2c_master|byte_controller|bit_controller|cnt [6] & ((GND) # (!\i2c_master|byte_controller|bit_controller|cnt[5]~32 ))) # (!\i2c_master|byte_controller|bit_controller|cnt [6] & 
// (\i2c_master|byte_controller|bit_controller|cnt[5]~32  $ (GND)))
// \i2c_master|byte_controller|bit_controller|cnt[6]~35  = CARRY((\i2c_master|byte_controller|bit_controller|cnt [6]) # (!\i2c_master|byte_controller|bit_controller|cnt[5]~32 ))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[5]~32 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[6]~34_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[6]~35 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[6]~34 .lut_mask = 16'h5AAF;
defparam \i2c_master|byte_controller|bit_controller|cnt[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[6]~36 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[6]~36_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [6])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [0])))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [6]),
	.datac(\i2c_master|prer [0]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[6]~36 .lut_mask = 16'hCC0F;
defparam \i2c_master|byte_controller|bit_controller|cnt[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N13
dffeas \i2c_master|byte_controller|bit_controller|cnt[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[6]~34_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[6]~36_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[6] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[7]~37 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[7]~37_combout  = (\i2c_master|byte_controller|bit_controller|cnt [7] & (\i2c_master|byte_controller|bit_controller|cnt[6]~35  & VCC)) # (!\i2c_master|byte_controller|bit_controller|cnt [7] & 
// (!\i2c_master|byte_controller|bit_controller|cnt[6]~35 ))
// \i2c_master|byte_controller|bit_controller|cnt[7]~38  = CARRY((!\i2c_master|byte_controller|bit_controller|cnt [7] & !\i2c_master|byte_controller|bit_controller|cnt[6]~35 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[6]~35 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[7]~37_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[7]~38 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[7]~37 .lut_mask = 16'hC303;
defparam \i2c_master|byte_controller|bit_controller|cnt[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[7]~39 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[7]~39_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [7])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [7])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [7]),
	.datab(\i2c_master|prer [7]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[7]~39 .lut_mask = 16'hAA33;
defparam \i2c_master|byte_controller|bit_controller|cnt[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N15
dffeas \i2c_master|byte_controller|bit_controller|cnt[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[7]~37_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[7]~39_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[7] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[8]~42 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[8]~42_combout  = (\i2c_master|byte_controller|bit_controller|cnt [8] & ((GND) # (!\i2c_master|byte_controller|bit_controller|cnt[7]~38 ))) # (!\i2c_master|byte_controller|bit_controller|cnt [8] & 
// (\i2c_master|byte_controller|bit_controller|cnt[7]~38  $ (GND)))
// \i2c_master|byte_controller|bit_controller|cnt[8]~43  = CARRY((\i2c_master|byte_controller|bit_controller|cnt [8]) # (!\i2c_master|byte_controller|bit_controller|cnt[7]~38 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[7]~38 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[8]~42_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[8]~43 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[8]~42 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|cnt[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[8]~44 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[8]~44_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & ((\i2c_master|byte_controller|bit_controller|cnt [8]))) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// (!\i2c_master|prer [13]))

	.dataa(\i2c_master|prer [13]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [8]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[8]~44 .lut_mask = 16'hCC55;
defparam \i2c_master|byte_controller|bit_controller|cnt[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N17
dffeas \i2c_master|byte_controller|bit_controller|cnt[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[8]~42_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[8]~44_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[8] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[9]~45 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[9]~45_combout  = (\i2c_master|byte_controller|bit_controller|cnt [9] & (\i2c_master|byte_controller|bit_controller|cnt[8]~43  & VCC)) # (!\i2c_master|byte_controller|bit_controller|cnt [9] & 
// (!\i2c_master|byte_controller|bit_controller|cnt[8]~43 ))
// \i2c_master|byte_controller|bit_controller|cnt[9]~46  = CARRY((!\i2c_master|byte_controller|bit_controller|cnt [9] & !\i2c_master|byte_controller|bit_controller|cnt[8]~43 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[8]~43 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[9]~45_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[9]~46 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[9]~45 .lut_mask = 16'hC303;
defparam \i2c_master|byte_controller|bit_controller|cnt[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[9]~47 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[9]~47_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & ((\i2c_master|byte_controller|bit_controller|cnt [9]))) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// (!\i2c_master|prer [13]))

	.dataa(\i2c_master|prer [13]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [9]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[9]~47 .lut_mask = 16'hCC55;
defparam \i2c_master|byte_controller|bit_controller|cnt[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N19
dffeas \i2c_master|byte_controller|bit_controller|cnt[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[9]~45_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[9]~47_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[9] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[10]~48 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[10]~48_combout  = (\i2c_master|byte_controller|bit_controller|cnt [10] & ((GND) # (!\i2c_master|byte_controller|bit_controller|cnt[9]~46 ))) # (!\i2c_master|byte_controller|bit_controller|cnt [10] & 
// (\i2c_master|byte_controller|bit_controller|cnt[9]~46  $ (GND)))
// \i2c_master|byte_controller|bit_controller|cnt[10]~49  = CARRY((\i2c_master|byte_controller|bit_controller|cnt [10]) # (!\i2c_master|byte_controller|bit_controller|cnt[9]~46 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[9]~46 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[10]~48_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[10]~49 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[10]~48 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|cnt[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[10]~50 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[10]~50_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [10])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [10])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [10]),
	.datab(gnd),
	.datac(\i2c_master|prer [10]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[10]~50 .lut_mask = 16'hAA0F;
defparam \i2c_master|byte_controller|bit_controller|cnt[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N21
dffeas \i2c_master|byte_controller|bit_controller|cnt[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[10]~48_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[10]~50_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[10] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[11]~51 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[11]~51_combout  = (\i2c_master|byte_controller|bit_controller|cnt [11] & (\i2c_master|byte_controller|bit_controller|cnt[10]~49  & VCC)) # (!\i2c_master|byte_controller|bit_controller|cnt [11] & 
// (!\i2c_master|byte_controller|bit_controller|cnt[10]~49 ))
// \i2c_master|byte_controller|bit_controller|cnt[11]~52  = CARRY((!\i2c_master|byte_controller|bit_controller|cnt [11] & !\i2c_master|byte_controller|bit_controller|cnt[10]~49 ))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[10]~49 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[11]~51_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[11]~52 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[11]~51 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|cnt[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[11]~53 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[11]~53_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [11])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [10])))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [11]),
	.datac(\i2c_master|prer [10]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[11]~53 .lut_mask = 16'hCC0F;
defparam \i2c_master|byte_controller|bit_controller|cnt[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N23
dffeas \i2c_master|byte_controller|bit_controller|cnt[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[11]~51_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[11]~53_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[11] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[12]~54 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[12]~54_combout  = (\i2c_master|byte_controller|bit_controller|cnt [12] & ((GND) # (!\i2c_master|byte_controller|bit_controller|cnt[11]~52 ))) # (!\i2c_master|byte_controller|bit_controller|cnt [12] & 
// (\i2c_master|byte_controller|bit_controller|cnt[11]~52  $ (GND)))
// \i2c_master|byte_controller|bit_controller|cnt[12]~55  = CARRY((\i2c_master|byte_controller|bit_controller|cnt [12]) # (!\i2c_master|byte_controller|bit_controller|cnt[11]~52 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[11]~52 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[12]~54_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[12]~55 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[12]~54 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|cnt[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[12]~56 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[12]~56_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [12])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [10])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [12]),
	.datab(gnd),
	.datac(\i2c_master|prer [10]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[12]~56 .lut_mask = 16'hAA0F;
defparam \i2c_master|byte_controller|bit_controller|cnt[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N25
dffeas \i2c_master|byte_controller|bit_controller|cnt[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[12]~54_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[12]~56_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[12] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[13]~57 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[13]~57_combout  = (\i2c_master|byte_controller|bit_controller|cnt [13] & (\i2c_master|byte_controller|bit_controller|cnt[12]~55  & VCC)) # (!\i2c_master|byte_controller|bit_controller|cnt [13] & 
// (!\i2c_master|byte_controller|bit_controller|cnt[12]~55 ))
// \i2c_master|byte_controller|bit_controller|cnt[13]~58  = CARRY((!\i2c_master|byte_controller|bit_controller|cnt [13] & !\i2c_master|byte_controller|bit_controller|cnt[12]~55 ))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[12]~55 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[13]~57_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[13]~58 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[13]~57 .lut_mask = 16'hA505;
defparam \i2c_master|byte_controller|bit_controller|cnt[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[13]~59 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[13]~59_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & ((\i2c_master|byte_controller|bit_controller|cnt [13]))) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// (!\i2c_master|prer [13]))

	.dataa(\i2c_master|prer [13]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [13]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[13]~59 .lut_mask = 16'hCC55;
defparam \i2c_master|byte_controller|bit_controller|cnt[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N27
dffeas \i2c_master|byte_controller|bit_controller|cnt[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[13]~57_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[13]~59_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[13] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[14]~60 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[14]~60_combout  = (\i2c_master|byte_controller|bit_controller|cnt [14] & ((GND) # (!\i2c_master|byte_controller|bit_controller|cnt[13]~58 ))) # (!\i2c_master|byte_controller|bit_controller|cnt [14] & 
// (\i2c_master|byte_controller|bit_controller|cnt[13]~58  $ (GND)))
// \i2c_master|byte_controller|bit_controller|cnt[14]~61  = CARRY((\i2c_master|byte_controller|bit_controller|cnt [14]) # (!\i2c_master|byte_controller|bit_controller|cnt[13]~58 ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[13]~58 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[14]~60_combout ),
	.cout(\i2c_master|byte_controller|bit_controller|cnt[14]~61 ));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[14]~60 .lut_mask = 16'h3CCF;
defparam \i2c_master|byte_controller|bit_controller|cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[14]~62 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[14]~62_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & ((\i2c_master|byte_controller|bit_controller|cnt [14]))) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// (!\i2c_master|prer [13]))

	.dataa(\i2c_master|prer [13]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [14]),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[14]~62 .lut_mask = 16'hCC55;
defparam \i2c_master|byte_controller|bit_controller|cnt[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N29
dffeas \i2c_master|byte_controller|bit_controller|cnt[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[14]~60_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[14]~62_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[14] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[15]~63 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[15]~63_combout  = \i2c_master|byte_controller|bit_controller|cnt [15] $ (!\i2c_master|byte_controller|bit_controller|cnt[14]~61 )

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i2c_master|byte_controller|bit_controller|cnt[14]~61 ),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~63 .lut_mask = 16'hA5A5;
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cnt[15]~65 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cnt[15]~65_combout  = (\i2c_master|byte_controller|bit_controller|always2~1_combout  & (\i2c_master|byte_controller|bit_controller|cnt [15])) # (!\i2c_master|byte_controller|bit_controller|always2~1_combout  & 
// ((!\i2c_master|prer [15])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [15]),
	.datab(gnd),
	.datac(\i2c_master|prer [15]),
	.datad(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cnt[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~65 .lut_mask = 16'hAA0F;
defparam \i2c_master|byte_controller|bit_controller|cnt[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y3_N31
dffeas \i2c_master|byte_controller|bit_controller|cnt[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cnt[15]~63_combout ),
	.asdata(\i2c_master|byte_controller|bit_controller|cnt[15]~65_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c_master|byte_controller|bit_controller|cnt[15]~24_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cnt[15] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|WideNor0~4 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|WideNor0~4_combout  = (!\i2c_master|byte_controller|bit_controller|cnt [15] & (!\i2c_master|byte_controller|bit_controller|cnt [14] & (!\i2c_master|byte_controller|bit_controller|cnt [12] & 
// !\i2c_master|byte_controller|bit_controller|cnt [13])))

	.dataa(\i2c_master|byte_controller|bit_controller|cnt [15]),
	.datab(\i2c_master|byte_controller|bit_controller|cnt [14]),
	.datac(\i2c_master|byte_controller|bit_controller|cnt [12]),
	.datad(\i2c_master|byte_controller|bit_controller|cnt [13]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|WideNor0~4 .lut_mask = 16'h0001;
defparam \i2c_master|byte_controller|bit_controller|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|always2~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|always2~1_combout  = (!\i2c_master|byte_controller|bit_controller|always2~0_combout  & (((!\i2c_master|byte_controller|bit_controller|WideNor0~2_combout ) # 
// (!\i2c_master|byte_controller|bit_controller|WideNor0~3_combout )) # (!\i2c_master|byte_controller|bit_controller|WideNor0~4_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|always2~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|WideNor0~4_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|WideNor0~3_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|always2~1 .lut_mask = 16'h1555;
defparam \i2c_master|byte_controller|bit_controller|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N29
dffeas \i2c_master|byte_controller|bit_controller|clk_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|always2~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|clk_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|clk_en .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|clk_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|scl_oen~8 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|scl_oen~8_combout  = (\i2c_master|byte_controller|bit_controller|al~q ) # (!\i2c_master|byte_controller|bit_controller|clk_en~q )

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|clk_en~q ),
	.datac(\i2c_master|byte_controller|bit_controller|al~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|scl_oen~8 .lut_mask = 16'hF3F3;
defparam \i2c_master|byte_controller|bit_controller|scl_oen~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \i2c_master|byte_controller|bit_controller|sda_chk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|sda_chk~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|sda_chk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_chk .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|sda_chk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~17 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~17_combout  = (!\i2c_master|byte_controller|bit_controller|al~q  & \i2c_master|byte_controller|bit_controller|Equal13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|al~q ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal13~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~17 .lut_mask = 16'h0F00;
defparam \i2c_master|byte_controller|bit_controller|c_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N1
dffeas \i2c_master|byte_controller|bit_controller|c_state[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~17_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[12] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal11~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal11~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [1] & (!\i2c_master|byte_controller|bit_controller|c_state [6] & !\i2c_master|byte_controller|bit_controller|c_state [7]))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [1]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal11~0 .lut_mask = 16'h0003;
defparam \i2c_master|byte_controller|bit_controller|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal11~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal11~1_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [0] & (!\i2c_master|byte_controller|bit_controller|sda_chk~q  & (\i2c_master|byte_controller|bit_controller|Equal11~0_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal9~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datab(\i2c_master|byte_controller|bit_controller|sda_chk~q ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal11~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal11~1 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal15~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal15~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [12] & (!\i2c_master|byte_controller|bit_controller|c_state [15] & (\i2c_master|byte_controller|bit_controller|Equal1~0_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal11~1_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [12]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [15]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal1~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal15~0 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~21 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~21_combout  = (!\i2c_master|byte_controller|core_cmd [0] & (!\i2c_master|byte_controller|core_cmd [1] & (\i2c_master|byte_controller|core_cmd [2] & 
// \i2c_master|byte_controller|bit_controller|c_state~4_combout )))

	.dataa(\i2c_master|byte_controller|core_cmd [0]),
	.datab(\i2c_master|byte_controller|core_cmd [1]),
	.datac(\i2c_master|byte_controller|core_cmd [2]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~21 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|c_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \i2c_master|byte_controller|bit_controller|c_state[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~21_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[13] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal15~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal15~1_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [11] & \i2c_master|byte_controller|bit_controller|c_state [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [11]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [13]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal15~1 .lut_mask = 16'h0F00;
defparam \i2c_master|byte_controller|bit_controller|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~20 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~20_combout  = (\i2c_master|byte_controller|bit_controller|Equal15~0_combout  & (\i2c_master|byte_controller|bit_controller|Equal15~1_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [14] & 
// !\i2c_master|byte_controller|bit_controller|al~q )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal15~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|Equal15~1_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [14]),
	.datad(\i2c_master|byte_controller|bit_controller|al~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~20 .lut_mask = 16'h0008;
defparam \i2c_master|byte_controller|bit_controller|c_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N21
dffeas \i2c_master|byte_controller|bit_controller|c_state[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~20_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[14] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal16~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal16~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [11] & (\i2c_master|byte_controller|bit_controller|c_state [14] & (!\i2c_master|byte_controller|bit_controller|c_state [13] & 
// \i2c_master|byte_controller|bit_controller|Equal15~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [11]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [14]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [13]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal15~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal16~0 .lut_mask = 16'h0400;
defparam \i2c_master|byte_controller|bit_controller|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~18 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~18_combout  = (\i2c_master|byte_controller|bit_controller|Equal16~0_combout  & !\i2c_master|byte_controller|bit_controller|al~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|Equal16~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|al~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~18 .lut_mask = 16'h00F0;
defparam \i2c_master|byte_controller|bit_controller|c_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N31
dffeas \i2c_master|byte_controller|bit_controller|c_state[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~18_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[15] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal11~2 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal11~2_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [13] & (!\i2c_master|byte_controller|bit_controller|c_state [12] & (!\i2c_master|byte_controller|bit_controller|c_state [14] & 
// !\i2c_master|byte_controller|bit_controller|c_state [11])))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [13]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [12]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [14]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [11]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal11~2 .lut_mask = 16'h0001;
defparam \i2c_master|byte_controller|bit_controller|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal1~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal1~1_combout  = (!\i2c_master|byte_controller|bit_controller|sda_chk~q  & (!\i2c_master|byte_controller|bit_controller|c_state [15] & (\i2c_master|byte_controller|bit_controller|Equal1~0_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal11~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|sda_chk~q ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [15]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal1~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal1~1 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal2~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal2~0_combout  = (\i2c_master|byte_controller|bit_controller|Equal9~0_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [6] & (!\i2c_master|byte_controller|bit_controller|c_state [1] & 
// !\i2c_master|byte_controller|bit_controller|c_state [7])))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal9~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [1]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal2~0 .lut_mask = 16'h0002;
defparam \i2c_master|byte_controller|bit_controller|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~9 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~9_combout  = (\i2c_master|byte_controller|bit_controller|c_state [0] & (!\i2c_master|byte_controller|bit_controller|al~q  & (\i2c_master|byte_controller|bit_controller|Equal1~1_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal2~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datab(\i2c_master|byte_controller|bit_controller|al~q ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal1~1_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal2~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~9 .lut_mask = 16'h2000;
defparam \i2c_master|byte_controller|bit_controller|c_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N19
dffeas \i2c_master|byte_controller|bit_controller|c_state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~9_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal1~2 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal1~2_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [1] & (!\i2c_master|byte_controller|bit_controller|c_state [0] & \i2c_master|byte_controller|bit_controller|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [1]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal1~2 .lut_mask = 16'h0300;
defparam \i2c_master|byte_controller|bit_controller|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~4 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~4_combout  = (\i2c_master|byte_controller|bit_controller|Equal1~3_combout  & (!\i2c_master|byte_controller|bit_controller|al~q  & (!\i2c_master|byte_controller|core_cmd [3] & 
// \i2c_master|byte_controller|bit_controller|Equal1~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal1~3_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|al~q ),
	.datac(\i2c_master|byte_controller|core_cmd [3]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~4 .lut_mask = 16'h0200;
defparam \i2c_master|byte_controller|bit_controller|c_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~5 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~5_combout  = (\i2c_master|byte_controller|core_cmd [0] & (!\i2c_master|byte_controller|core_cmd [1] & (!\i2c_master|byte_controller|core_cmd [2] & 
// \i2c_master|byte_controller|bit_controller|c_state~4_combout )))

	.dataa(\i2c_master|byte_controller|core_cmd [0]),
	.datab(\i2c_master|byte_controller|core_cmd [1]),
	.datac(\i2c_master|byte_controller|core_cmd [2]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~5 .lut_mask = 16'h0200;
defparam \i2c_master|byte_controller|bit_controller|c_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N7
dffeas \i2c_master|byte_controller|bit_controller|c_state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~5_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal3~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal3~0_combout  = (\i2c_master|byte_controller|bit_controller|Equal1~3_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [0] & (\i2c_master|byte_controller|bit_controller|c_state [1] & 
// \i2c_master|byte_controller|bit_controller|Equal1~1_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal1~3_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [1]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal3~0 .lut_mask = 16'h2000;
defparam \i2c_master|byte_controller|bit_controller|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~8 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~8_combout  = (\i2c_master|byte_controller|bit_controller|Equal3~0_combout  & !\i2c_master|byte_controller|bit_controller|al~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|Equal3~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|al~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~8 .lut_mask = 16'h00F0;
defparam \i2c_master|byte_controller|bit_controller|c_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N15
dffeas \i2c_master|byte_controller|bit_controller|c_state[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~8_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal5~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal5~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [6] & !\i2c_master|byte_controller|bit_controller|c_state [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal5~0 .lut_mask = 16'h000F;
defparam \i2c_master|byte_controller|bit_controller|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cmd_ack~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cmd_ack~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [3] & (!\i2c_master|byte_controller|bit_controller|c_state [5] & (\i2c_master|byte_controller|bit_controller|Equal5~0_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal1~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [3]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [5]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal5~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cmd_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cmd_ack~0 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|cmd_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~22 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~22_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [4] & (!\i2c_master|byte_controller|bit_controller|al~q  & (\i2c_master|byte_controller|bit_controller|c_state [2] & 
// \i2c_master|byte_controller|bit_controller|cmd_ack~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [4]),
	.datab(\i2c_master|byte_controller|bit_controller|al~q ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [2]),
	.datad(\i2c_master|byte_controller|bit_controller|cmd_ack~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~22 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|c_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N9
dffeas \i2c_master|byte_controller|bit_controller|c_state[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~22_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[3] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal5~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal5~1_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [5] & (!\i2c_master|byte_controller|bit_controller|c_state [4] & (!\i2c_master|byte_controller|bit_controller|c_state [2] & 
// \i2c_master|byte_controller|bit_controller|c_state [3])))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [5]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [4]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [2]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [3]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal5~1 .lut_mask = 16'h0100;
defparam \i2c_master|byte_controller|bit_controller|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~7 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~7_combout  = (\i2c_master|byte_controller|bit_controller|Equal5~1_combout  & (!\i2c_master|byte_controller|bit_controller|al~q  & (\i2c_master|byte_controller|bit_controller|Equal5~0_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal1~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal5~1_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|al~q ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal5~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~7 .lut_mask = 16'h2000;
defparam \i2c_master|byte_controller|bit_controller|c_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N21
dffeas \i2c_master|byte_controller|bit_controller|c_state[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~7_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[4] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~11 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~11_combout  = (!\i2c_master|byte_controller|bit_controller|al~q  & (\i2c_master|byte_controller|bit_controller|c_state [5] & (!\i2c_master|byte_controller|bit_controller|c_state [2] & 
// !\i2c_master|byte_controller|bit_controller|c_state [4])))

	.dataa(\i2c_master|byte_controller|bit_controller|al~q ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [5]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [2]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [4]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~11 .lut_mask = 16'h0004;
defparam \i2c_master|byte_controller|bit_controller|c_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~12 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~12_combout  = (\i2c_master|byte_controller|bit_controller|c_state~11_combout  & (\i2c_master|byte_controller|bit_controller|Equal5~0_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [3] & 
// \i2c_master|byte_controller|bit_controller|Equal1~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state~11_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|Equal5~0_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [3]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~12 .lut_mask = 16'h0800;
defparam \i2c_master|byte_controller|bit_controller|c_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N31
dffeas \i2c_master|byte_controller|bit_controller|c_state[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~12_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[6] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~10 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~10_combout  = (\i2c_master|byte_controller|bit_controller|c_state [6] & (!\i2c_master|byte_controller|bit_controller|al~q  & (!\i2c_master|byte_controller|bit_controller|c_state [7] & 
// \i2c_master|byte_controller|bit_controller|Equal9~1_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.datab(\i2c_master|byte_controller|bit_controller|al~q ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal9~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~10 .lut_mask = 16'h0200;
defparam \i2c_master|byte_controller|bit_controller|c_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N1
dffeas \i2c_master|byte_controller|bit_controller|c_state[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~10_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[7] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal1~3 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal1~3_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [7] & (!\i2c_master|byte_controller|bit_controller|c_state [6] & \i2c_master|byte_controller|bit_controller|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal1~3 .lut_mask = 16'h0300;
defparam \i2c_master|byte_controller|bit_controller|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~14 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~14_combout  = (\i2c_master|byte_controller|core_cmd [3] & (!\i2c_master|byte_controller|core_cmd [0] & (!\i2c_master|byte_controller|core_cmd [2] & !\i2c_master|byte_controller|core_cmd [1])))

	.dataa(\i2c_master|byte_controller|core_cmd [3]),
	.datab(\i2c_master|byte_controller|core_cmd [0]),
	.datac(\i2c_master|byte_controller|core_cmd [2]),
	.datad(\i2c_master|byte_controller|core_cmd [1]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~14 .lut_mask = 16'h0002;
defparam \i2c_master|byte_controller|bit_controller|c_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~15 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~15_combout  = (\i2c_master|byte_controller|bit_controller|Equal1~3_combout  & (\i2c_master|byte_controller|bit_controller|Equal1~2_combout  & (!\i2c_master|byte_controller|bit_controller|al~q  & 
// \i2c_master|byte_controller|bit_controller|c_state~14_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal1~3_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|al~q ),
	.datad(\i2c_master|byte_controller|bit_controller|c_state~14_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~15 .lut_mask = 16'h0800;
defparam \i2c_master|byte_controller|bit_controller|c_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N23
dffeas \i2c_master|byte_controller|bit_controller|c_state[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~15_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[9] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal11~3 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal11~3_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [0] & (!\i2c_master|byte_controller|bit_controller|c_state [1] & (\i2c_master|byte_controller|bit_controller|Equal5~0_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal9~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [1]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal5~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal11~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal11~3 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|Equal11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal11~4 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal11~4_combout  = (!\i2c_master|byte_controller|bit_controller|sda_chk~q  & (!\i2c_master|byte_controller|bit_controller|c_state [15] & (\i2c_master|byte_controller|bit_controller|Equal11~3_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal11~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|sda_chk~q ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [15]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal11~3_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal11~4 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal11~5 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal11~5_combout  = (\i2c_master|byte_controller|bit_controller|c_state [9] & (!\i2c_master|byte_controller|bit_controller|c_state [10] & (!\i2c_master|byte_controller|bit_controller|c_state [8] & 
// \i2c_master|byte_controller|bit_controller|Equal11~4_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [9]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [10]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [8]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal11~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal11~5 .lut_mask = 16'h0200;
defparam \i2c_master|byte_controller|bit_controller|Equal11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~13 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~13_combout  = (!\i2c_master|byte_controller|bit_controller|al~q  & \i2c_master|byte_controller|bit_controller|Equal11~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|al~q ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~5_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~13 .lut_mask = 16'h0F00;
defparam \i2c_master|byte_controller|bit_controller|c_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \i2c_master|byte_controller|bit_controller|c_state[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~13_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[10] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal10~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal10~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [9] & (!\i2c_master|byte_controller|bit_controller|c_state [10] & (\i2c_master|byte_controller|bit_controller|c_state [8] & 
// \i2c_master|byte_controller|bit_controller|Equal11~4_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [9]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [10]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [8]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal10~0 .lut_mask = 16'h1000;
defparam \i2c_master|byte_controller|bit_controller|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal18~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal18~0_combout  = (\i2c_master|byte_controller|bit_controller|sda_chk~q  & (\i2c_master|byte_controller|bit_controller|Equal1~0_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [15] & 
// \i2c_master|byte_controller|bit_controller|Equal11~2_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|sda_chk~q ),
	.datab(\i2c_master|byte_controller|bit_controller|Equal1~0_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [15]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal18~0 .lut_mask = 16'h0800;
defparam \i2c_master|byte_controller|bit_controller|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal18~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal18~1_combout  = (\i2c_master|byte_controller|bit_controller|Equal2~0_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [0] & \i2c_master|byte_controller|bit_controller|Equal18~0_combout ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|Equal2~0_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal18~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal18~1 .lut_mask = 16'h0C00;
defparam \i2c_master|byte_controller|bit_controller|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal14~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal14~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [11] & (\i2c_master|byte_controller|bit_controller|c_state [12] & (!\i2c_master|byte_controller|bit_controller|c_state [14] & 
// !\i2c_master|byte_controller|bit_controller|c_state [13])))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [11]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [12]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [14]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [13]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal14~0 .lut_mask = 16'h0004;
defparam \i2c_master|byte_controller|bit_controller|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal14~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal14~1_combout  = (\i2c_master|byte_controller|bit_controller|Equal11~1_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [15] & (\i2c_master|byte_controller|bit_controller|Equal1~0_combout  & 
// \i2c_master|byte_controller|bit_controller|Equal14~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal11~1_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [15]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal1~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal14~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal14~1 .lut_mask = 16'h2000;
defparam \i2c_master|byte_controller|bit_controller|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cmd_ack~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cmd_ack~1_combout  = (\i2c_master|byte_controller|bit_controller|Equal14~1_combout ) # ((\i2c_master|byte_controller|bit_controller|c_state [4] & (!\i2c_master|byte_controller|bit_controller|c_state [2] & 
// \i2c_master|byte_controller|bit_controller|cmd_ack~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [4]),
	.datab(\i2c_master|byte_controller|bit_controller|Equal14~1_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [2]),
	.datad(\i2c_master|byte_controller|bit_controller|cmd_ack~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cmd_ack~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cmd_ack~1 .lut_mask = 16'hCECC;
defparam \i2c_master|byte_controller|bit_controller|cmd_ack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cmd_ack~2 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cmd_ack~2_combout  = (!\i2c_master|byte_controller|bit_controller|clk_en~q  & ((\i2c_master|byte_controller|bit_controller|Equal10~0_combout ) # ((\i2c_master|byte_controller|bit_controller|Equal18~1_combout ) # 
// (\i2c_master|byte_controller|bit_controller|cmd_ack~1_combout ))))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal10~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|clk_en~q ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal18~1_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|cmd_ack~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cmd_ack~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cmd_ack~2 .lut_mask = 16'h3332;
defparam \i2c_master|byte_controller|bit_controller|cmd_ack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y4_N29
dffeas \i2c_master|byte_controller|bit_controller|cmd_ack (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cmd_ack~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cmd_ack .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cmd_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N6
cycloneive_lcell_comb \i2c_master|byte_controller|Selector5~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector5~0_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & (\i2c_master|byte_controller|c_state~13_q  & ((\i2c_master|cr [5])))) # (!\i2c_master|byte_controller|bit_controller|cmd_ack~q  & 
// (((\i2c_master|byte_controller|c_state~14_q ))))

	.dataa(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datab(\i2c_master|byte_controller|c_state~13_q ),
	.datac(\i2c_master|byte_controller|c_state~14_q ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector5~0 .lut_mask = 16'hD850;
defparam \i2c_master|byte_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N7
dffeas \i2c_master|byte_controller|c_state~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|c_state~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|c_state~14 .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|c_state~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N14
cycloneive_lcell_comb \i2c_master|byte_controller|Selector13~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector13~0_combout  = (\i2c_master|byte_controller|bit_controller|cmd_ack~q  & ((\i2c_master|byte_controller|c_state~14_q ) # ((\i2c_master|byte_controller|c_state~13_q  & !\i2c_master|cr [5]))))

	.dataa(\i2c_master|byte_controller|c_state~14_q ),
	.datab(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datac(\i2c_master|byte_controller|c_state~13_q ),
	.datad(\i2c_master|cr [5]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector13~0 .lut_mask = 16'h88C8;
defparam \i2c_master|byte_controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y2_N15
dffeas \i2c_master|byte_controller|cmd_ack (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|cmd_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|cmd_ack .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|cmd_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N16
cycloneive_lcell_comb \i2c_master|cr~1 (
// Equation(s):
// \i2c_master|cr~1_combout  = (\i2c_master|byte_controller|bit_controller|al~q  & (((!\wb_we_i~q ) # (!\i2c_master|wb_ack_o~q )))) # (!\i2c_master|byte_controller|bit_controller|al~q  & (\i2c_master|byte_controller|cmd_ack~q  & ((!\wb_we_i~q ) # 
// (!\i2c_master|wb_ack_o~q ))))

	.dataa(\i2c_master|byte_controller|bit_controller|al~q ),
	.datab(\i2c_master|byte_controller|cmd_ack~q ),
	.datac(\i2c_master|wb_ack_o~q ),
	.datad(\wb_we_i~q ),
	.cin(gnd),
	.combout(\i2c_master|cr~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|cr~1 .lut_mask = 16'h0EEE;
defparam \i2c_master|cr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N7
dffeas \i2c_master|cr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|cr~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|cr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|cr[7] .is_wysiwyg = "true";
defparam \i2c_master|cr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N30
cycloneive_lcell_comb \i2c_master|byte_controller|Selector9~4 (
// Equation(s):
// \i2c_master|byte_controller|Selector9~4_combout  = (\i2c_master|cr [7] & (\i2c_master|cr [5] & (!\i2c_master|byte_controller|cmd_ack~q  & \i2c_master|byte_controller|c_state.ST_IDLE~1_combout )))

	.dataa(\i2c_master|cr [7]),
	.datab(\i2c_master|cr [5]),
	.datac(\i2c_master|byte_controller|cmd_ack~q ),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector9~4 .lut_mask = 16'h0800;
defparam \i2c_master|byte_controller|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N10
cycloneive_lcell_comb \i2c_master|byte_controller|Selector9~2 (
// Equation(s):
// \i2c_master|byte_controller|Selector9~2_combout  = (\i2c_master|byte_controller|core_cmd [0] & ((\i2c_master|byte_controller|c_state.ST_IDLE~1_combout  & (!\i2c_master|byte_controller|go~combout )) # (!\i2c_master|byte_controller|c_state.ST_IDLE~1_combout 
//  & ((!\i2c_master|byte_controller|bit_controller|cmd_ack~q )))))

	.dataa(\i2c_master|byte_controller|go~combout ),
	.datab(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datac(\i2c_master|byte_controller|core_cmd [0]),
	.datad(\i2c_master|byte_controller|c_state.ST_IDLE~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector9~2 .lut_mask = 16'h5030;
defparam \i2c_master|byte_controller|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y2_N26
cycloneive_lcell_comb \i2c_master|byte_controller|Selector9~3 (
// Equation(s):
// \i2c_master|byte_controller|Selector9~3_combout  = (\i2c_master|byte_controller|Selector9~4_combout ) # (\i2c_master|byte_controller|Selector9~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|Selector9~4_combout ),
	.datad(\i2c_master|byte_controller|Selector9~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector9~3 .lut_mask = 16'hFFF0;
defparam \i2c_master|byte_controller|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y2_N27
dffeas \i2c_master|byte_controller|core_cmd[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector9~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|core_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|core_cmd[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|core_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~23 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~23_combout  = (!\i2c_master|byte_controller|core_cmd [0] & (\i2c_master|byte_controller|core_cmd [1] & (!\i2c_master|byte_controller|core_cmd [2] & 
// \i2c_master|byte_controller|bit_controller|c_state~4_combout )))

	.dataa(\i2c_master|byte_controller|core_cmd [0]),
	.datab(\i2c_master|byte_controller|core_cmd [1]),
	.datac(\i2c_master|byte_controller|core_cmd [2]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~23 .lut_mask = 16'h0400;
defparam \i2c_master|byte_controller|bit_controller|c_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N27
dffeas \i2c_master|byte_controller|bit_controller|c_state[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~23_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[5] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal9~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal9~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [5] & (!\i2c_master|byte_controller|bit_controller|c_state [3] & (!\i2c_master|byte_controller|bit_controller|c_state [2] & 
// !\i2c_master|byte_controller|bit_controller|c_state [4])))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [5]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [3]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [2]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [4]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal9~0 .lut_mask = 16'h0001;
defparam \i2c_master|byte_controller|bit_controller|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N30
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal9~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal9~1_combout  = (\i2c_master|byte_controller|bit_controller|Equal9~0_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [0] & (!\i2c_master|byte_controller|bit_controller|c_state [1] & 
// \i2c_master|byte_controller|bit_controller|Equal1~1_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal9~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [1]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal9~1 .lut_mask = 16'h0200;
defparam \i2c_master|byte_controller|bit_controller|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~16 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~16_combout  = (\i2c_master|byte_controller|bit_controller|Equal9~1_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [6] & (!\i2c_master|byte_controller|bit_controller|al~q  & 
// \i2c_master|byte_controller|bit_controller|c_state [7])))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal9~1_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.datac(\i2c_master|byte_controller|bit_controller|al~q ),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~16 .lut_mask = 16'h0200;
defparam \i2c_master|byte_controller|bit_controller|c_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N5
dffeas \i2c_master|byte_controller|bit_controller|c_state[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~16_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[8] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N26
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal1~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal1~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [8] & (!\i2c_master|byte_controller|bit_controller|c_state [9] & !\i2c_master|byte_controller|bit_controller|c_state [10]))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [8]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [9]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [10]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal1~0 .lut_mask = 16'h0003;
defparam \i2c_master|byte_controller|bit_controller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal17~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal17~0_combout  = (\i2c_master|byte_controller|bit_controller|Equal1~0_combout  & (\i2c_master|byte_controller|bit_controller|Equal11~2_combout  & (\i2c_master|byte_controller|bit_controller|c_state [15] & 
// \i2c_master|byte_controller|bit_controller|Equal11~1_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal1~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|Equal11~2_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [15]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal17~0 .lut_mask = 16'h8000;
defparam \i2c_master|byte_controller|bit_controller|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N26
cycloneive_lcell_comb \i2c_master|txr[0]~feeder (
// Equation(s):
// \i2c_master|txr[0]~feeder_combout  = wb_dat_i[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(wb_dat_i[0]),
	.cin(gnd),
	.combout(\i2c_master|txr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|txr[0]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master|txr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N28
cycloneive_lcell_comb \i2c_master|Decoder0~3 (
// Equation(s):
// \i2c_master|Decoder0~3_combout  = (wb_adr_i[0] & (wb_dat_i[7] & (\wb_we_i~q  & \i2c_master|wb_ack_o~q )))

	.dataa(wb_adr_i[0]),
	.datab(wb_dat_i[7]),
	.datac(\wb_we_i~q ),
	.datad(\i2c_master|wb_ack_o~q ),
	.cin(gnd),
	.combout(\i2c_master|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|Decoder0~3 .lut_mask = 16'h8000;
defparam \i2c_master|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y2_N27
dffeas \i2c_master|txr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|txr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|txr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|txr[0] .is_wysiwyg = "true";
defparam \i2c_master|txr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \SDA~input (
	.i(SDA),
	.ibar(gnd),
	.o(\SDA~input_o ));
// synopsys translate_off
defparam \SDA~input .bus_hold = "false";
defparam \SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y3_N9
dffeas \i2c_master|byte_controller|bit_controller|cSDA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SDA~input_o ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cSDA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cSDA[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cSDA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N25
dffeas \i2c_master|byte_controller|bit_controller|cSDA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master|byte_controller|bit_controller|cSDA [0]),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cSDA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cSDA[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cSDA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|fSDA[0]~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|fSDA[0]~0_combout  = !\i2c_master|byte_controller|bit_controller|cSDA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|cSDA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|fSDA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSDA[0]~0 .lut_mask = 16'h0F0F;
defparam \i2c_master|byte_controller|bit_controller|fSDA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N29
dffeas \i2c_master|byte_controller|bit_controller|fSDA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|fSDA[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|fSDA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSDA[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|fSDA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|fSDA[1]~feeder (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|fSDA[1]~feeder_combout  = \i2c_master|byte_controller|bit_controller|fSDA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|fSDA [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|fSDA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSDA[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master|byte_controller|bit_controller|fSDA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N23
dffeas \i2c_master|byte_controller|bit_controller|fSDA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|fSDA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|fSDA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSDA[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|fSDA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|fSDA[2]~feeder (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|fSDA[2]~feeder_combout  = \i2c_master|byte_controller|bit_controller|fSDA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|fSDA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|fSDA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSDA[2]~feeder .lut_mask = 16'hF0F0;
defparam \i2c_master|byte_controller|bit_controller|fSDA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N3
dffeas \i2c_master|byte_controller|bit_controller|fSDA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|fSDA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|WideNor1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|fSDA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|fSDA[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|fSDA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N0
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sSDA~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sSDA~0_combout  = (\i2c_master|byte_controller|bit_controller|fSDA [0] & ((\i2c_master|byte_controller|bit_controller|fSDA [1]) # (\i2c_master|byte_controller|bit_controller|fSDA [2]))) # 
// (!\i2c_master|byte_controller|bit_controller|fSDA [0] & (\i2c_master|byte_controller|bit_controller|fSDA [1] & \i2c_master|byte_controller|bit_controller|fSDA [2]))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|fSDA [0]),
	.datac(\i2c_master|byte_controller|bit_controller|fSDA [1]),
	.datad(\i2c_master|byte_controller|bit_controller|fSDA [2]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sSDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sSDA~0 .lut_mask = 16'hFCC0;
defparam \i2c_master|byte_controller|bit_controller|sSDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N1
dffeas \i2c_master|byte_controller|bit_controller|sSDA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|sSDA~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|sSDA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sSDA .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|sSDA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|dout~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|dout~0_combout  = (\i2c_master|byte_controller|bit_controller|dSCL~q  & ((\i2c_master|byte_controller|bit_controller|sSCL~q  & (\i2c_master|byte_controller|bit_controller|dout~q )) # 
// (!\i2c_master|byte_controller|bit_controller|sSCL~q  & ((!\i2c_master|byte_controller|bit_controller|sSDA~q ))))) # (!\i2c_master|byte_controller|bit_controller|dSCL~q  & (((\i2c_master|byte_controller|bit_controller|dout~q ))))

	.dataa(\i2c_master|byte_controller|bit_controller|dSCL~q ),
	.datab(\i2c_master|byte_controller|bit_controller|sSCL~q ),
	.datac(\i2c_master|byte_controller|bit_controller|dout~q ),
	.datad(\i2c_master|byte_controller|bit_controller|sSDA~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|dout~0 .lut_mask = 16'hD0F2;
defparam \i2c_master|byte_controller|bit_controller|dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N29
dffeas \i2c_master|byte_controller|bit_controller|dout (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|dout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|dout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|dout .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|dout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N16
cycloneive_lcell_comb \i2c_master|byte_controller|sr~8 (
// Equation(s):
// \i2c_master|byte_controller|sr~8_combout  = (\i2c_master|byte_controller|ld~q  & (\i2c_master|txr [0])) # (!\i2c_master|byte_controller|ld~q  & ((\i2c_master|byte_controller|bit_controller|dout~q )))

	.dataa(gnd),
	.datab(\i2c_master|txr [0]),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|byte_controller|bit_controller|dout~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~8 .lut_mask = 16'hCFC0;
defparam \i2c_master|byte_controller|sr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N17
dffeas \i2c_master|byte_controller|sr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~8_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[0] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N10
cycloneive_lcell_comb \i2c_master|byte_controller|sr~7 (
// Equation(s):
// \i2c_master|byte_controller|sr~7_combout  = (\i2c_master|byte_controller|ld~q  & ((\i2c_master|txr [0]))) # (!\i2c_master|byte_controller|ld~q  & (\i2c_master|byte_controller|sr [0]))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|sr [0]),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|txr [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~7 .lut_mask = 16'hFC0C;
defparam \i2c_master|byte_controller|sr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N11
dffeas \i2c_master|byte_controller|sr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~7_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[1] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N8
cycloneive_lcell_comb \i2c_master|byte_controller|sr~6 (
// Equation(s):
// \i2c_master|byte_controller|sr~6_combout  = (!\i2c_master|byte_controller|ld~q  & \i2c_master|byte_controller|sr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|byte_controller|sr [1]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~6 .lut_mask = 16'h0F00;
defparam \i2c_master|byte_controller|sr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N9
dffeas \i2c_master|byte_controller|sr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~6_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[2] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N18
cycloneive_lcell_comb \i2c_master|byte_controller|sr~5 (
// Equation(s):
// \i2c_master|byte_controller|sr~5_combout  = (\i2c_master|byte_controller|sr [2] & !\i2c_master|byte_controller|ld~q )

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|sr [2]),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~5 .lut_mask = 16'h0C0C;
defparam \i2c_master|byte_controller|sr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N19
dffeas \i2c_master|byte_controller|sr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~5_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[3] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N12
cycloneive_lcell_comb \i2c_master|byte_controller|sr~4 (
// Equation(s):
// \i2c_master|byte_controller|sr~4_combout  = (!\i2c_master|byte_controller|ld~q  & \i2c_master|byte_controller|sr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|byte_controller|sr [3]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~4 .lut_mask = 16'h0F00;
defparam \i2c_master|byte_controller|sr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N13
dffeas \i2c_master|byte_controller|sr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~4_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[4] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N30
cycloneive_lcell_comb \i2c_master|byte_controller|sr~3 (
// Equation(s):
// \i2c_master|byte_controller|sr~3_combout  = (\i2c_master|byte_controller|ld~q  & ((\i2c_master|txr [0]))) # (!\i2c_master|byte_controller|ld~q  & (\i2c_master|byte_controller|sr [4]))

	.dataa(\i2c_master|byte_controller|sr [4]),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|txr [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~3 .lut_mask = 16'hFA0A;
defparam \i2c_master|byte_controller|sr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N31
dffeas \i2c_master|byte_controller|sr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~3_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[5] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N4
cycloneive_lcell_comb \i2c_master|byte_controller|sr~2 (
// Equation(s):
// \i2c_master|byte_controller|sr~2_combout  = (\i2c_master|byte_controller|ld~q  & ((\i2c_master|txr [0]))) # (!\i2c_master|byte_controller|ld~q  & (\i2c_master|byte_controller|sr [5]))

	.dataa(\i2c_master|byte_controller|sr [5]),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|txr [0]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~2 .lut_mask = 16'hFA0A;
defparam \i2c_master|byte_controller|sr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N5
dffeas \i2c_master|byte_controller|sr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[6] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N16
cycloneive_lcell_comb \i2c_master|txr[7]~feeder (
// Equation(s):
// \i2c_master|txr[7]~feeder_combout  = wb_dat_i[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(wb_dat_i[7]),
	.cin(gnd),
	.combout(\i2c_master|txr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|txr[7]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master|txr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y2_N17
dffeas \i2c_master|txr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|txr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|txr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|txr[7] .is_wysiwyg = "true";
defparam \i2c_master|txr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N24
cycloneive_lcell_comb \i2c_master|byte_controller|sr~1 (
// Equation(s):
// \i2c_master|byte_controller|sr~1_combout  = (\i2c_master|byte_controller|ld~q  & ((\i2c_master|txr [7]))) # (!\i2c_master|byte_controller|ld~q  & (\i2c_master|byte_controller|sr [6]))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|sr [6]),
	.datac(\i2c_master|byte_controller|ld~q ),
	.datad(\i2c_master|txr [7]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|sr~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|sr~1 .lut_mask = 16'hFC0C;
defparam \i2c_master|byte_controller|sr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N25
dffeas \i2c_master|byte_controller|sr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|sr~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|sr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|sr[7] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y2_N26
cycloneive_lcell_comb \i2c_master|byte_controller|Selector12~0 (
// Equation(s):
// \i2c_master|byte_controller|Selector12~0_combout  = (\i2c_master|byte_controller|c_state~13_q  & (\i2c_master|byte_controller|bit_controller|cmd_ack~q )) # (!\i2c_master|byte_controller|c_state~13_q  & (\i2c_master|byte_controller|sr [7] & 
// ((!\i2c_master|byte_controller|c_state~11_q ) # (!\i2c_master|byte_controller|bit_controller|cmd_ack~q ))))

	.dataa(\i2c_master|byte_controller|bit_controller|cmd_ack~q ),
	.datab(\i2c_master|byte_controller|c_state~11_q ),
	.datac(\i2c_master|byte_controller|c_state~13_q ),
	.datad(\i2c_master|byte_controller|sr [7]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|Selector12~0 .lut_mask = 16'hA7A0;
defparam \i2c_master|byte_controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y2_N27
dffeas \i2c_master|byte_controller|core_txd (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\i2c_master|byte_controller|bit_controller|al~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|core_txd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|core_txd .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|core_txd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sda_oen~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sda_oen~1_combout  = (\i2c_master|byte_controller|bit_controller|Equal18~1_combout ) # ((\i2c_master|byte_controller|bit_controller|Equal15~1_combout  & (!\i2c_master|byte_controller|bit_controller|c_state [14] & 
// \i2c_master|byte_controller|bit_controller|Equal15~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal15~1_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [14]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal15~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal18~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sda_oen~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_oen~1 .lut_mask = 16'hFF20;
defparam \i2c_master|byte_controller|bit_controller|sda_oen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sda_oen~2 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sda_oen~2_combout  = (\i2c_master|byte_controller|core_txd~q  & ((\i2c_master|byte_controller|bit_controller|Equal17~0_combout ) # ((\i2c_master|byte_controller|bit_controller|sda_oen~1_combout ) # 
// (\i2c_master|byte_controller|bit_controller|Equal16~0_combout ))))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal17~0_combout ),
	.datab(\i2c_master|byte_controller|core_txd~q ),
	.datac(\i2c_master|byte_controller|bit_controller|sda_oen~1_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal16~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sda_oen~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_oen~2 .lut_mask = 16'hCCC8;
defparam \i2c_master|byte_controller|bit_controller|sda_oen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal2~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal2~1_combout  = (\i2c_master|byte_controller|bit_controller|Equal2~0_combout  & (\i2c_master|byte_controller|bit_controller|c_state [0] & \i2c_master|byte_controller|bit_controller|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|Equal2~0_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [0]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal2~1 .lut_mask = 16'hC000;
defparam \i2c_master|byte_controller|bit_controller|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N8
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Selector1~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Selector1~0_combout  = (!\i2c_master|byte_controller|bit_controller|sda_oen~q  & (\i2c_master|byte_controller|bit_controller|Equal1~3_combout  & \i2c_master|byte_controller|bit_controller|Equal1~2_combout ))

	.dataa(\i2c_master|byte_controller|bit_controller|sda_oen~q ),
	.datab(\i2c_master|byte_controller|bit_controller|Equal1~3_combout ),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Selector1~0 .lut_mask = 16'h4400;
defparam \i2c_master|byte_controller|bit_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sda_oen~3 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sda_oen~3_combout  = (\i2c_master|byte_controller|bit_controller|Equal2~1_combout ) # ((\i2c_master|byte_controller|bit_controller|Selector1~0_combout ) # 
// ((\i2c_master|byte_controller|bit_controller|Equal14~1_combout ) # (\i2c_master|byte_controller|bit_controller|Equal11~5_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal2~1_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|Selector1~0_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal14~1_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~5_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sda_oen~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_oen~3 .lut_mask = 16'hFFFE;
defparam \i2c_master|byte_controller|bit_controller|sda_oen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal12~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal12~0_combout  = (!\i2c_master|byte_controller|bit_controller|c_state [9] & (\i2c_master|byte_controller|bit_controller|c_state [10] & (!\i2c_master|byte_controller|bit_controller|c_state [8] & 
// \i2c_master|byte_controller|bit_controller|Equal11~4_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [9]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [10]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [8]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal11~4_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal12~0 .lut_mask = 16'h0400;
defparam \i2c_master|byte_controller|bit_controller|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N20
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sda_oen~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sda_oen~0_combout  = (!\i2c_master|byte_controller|bit_controller|Equal3~0_combout  & (!\i2c_master|byte_controller|bit_controller|al~q  & (!\i2c_master|byte_controller|bit_controller|Equal12~0_combout  & 
// !\i2c_master|byte_controller|bit_controller|Equal10~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal3~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|al~q ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal12~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal10~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sda_oen~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_oen~0 .lut_mask = 16'h0001;
defparam \i2c_master|byte_controller|bit_controller|sda_oen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N6
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sda_oen~4 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sda_oen~4_combout  = (!\i2c_master|byte_controller|bit_controller|Equal13~0_combout  & (!\i2c_master|byte_controller|bit_controller|sda_oen~2_combout  & 
// (!\i2c_master|byte_controller|bit_controller|sda_oen~3_combout  & \i2c_master|byte_controller|bit_controller|sda_oen~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal13~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|sda_oen~2_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|sda_oen~3_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|sda_oen~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sda_oen~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_oen~4 .lut_mask = 16'h0100;
defparam \i2c_master|byte_controller|bit_controller|sda_oen~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N7
dffeas \i2c_master|byte_controller|bit_controller|sda_oen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|sda_oen~4_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|sda_oen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sda_oen .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|sda_oen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N12
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~6 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~6_combout  = (!\i2c_master|byte_controller|core_cmd [2] & (!\i2c_master|byte_controller|core_cmd [0] & \i2c_master|byte_controller|core_cmd [1]))

	.dataa(\i2c_master|byte_controller|core_cmd [2]),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|core_cmd [0]),
	.datad(\i2c_master|byte_controller|core_cmd [1]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~6 .lut_mask = 16'h0500;
defparam \i2c_master|byte_controller|bit_controller|c_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|cmd_stop~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|cmd_stop~0_combout  = (\i2c_master|byte_controller|bit_controller|clk_en~q  & (((\i2c_master|byte_controller|bit_controller|cmd_stop~q )))) # (!\i2c_master|byte_controller|bit_controller|clk_en~q  & 
// (\i2c_master|byte_controller|bit_controller|c_state~6_combout  & ((!\i2c_master|byte_controller|core_cmd [3]))))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state~6_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|clk_en~q ),
	.datac(\i2c_master|byte_controller|bit_controller|cmd_stop~q ),
	.datad(\i2c_master|byte_controller|core_cmd [3]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|cmd_stop~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cmd_stop~0 .lut_mask = 16'hC0E2;
defparam \i2c_master|byte_controller|bit_controller|cmd_stop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N23
dffeas \i2c_master|byte_controller|bit_controller|cmd_stop (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|cmd_stop~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|cmd_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|cmd_stop .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|cmd_stop .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y4_N9
dffeas \i2c_master|byte_controller|bit_controller|dSDA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master|byte_controller|bit_controller|sSDA~q ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|dSDA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|dSDA .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|dSDA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N16
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|sto_condition~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|sto_condition~0_combout  = (\i2c_master|byte_controller|bit_controller|dSDA~q  & (!\i2c_master|byte_controller|bit_controller|sSCL~q  & !\i2c_master|byte_controller|bit_controller|sSDA~q ))

	.dataa(\i2c_master|byte_controller|bit_controller|dSDA~q ),
	.datab(\i2c_master|byte_controller|bit_controller|sSCL~q ),
	.datac(gnd),
	.datad(\i2c_master|byte_controller|bit_controller|sSDA~q ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|sto_condition~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sto_condition~0 .lut_mask = 16'h0022;
defparam \i2c_master|byte_controller|bit_controller|sto_condition~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N17
dffeas \i2c_master|byte_controller|bit_controller|sto_condition (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|sto_condition~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|sto_condition~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|sto_condition .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|sto_condition .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|al~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|al~0_combout  = (!\i2c_master|byte_controller|bit_controller|cmd_stop~q  & (\i2c_master|byte_controller|bit_controller|sto_condition~q  & ((!\i2c_master|byte_controller|bit_controller|Equal1~2_combout ) # 
// (!\i2c_master|byte_controller|bit_controller|Equal1~3_combout ))))

	.dataa(\i2c_master|byte_controller|bit_controller|cmd_stop~q ),
	.datab(\i2c_master|byte_controller|bit_controller|sto_condition~q ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal1~3_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|al~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|al~0 .lut_mask = 16'h0444;
defparam \i2c_master|byte_controller|bit_controller|al~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|al~1 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|al~1_combout  = (\i2c_master|byte_controller|bit_controller|al~0_combout ) # ((!\i2c_master|byte_controller|bit_controller|sda_oen~q  & (\i2c_master|byte_controller|bit_controller|sda_chk~q  & 
// \i2c_master|byte_controller|bit_controller|sSDA~q )))

	.dataa(\i2c_master|byte_controller|bit_controller|sda_oen~q ),
	.datab(\i2c_master|byte_controller|bit_controller|sda_chk~q ),
	.datac(\i2c_master|byte_controller|bit_controller|sSDA~q ),
	.datad(\i2c_master|byte_controller|bit_controller|al~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|al~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|al~1 .lut_mask = 16'hFF40;
defparam \i2c_master|byte_controller|bit_controller|al~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N3
dffeas \i2c_master|byte_controller|bit_controller|al (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|al~1_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|al~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|al .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|al .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y3_N18
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|c_state~19 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|c_state~19_combout  = (!\i2c_master|byte_controller|bit_controller|al~q  & \i2c_master|byte_controller|bit_controller|Equal12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|al~q ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal12~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|c_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state~19 .lut_mask = 16'h0F00;
defparam \i2c_master|byte_controller|bit_controller|c_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y3_N19
dffeas \i2c_master|byte_controller|bit_controller|c_state[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|c_state~19_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|c_state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|c_state[11] .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|c_state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N22
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal13~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal13~0_combout  = (\i2c_master|byte_controller|bit_controller|c_state [11] & (!\i2c_master|byte_controller|bit_controller|c_state [13] & (!\i2c_master|byte_controller|bit_controller|c_state [14] & 
// \i2c_master|byte_controller|bit_controller|Equal15~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [11]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [13]),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [14]),
	.datad(\i2c_master|byte_controller|bit_controller|Equal15~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal13~0 .lut_mask = 16'h0200;
defparam \i2c_master|byte_controller|bit_controller|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y4_N10
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|scl_oen~9 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|scl_oen~9_combout  = (\i2c_master|byte_controller|bit_controller|c_state [6] & (!\i2c_master|byte_controller|bit_controller|c_state [7] & (\i2c_master|byte_controller|bit_controller|Equal9~0_combout ))) # 
// (!\i2c_master|byte_controller|bit_controller|c_state [6] & ((\i2c_master|byte_controller|bit_controller|c_state [7] & (\i2c_master|byte_controller|bit_controller|Equal9~0_combout )) # (!\i2c_master|byte_controller|bit_controller|c_state [7] & 
// ((\i2c_master|byte_controller|bit_controller|Equal5~1_combout )))))

	.dataa(\i2c_master|byte_controller|bit_controller|c_state [6]),
	.datab(\i2c_master|byte_controller|bit_controller|c_state [7]),
	.datac(\i2c_master|byte_controller|bit_controller|Equal9~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal5~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|scl_oen~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|scl_oen~9 .lut_mask = 16'h7160;
defparam \i2c_master|byte_controller|bit_controller|scl_oen~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N14
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|scl_oen~5 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|scl_oen~5_combout  = (\i2c_master|byte_controller|bit_controller|scl_oen~q  & ((\i2c_master|byte_controller|bit_controller|Equal2~1_combout ))) # (!\i2c_master|byte_controller|bit_controller|scl_oen~q  & 
// (\i2c_master|byte_controller|bit_controller|Equal1~3_combout  & !\i2c_master|byte_controller|bit_controller|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\i2c_master|byte_controller|bit_controller|scl_oen~q ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal1~3_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|scl_oen~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|scl_oen~5 .lut_mask = 16'hCC30;
defparam \i2c_master|byte_controller|bit_controller|scl_oen~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N4
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|scl_oen~6 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|scl_oen~6_combout  = (\i2c_master|byte_controller|bit_controller|Equal1~2_combout  & ((\i2c_master|byte_controller|bit_controller|scl_oen~9_combout ) # 
// (\i2c_master|byte_controller|bit_controller|scl_oen~5_combout  $ (\i2c_master|byte_controller|bit_controller|Equal2~1_combout )))) # (!\i2c_master|byte_controller|bit_controller|Equal1~2_combout  & 
// (((!\i2c_master|byte_controller|bit_controller|scl_oen~5_combout  & \i2c_master|byte_controller|bit_controller|Equal2~1_combout ))))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal1~2_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|scl_oen~9_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|scl_oen~5_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|Equal2~1_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|scl_oen~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|scl_oen~6 .lut_mask = 16'h8FA8;
defparam \i2c_master|byte_controller|bit_controller|scl_oen~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N2
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|Equal4~0 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|Equal4~0_combout  = (\i2c_master|byte_controller|bit_controller|c_state [2] & !\i2c_master|byte_controller|bit_controller|c_state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master|byte_controller|bit_controller|c_state [2]),
	.datad(\i2c_master|byte_controller|bit_controller|c_state [4]),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|Equal4~0 .lut_mask = 16'h00F0;
defparam \i2c_master|byte_controller|bit_controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|scl_oen~4 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|scl_oen~4_combout  = (\i2c_master|byte_controller|bit_controller|Equal17~0_combout ) # ((\i2c_master|byte_controller|bit_controller|Equal16~0_combout ) # 
// ((\i2c_master|byte_controller|bit_controller|Equal4~0_combout  & \i2c_master|byte_controller|bit_controller|cmd_ack~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal4~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|Equal17~0_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|Equal16~0_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|cmd_ack~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|scl_oen~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|scl_oen~4 .lut_mask = 16'hFEFC;
defparam \i2c_master|byte_controller|bit_controller|scl_oen~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N24
cycloneive_lcell_comb \i2c_master|byte_controller|bit_controller|scl_oen~7 (
// Equation(s):
// \i2c_master|byte_controller|bit_controller|scl_oen~7_combout  = (!\i2c_master|byte_controller|bit_controller|Equal13~0_combout  & (!\i2c_master|byte_controller|bit_controller|scl_oen~6_combout  & 
// (!\i2c_master|byte_controller|bit_controller|scl_oen~4_combout  & \i2c_master|byte_controller|bit_controller|sda_oen~0_combout )))

	.dataa(\i2c_master|byte_controller|bit_controller|Equal13~0_combout ),
	.datab(\i2c_master|byte_controller|bit_controller|scl_oen~6_combout ),
	.datac(\i2c_master|byte_controller|bit_controller|scl_oen~4_combout ),
	.datad(\i2c_master|byte_controller|bit_controller|sda_oen~0_combout ),
	.cin(gnd),
	.combout(\i2c_master|byte_controller|bit_controller|scl_oen~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|scl_oen~7 .lut_mask = 16'h0100;
defparam \i2c_master|byte_controller|bit_controller|scl_oen~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N25
dffeas \i2c_master|byte_controller|bit_controller|scl_oen (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\i2c_master|byte_controller|bit_controller|scl_oen~7_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master|byte_controller|bit_controller|scl_oen~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master|byte_controller|bit_controller|scl_oen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master|byte_controller|bit_controller|scl_oen .is_wysiwyg = "true";
defparam \i2c_master|byte_controller|bit_controller|scl_oen .power_up = "low";
// synopsys translate_on

assign SCL = \SCL~output_o ;

assign SDA = \SDA~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
