
DAQ_DaughterBoards.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c80c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  0800c9ec  0800c9ec  0000d9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cba4  0800cba4  0000e050  2**0
                  CONTENTS
  4 .ARM          00000008  0800cba4  0800cba4  0000dba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbac  0800cbac  0000e050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbac  0800cbac  0000dbac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cbb0  0800cbb0  0000dbb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  0800cbb4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000110dc  20000050  0800cc04  0000e050  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001112c  0800cc04  0000e12c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e050  2**0
                  CONTENTS, READONLY
 12 .debug_info   000372d2  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008d49  00000000  00000000  00045352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002748  00000000  00000000  0004e0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d28  00000000  00000000  000507e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033cda  00000000  00000000  00052510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000404f3  00000000  00000000  000861ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001284ef  00000000  00000000  000c66dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001eebcc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009888  00000000  00000000  001eec10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000fd  00000000  00000000  001f8498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000050 	.word	0x20000050
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c9d4 	.word	0x0800c9d4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000054 	.word	0x20000054
 800021c:	0800c9d4 	.word	0x0800c9d4

08000220 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000220:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000222:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000226:	4919      	ldr	r1, [pc, #100]	@ (800028c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000228:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800022c:	4818      	ldr	r0, [pc, #96]	@ (8000290 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800022e:	4917      	ldr	r1, [pc, #92]	@ (800028c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000230:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000232:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000234:	4817      	ldr	r0, [pc, #92]	@ (8000294 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000236:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000238:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800023c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800023e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000242:	4915      	ldr	r1, [pc, #84]	@ (8000298 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000244:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000246:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800024a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800024c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000250:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000254:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000258:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800025c:	490f      	ldr	r1, [pc, #60]	@ (800029c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800025e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000262:	4770      	bx	lr

08000264 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000264:	f7ff bffe 	b.w	8000264 <__tx_BadHandler>

08000268 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000268:	f7ff bffe 	b.w	8000268 <__tx_HardfaultHandler>

0800026c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800026c:	f7ff bffe 	b.w	800026c <__tx_SVCallHandler>

08000270 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000270:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000272:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000276:	4770      	bx	lr

08000278 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000278:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800027a:	f000 f891 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800027e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000282:	4770      	bx	lr

08000284 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000284:	f7ff bffe 	b.w	8000284 <__tx_NMIHandler>

08000288 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000288:	f7ff bffe 	b.w	8000288 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800028c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000290:	20010b20 	.word	0x20010b20
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000294:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000298:	0002980f 	.word	0x0002980f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800029c:	40ff0000 	.word	0x40ff0000

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20010bbc 	.word	0x20010bbc
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	20010b24 	.word	0x20010b24
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20010b28 	.word	0x20010b28
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20011128 	.word	0x20011128

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00b fc6f 	bl	800bcdc <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00b fa7c 	bl	800b900 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20010bc8 	.word	0x20010bc8
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20011128 	.word	0x20011128
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20010bcc 	.word	0x20010bcc
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20010c58 	.word	0x20010c58
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20010c5c 	.word	0x20010c5c
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20010c54 	.word	0x20010c54
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20010c50 	.word	0x20010c50
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20010bbc 	.word	0x20010bbc
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	20010b24 	.word	0x20010b24
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20010b28 	.word	0x20010b28
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <__aeabi_drsub>:
 8000458:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800045c:	e002      	b.n	8000464 <__adddf3>
 800045e:	bf00      	nop

08000460 <__aeabi_dsub>:
 8000460:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000464 <__adddf3>:
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800046a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800046e:	ea94 0f05 	teq	r4, r5
 8000472:	bf08      	it	eq
 8000474:	ea90 0f02 	teqeq	r0, r2
 8000478:	bf1f      	itttt	ne
 800047a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800047e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000482:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000486:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048a:	f000 80e2 	beq.w	8000652 <__adddf3+0x1ee>
 800048e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000492:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000496:	bfb8      	it	lt
 8000498:	426d      	neglt	r5, r5
 800049a:	dd0c      	ble.n	80004b6 <__adddf3+0x52>
 800049c:	442c      	add	r4, r5
 800049e:	ea80 0202 	eor.w	r2, r0, r2
 80004a2:	ea81 0303 	eor.w	r3, r1, r3
 80004a6:	ea82 0000 	eor.w	r0, r2, r0
 80004aa:	ea83 0101 	eor.w	r1, r3, r1
 80004ae:	ea80 0202 	eor.w	r2, r0, r2
 80004b2:	ea81 0303 	eor.w	r3, r1, r3
 80004b6:	2d36      	cmp	r5, #54	@ 0x36
 80004b8:	bf88      	it	hi
 80004ba:	bd30      	pophi	{r4, r5, pc}
 80004bc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004cc:	d002      	beq.n	80004d4 <__adddf3+0x70>
 80004ce:	4240      	negs	r0, r0
 80004d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x84>
 80004e2:	4252      	negs	r2, r2
 80004e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004e8:	ea94 0f05 	teq	r4, r5
 80004ec:	f000 80a7 	beq.w	800063e <__adddf3+0x1da>
 80004f0:	f1a4 0401 	sub.w	r4, r4, #1
 80004f4:	f1d5 0e20 	rsbs	lr, r5, #32
 80004f8:	db0d      	blt.n	8000516 <__adddf3+0xb2>
 80004fa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004fe:	fa22 f205 	lsr.w	r2, r2, r5
 8000502:	1880      	adds	r0, r0, r2
 8000504:	f141 0100 	adc.w	r1, r1, #0
 8000508:	fa03 f20e 	lsl.w	r2, r3, lr
 800050c:	1880      	adds	r0, r0, r2
 800050e:	fa43 f305 	asr.w	r3, r3, r5
 8000512:	4159      	adcs	r1, r3
 8000514:	e00e      	b.n	8000534 <__adddf3+0xd0>
 8000516:	f1a5 0520 	sub.w	r5, r5, #32
 800051a:	f10e 0e20 	add.w	lr, lr, #32
 800051e:	2a01      	cmp	r2, #1
 8000520:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000524:	bf28      	it	cs
 8000526:	f04c 0c02 	orrcs.w	ip, ip, #2
 800052a:	fa43 f305 	asr.w	r3, r3, r5
 800052e:	18c0      	adds	r0, r0, r3
 8000530:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000534:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000538:	d507      	bpl.n	800054a <__adddf3+0xe6>
 800053a:	f04f 0e00 	mov.w	lr, #0
 800053e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000542:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000546:	eb6e 0101 	sbc.w	r1, lr, r1
 800054a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800054e:	d31b      	bcc.n	8000588 <__adddf3+0x124>
 8000550:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000554:	d30c      	bcc.n	8000570 <__adddf3+0x10c>
 8000556:	0849      	lsrs	r1, r1, #1
 8000558:	ea5f 0030 	movs.w	r0, r0, rrx
 800055c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000560:	f104 0401 	add.w	r4, r4, #1
 8000564:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000568:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800056c:	f080 809a 	bcs.w	80006a4 <__adddf3+0x240>
 8000570:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	ea41 0105 	orr.w	r1, r1, r5
 8000586:	bd30      	pop	{r4, r5, pc}
 8000588:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800058c:	4140      	adcs	r0, r0
 800058e:	eb41 0101 	adc.w	r1, r1, r1
 8000592:	3c01      	subs	r4, #1
 8000594:	bf28      	it	cs
 8000596:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800059a:	d2e9      	bcs.n	8000570 <__adddf3+0x10c>
 800059c:	f091 0f00 	teq	r1, #0
 80005a0:	bf04      	itt	eq
 80005a2:	4601      	moveq	r1, r0
 80005a4:	2000      	moveq	r0, #0
 80005a6:	fab1 f381 	clz	r3, r1
 80005aa:	bf08      	it	eq
 80005ac:	3320      	addeq	r3, #32
 80005ae:	f1a3 030b 	sub.w	r3, r3, #11
 80005b2:	f1b3 0220 	subs.w	r2, r3, #32
 80005b6:	da0c      	bge.n	80005d2 <__adddf3+0x16e>
 80005b8:	320c      	adds	r2, #12
 80005ba:	dd08      	ble.n	80005ce <__adddf3+0x16a>
 80005bc:	f102 0c14 	add.w	ip, r2, #20
 80005c0:	f1c2 020c 	rsb	r2, r2, #12
 80005c4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005c8:	fa21 f102 	lsr.w	r1, r1, r2
 80005cc:	e00c      	b.n	80005e8 <__adddf3+0x184>
 80005ce:	f102 0214 	add.w	r2, r2, #20
 80005d2:	bfd8      	it	le
 80005d4:	f1c2 0c20 	rsble	ip, r2, #32
 80005d8:	fa01 f102 	lsl.w	r1, r1, r2
 80005dc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e0:	bfdc      	itt	le
 80005e2:	ea41 010c 	orrle.w	r1, r1, ip
 80005e6:	4090      	lslle	r0, r2
 80005e8:	1ae4      	subs	r4, r4, r3
 80005ea:	bfa2      	ittt	ge
 80005ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f0:	4329      	orrge	r1, r5
 80005f2:	bd30      	popge	{r4, r5, pc}
 80005f4:	ea6f 0404 	mvn.w	r4, r4
 80005f8:	3c1f      	subs	r4, #31
 80005fa:	da1c      	bge.n	8000636 <__adddf3+0x1d2>
 80005fc:	340c      	adds	r4, #12
 80005fe:	dc0e      	bgt.n	800061e <__adddf3+0x1ba>
 8000600:	f104 0414 	add.w	r4, r4, #20
 8000604:	f1c4 0220 	rsb	r2, r4, #32
 8000608:	fa20 f004 	lsr.w	r0, r0, r4
 800060c:	fa01 f302 	lsl.w	r3, r1, r2
 8000610:	ea40 0003 	orr.w	r0, r0, r3
 8000614:	fa21 f304 	lsr.w	r3, r1, r4
 8000618:	ea45 0103 	orr.w	r1, r5, r3
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	f1c4 040c 	rsb	r4, r4, #12
 8000622:	f1c4 0220 	rsb	r2, r4, #32
 8000626:	fa20 f002 	lsr.w	r0, r0, r2
 800062a:	fa01 f304 	lsl.w	r3, r1, r4
 800062e:	ea40 0003 	orr.w	r0, r0, r3
 8000632:	4629      	mov	r1, r5
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	fa21 f004 	lsr.w	r0, r1, r4
 800063a:	4629      	mov	r1, r5
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	f094 0f00 	teq	r4, #0
 8000642:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000646:	bf06      	itte	eq
 8000648:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800064c:	3401      	addeq	r4, #1
 800064e:	3d01      	subne	r5, #1
 8000650:	e74e      	b.n	80004f0 <__adddf3+0x8c>
 8000652:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000656:	bf18      	it	ne
 8000658:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800065c:	d029      	beq.n	80006b2 <__adddf3+0x24e>
 800065e:	ea94 0f05 	teq	r4, r5
 8000662:	bf08      	it	eq
 8000664:	ea90 0f02 	teqeq	r0, r2
 8000668:	d005      	beq.n	8000676 <__adddf3+0x212>
 800066a:	ea54 0c00 	orrs.w	ip, r4, r0
 800066e:	bf04      	itt	eq
 8000670:	4619      	moveq	r1, r3
 8000672:	4610      	moveq	r0, r2
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea91 0f03 	teq	r1, r3
 800067a:	bf1e      	ittt	ne
 800067c:	2100      	movne	r1, #0
 800067e:	2000      	movne	r0, #0
 8000680:	bd30      	popne	{r4, r5, pc}
 8000682:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000686:	d105      	bne.n	8000694 <__adddf3+0x230>
 8000688:	0040      	lsls	r0, r0, #1
 800068a:	4149      	adcs	r1, r1
 800068c:	bf28      	it	cs
 800068e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000692:	bd30      	pop	{r4, r5, pc}
 8000694:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000698:	bf3c      	itt	cc
 800069a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800069e:	bd30      	popcc	{r4, r5, pc}
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006ac:	f04f 0000 	mov.w	r0, #0
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006b6:	bf1a      	itte	ne
 80006b8:	4619      	movne	r1, r3
 80006ba:	4610      	movne	r0, r2
 80006bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c0:	bf1c      	itt	ne
 80006c2:	460b      	movne	r3, r1
 80006c4:	4602      	movne	r2, r0
 80006c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ca:	bf06      	itte	eq
 80006cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d0:	ea91 0f03 	teqeq	r1, r3
 80006d4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	bf00      	nop

080006dc <__aeabi_ui2d>:
 80006dc:	f090 0f00 	teq	r0, #0
 80006e0:	bf04      	itt	eq
 80006e2:	2100      	moveq	r1, #0
 80006e4:	4770      	bxeq	lr
 80006e6:	b530      	push	{r4, r5, lr}
 80006e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006f0:	f04f 0500 	mov.w	r5, #0
 80006f4:	f04f 0100 	mov.w	r1, #0
 80006f8:	e750      	b.n	800059c <__adddf3+0x138>
 80006fa:	bf00      	nop

080006fc <__aeabi_i2d>:
 80006fc:	f090 0f00 	teq	r0, #0
 8000700:	bf04      	itt	eq
 8000702:	2100      	moveq	r1, #0
 8000704:	4770      	bxeq	lr
 8000706:	b530      	push	{r4, r5, lr}
 8000708:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800070c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000710:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000714:	bf48      	it	mi
 8000716:	4240      	negmi	r0, r0
 8000718:	f04f 0100 	mov.w	r1, #0
 800071c:	e73e      	b.n	800059c <__adddf3+0x138>
 800071e:	bf00      	nop

08000720 <__aeabi_f2d>:
 8000720:	0042      	lsls	r2, r0, #1
 8000722:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000726:	ea4f 0131 	mov.w	r1, r1, rrx
 800072a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800072e:	bf1f      	itttt	ne
 8000730:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000734:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000738:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800073c:	4770      	bxne	lr
 800073e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000742:	bf08      	it	eq
 8000744:	4770      	bxeq	lr
 8000746:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800074a:	bf04      	itt	eq
 800074c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000758:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800075c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000760:	e71c      	b.n	800059c <__adddf3+0x138>
 8000762:	bf00      	nop

08000764 <__aeabi_ul2d>:
 8000764:	ea50 0201 	orrs.w	r2, r0, r1
 8000768:	bf08      	it	eq
 800076a:	4770      	bxeq	lr
 800076c:	b530      	push	{r4, r5, lr}
 800076e:	f04f 0500 	mov.w	r5, #0
 8000772:	e00a      	b.n	800078a <__aeabi_l2d+0x16>

08000774 <__aeabi_l2d>:
 8000774:	ea50 0201 	orrs.w	r2, r0, r1
 8000778:	bf08      	it	eq
 800077a:	4770      	bxeq	lr
 800077c:	b530      	push	{r4, r5, lr}
 800077e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000782:	d502      	bpl.n	800078a <__aeabi_l2d+0x16>
 8000784:	4240      	negs	r0, r0
 8000786:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800078e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000792:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000796:	f43f aed8 	beq.w	800054a <__adddf3+0xe6>
 800079a:	f04f 0203 	mov.w	r2, #3
 800079e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a2:	bf18      	it	ne
 80007a4:	3203      	addne	r2, #3
 80007a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007aa:	bf18      	it	ne
 80007ac:	3203      	addne	r2, #3
 80007ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007b2:	f1c2 0320 	rsb	r3, r2, #32
 80007b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ba:	fa20 f002 	lsr.w	r0, r0, r2
 80007be:	fa01 fe03 	lsl.w	lr, r1, r3
 80007c2:	ea40 000e 	orr.w	r0, r0, lr
 80007c6:	fa21 f102 	lsr.w	r1, r1, r2
 80007ca:	4414      	add	r4, r2
 80007cc:	e6bd      	b.n	800054a <__adddf3+0xe6>
 80007ce:	bf00      	nop

080007d0 <__aeabi_d2uiz>:
 80007d0:	004a      	lsls	r2, r1, #1
 80007d2:	d211      	bcs.n	80007f8 <__aeabi_d2uiz+0x28>
 80007d4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007d8:	d211      	bcs.n	80007fe <__aeabi_d2uiz+0x2e>
 80007da:	d50d      	bpl.n	80007f8 <__aeabi_d2uiz+0x28>
 80007dc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007e4:	d40e      	bmi.n	8000804 <__aeabi_d2uiz+0x34>
 80007e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007f2:	fa23 f002 	lsr.w	r0, r3, r2
 80007f6:	4770      	bx	lr
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	4770      	bx	lr
 80007fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000802:	d102      	bne.n	800080a <__aeabi_d2uiz+0x3a>
 8000804:	f04f 30ff 	mov.w	r0, #4294967295
 8000808:	4770      	bx	lr
 800080a:	f04f 0000 	mov.w	r0, #0
 800080e:	4770      	bx	lr

08000810 <__aeabi_uldivmod>:
 8000810:	b953      	cbnz	r3, 8000828 <__aeabi_uldivmod+0x18>
 8000812:	b94a      	cbnz	r2, 8000828 <__aeabi_uldivmod+0x18>
 8000814:	2900      	cmp	r1, #0
 8000816:	bf08      	it	eq
 8000818:	2800      	cmpeq	r0, #0
 800081a:	bf1c      	itt	ne
 800081c:	f04f 31ff 	movne.w	r1, #4294967295
 8000820:	f04f 30ff 	movne.w	r0, #4294967295
 8000824:	f000 b96a 	b.w	8000afc <__aeabi_idiv0>
 8000828:	f1ad 0c08 	sub.w	ip, sp, #8
 800082c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000830:	f000 f806 	bl	8000840 <__udivmoddi4>
 8000834:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000838:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800083c:	b004      	add	sp, #16
 800083e:	4770      	bx	lr

08000840 <__udivmoddi4>:
 8000840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000844:	9d08      	ldr	r5, [sp, #32]
 8000846:	460c      	mov	r4, r1
 8000848:	2b00      	cmp	r3, #0
 800084a:	d14e      	bne.n	80008ea <__udivmoddi4+0xaa>
 800084c:	4694      	mov	ip, r2
 800084e:	458c      	cmp	ip, r1
 8000850:	4686      	mov	lr, r0
 8000852:	fab2 f282 	clz	r2, r2
 8000856:	d962      	bls.n	800091e <__udivmoddi4+0xde>
 8000858:	b14a      	cbz	r2, 800086e <__udivmoddi4+0x2e>
 800085a:	f1c2 0320 	rsb	r3, r2, #32
 800085e:	4091      	lsls	r1, r2
 8000860:	fa20 f303 	lsr.w	r3, r0, r3
 8000864:	fa0c fc02 	lsl.w	ip, ip, r2
 8000868:	4319      	orrs	r1, r3
 800086a:	fa00 fe02 	lsl.w	lr, r0, r2
 800086e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000872:	fa1f f68c 	uxth.w	r6, ip
 8000876:	fbb1 f4f7 	udiv	r4, r1, r7
 800087a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800087e:	fb07 1114 	mls	r1, r7, r4, r1
 8000882:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000886:	fb04 f106 	mul.w	r1, r4, r6
 800088a:	4299      	cmp	r1, r3
 800088c:	d90a      	bls.n	80008a4 <__udivmoddi4+0x64>
 800088e:	eb1c 0303 	adds.w	r3, ip, r3
 8000892:	f104 30ff 	add.w	r0, r4, #4294967295
 8000896:	f080 8112 	bcs.w	8000abe <__udivmoddi4+0x27e>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 810f 	bls.w	8000abe <__udivmoddi4+0x27e>
 80008a0:	3c02      	subs	r4, #2
 80008a2:	4463      	add	r3, ip
 80008a4:	1a59      	subs	r1, r3, r1
 80008a6:	fa1f f38e 	uxth.w	r3, lr
 80008aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80008ae:	fb07 1110 	mls	r1, r7, r0, r1
 80008b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008b6:	fb00 f606 	mul.w	r6, r0, r6
 80008ba:	429e      	cmp	r6, r3
 80008bc:	d90a      	bls.n	80008d4 <__udivmoddi4+0x94>
 80008be:	eb1c 0303 	adds.w	r3, ip, r3
 80008c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80008c6:	f080 80fc 	bcs.w	8000ac2 <__udivmoddi4+0x282>
 80008ca:	429e      	cmp	r6, r3
 80008cc:	f240 80f9 	bls.w	8000ac2 <__udivmoddi4+0x282>
 80008d0:	4463      	add	r3, ip
 80008d2:	3802      	subs	r0, #2
 80008d4:	1b9b      	subs	r3, r3, r6
 80008d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80008da:	2100      	movs	r1, #0
 80008dc:	b11d      	cbz	r5, 80008e6 <__udivmoddi4+0xa6>
 80008de:	40d3      	lsrs	r3, r2
 80008e0:	2200      	movs	r2, #0
 80008e2:	e9c5 3200 	strd	r3, r2, [r5]
 80008e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ea:	428b      	cmp	r3, r1
 80008ec:	d905      	bls.n	80008fa <__udivmoddi4+0xba>
 80008ee:	b10d      	cbz	r5, 80008f4 <__udivmoddi4+0xb4>
 80008f0:	e9c5 0100 	strd	r0, r1, [r5]
 80008f4:	2100      	movs	r1, #0
 80008f6:	4608      	mov	r0, r1
 80008f8:	e7f5      	b.n	80008e6 <__udivmoddi4+0xa6>
 80008fa:	fab3 f183 	clz	r1, r3
 80008fe:	2900      	cmp	r1, #0
 8000900:	d146      	bne.n	8000990 <__udivmoddi4+0x150>
 8000902:	42a3      	cmp	r3, r4
 8000904:	d302      	bcc.n	800090c <__udivmoddi4+0xcc>
 8000906:	4290      	cmp	r0, r2
 8000908:	f0c0 80f0 	bcc.w	8000aec <__udivmoddi4+0x2ac>
 800090c:	1a86      	subs	r6, r0, r2
 800090e:	eb64 0303 	sbc.w	r3, r4, r3
 8000912:	2001      	movs	r0, #1
 8000914:	2d00      	cmp	r5, #0
 8000916:	d0e6      	beq.n	80008e6 <__udivmoddi4+0xa6>
 8000918:	e9c5 6300 	strd	r6, r3, [r5]
 800091c:	e7e3      	b.n	80008e6 <__udivmoddi4+0xa6>
 800091e:	2a00      	cmp	r2, #0
 8000920:	f040 8090 	bne.w	8000a44 <__udivmoddi4+0x204>
 8000924:	eba1 040c 	sub.w	r4, r1, ip
 8000928:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800092c:	fa1f f78c 	uxth.w	r7, ip
 8000930:	2101      	movs	r1, #1
 8000932:	fbb4 f6f8 	udiv	r6, r4, r8
 8000936:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800093a:	fb08 4416 	mls	r4, r8, r6, r4
 800093e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000942:	fb07 f006 	mul.w	r0, r7, r6
 8000946:	4298      	cmp	r0, r3
 8000948:	d908      	bls.n	800095c <__udivmoddi4+0x11c>
 800094a:	eb1c 0303 	adds.w	r3, ip, r3
 800094e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000952:	d202      	bcs.n	800095a <__udivmoddi4+0x11a>
 8000954:	4298      	cmp	r0, r3
 8000956:	f200 80cd 	bhi.w	8000af4 <__udivmoddi4+0x2b4>
 800095a:	4626      	mov	r6, r4
 800095c:	1a1c      	subs	r4, r3, r0
 800095e:	fa1f f38e 	uxth.w	r3, lr
 8000962:	fbb4 f0f8 	udiv	r0, r4, r8
 8000966:	fb08 4410 	mls	r4, r8, r0, r4
 800096a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800096e:	fb00 f707 	mul.w	r7, r0, r7
 8000972:	429f      	cmp	r7, r3
 8000974:	d908      	bls.n	8000988 <__udivmoddi4+0x148>
 8000976:	eb1c 0303 	adds.w	r3, ip, r3
 800097a:	f100 34ff 	add.w	r4, r0, #4294967295
 800097e:	d202      	bcs.n	8000986 <__udivmoddi4+0x146>
 8000980:	429f      	cmp	r7, r3
 8000982:	f200 80b0 	bhi.w	8000ae6 <__udivmoddi4+0x2a6>
 8000986:	4620      	mov	r0, r4
 8000988:	1bdb      	subs	r3, r3, r7
 800098a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800098e:	e7a5      	b.n	80008dc <__udivmoddi4+0x9c>
 8000990:	f1c1 0620 	rsb	r6, r1, #32
 8000994:	408b      	lsls	r3, r1
 8000996:	fa22 f706 	lsr.w	r7, r2, r6
 800099a:	431f      	orrs	r7, r3
 800099c:	fa20 fc06 	lsr.w	ip, r0, r6
 80009a0:	fa04 f301 	lsl.w	r3, r4, r1
 80009a4:	ea43 030c 	orr.w	r3, r3, ip
 80009a8:	40f4      	lsrs	r4, r6
 80009aa:	fa00 f801 	lsl.w	r8, r0, r1
 80009ae:	0c38      	lsrs	r0, r7, #16
 80009b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80009b4:	fbb4 fef0 	udiv	lr, r4, r0
 80009b8:	fa1f fc87 	uxth.w	ip, r7
 80009bc:	fb00 441e 	mls	r4, r0, lr, r4
 80009c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009c4:	fb0e f90c 	mul.w	r9, lr, ip
 80009c8:	45a1      	cmp	r9, r4
 80009ca:	fa02 f201 	lsl.w	r2, r2, r1
 80009ce:	d90a      	bls.n	80009e6 <__udivmoddi4+0x1a6>
 80009d0:	193c      	adds	r4, r7, r4
 80009d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009d6:	f080 8084 	bcs.w	8000ae2 <__udivmoddi4+0x2a2>
 80009da:	45a1      	cmp	r9, r4
 80009dc:	f240 8081 	bls.w	8000ae2 <__udivmoddi4+0x2a2>
 80009e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80009e4:	443c      	add	r4, r7
 80009e6:	eba4 0409 	sub.w	r4, r4, r9
 80009ea:	fa1f f983 	uxth.w	r9, r3
 80009ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80009f2:	fb00 4413 	mls	r4, r0, r3, r4
 80009f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80009fe:	45a4      	cmp	ip, r4
 8000a00:	d907      	bls.n	8000a12 <__udivmoddi4+0x1d2>
 8000a02:	193c      	adds	r4, r7, r4
 8000a04:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a08:	d267      	bcs.n	8000ada <__udivmoddi4+0x29a>
 8000a0a:	45a4      	cmp	ip, r4
 8000a0c:	d965      	bls.n	8000ada <__udivmoddi4+0x29a>
 8000a0e:	3b02      	subs	r3, #2
 8000a10:	443c      	add	r4, r7
 8000a12:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a16:	fba0 9302 	umull	r9, r3, r0, r2
 8000a1a:	eba4 040c 	sub.w	r4, r4, ip
 8000a1e:	429c      	cmp	r4, r3
 8000a20:	46ce      	mov	lr, r9
 8000a22:	469c      	mov	ip, r3
 8000a24:	d351      	bcc.n	8000aca <__udivmoddi4+0x28a>
 8000a26:	d04e      	beq.n	8000ac6 <__udivmoddi4+0x286>
 8000a28:	b155      	cbz	r5, 8000a40 <__udivmoddi4+0x200>
 8000a2a:	ebb8 030e 	subs.w	r3, r8, lr
 8000a2e:	eb64 040c 	sbc.w	r4, r4, ip
 8000a32:	fa04 f606 	lsl.w	r6, r4, r6
 8000a36:	40cb      	lsrs	r3, r1
 8000a38:	431e      	orrs	r6, r3
 8000a3a:	40cc      	lsrs	r4, r1
 8000a3c:	e9c5 6400 	strd	r6, r4, [r5]
 8000a40:	2100      	movs	r1, #0
 8000a42:	e750      	b.n	80008e6 <__udivmoddi4+0xa6>
 8000a44:	f1c2 0320 	rsb	r3, r2, #32
 8000a48:	fa20 f103 	lsr.w	r1, r0, r3
 8000a4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a50:	fa24 f303 	lsr.w	r3, r4, r3
 8000a54:	4094      	lsls	r4, r2
 8000a56:	430c      	orrs	r4, r1
 8000a58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a5c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a60:	fa1f f78c 	uxth.w	r7, ip
 8000a64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a68:	fb08 3110 	mls	r1, r8, r0, r3
 8000a6c:	0c23      	lsrs	r3, r4, #16
 8000a6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a72:	fb00 f107 	mul.w	r1, r0, r7
 8000a76:	4299      	cmp	r1, r3
 8000a78:	d908      	bls.n	8000a8c <__udivmoddi4+0x24c>
 8000a7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a7e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a82:	d22c      	bcs.n	8000ade <__udivmoddi4+0x29e>
 8000a84:	4299      	cmp	r1, r3
 8000a86:	d92a      	bls.n	8000ade <__udivmoddi4+0x29e>
 8000a88:	3802      	subs	r0, #2
 8000a8a:	4463      	add	r3, ip
 8000a8c:	1a5b      	subs	r3, r3, r1
 8000a8e:	b2a4      	uxth	r4, r4
 8000a90:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a94:	fb08 3311 	mls	r3, r8, r1, r3
 8000a98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a9c:	fb01 f307 	mul.w	r3, r1, r7
 8000aa0:	42a3      	cmp	r3, r4
 8000aa2:	d908      	bls.n	8000ab6 <__udivmoddi4+0x276>
 8000aa4:	eb1c 0404 	adds.w	r4, ip, r4
 8000aa8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000aac:	d213      	bcs.n	8000ad6 <__udivmoddi4+0x296>
 8000aae:	42a3      	cmp	r3, r4
 8000ab0:	d911      	bls.n	8000ad6 <__udivmoddi4+0x296>
 8000ab2:	3902      	subs	r1, #2
 8000ab4:	4464      	add	r4, ip
 8000ab6:	1ae4      	subs	r4, r4, r3
 8000ab8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000abc:	e739      	b.n	8000932 <__udivmoddi4+0xf2>
 8000abe:	4604      	mov	r4, r0
 8000ac0:	e6f0      	b.n	80008a4 <__udivmoddi4+0x64>
 8000ac2:	4608      	mov	r0, r1
 8000ac4:	e706      	b.n	80008d4 <__udivmoddi4+0x94>
 8000ac6:	45c8      	cmp	r8, r9
 8000ac8:	d2ae      	bcs.n	8000a28 <__udivmoddi4+0x1e8>
 8000aca:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ace:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ad2:	3801      	subs	r0, #1
 8000ad4:	e7a8      	b.n	8000a28 <__udivmoddi4+0x1e8>
 8000ad6:	4631      	mov	r1, r6
 8000ad8:	e7ed      	b.n	8000ab6 <__udivmoddi4+0x276>
 8000ada:	4603      	mov	r3, r0
 8000adc:	e799      	b.n	8000a12 <__udivmoddi4+0x1d2>
 8000ade:	4630      	mov	r0, r6
 8000ae0:	e7d4      	b.n	8000a8c <__udivmoddi4+0x24c>
 8000ae2:	46d6      	mov	lr, sl
 8000ae4:	e77f      	b.n	80009e6 <__udivmoddi4+0x1a6>
 8000ae6:	4463      	add	r3, ip
 8000ae8:	3802      	subs	r0, #2
 8000aea:	e74d      	b.n	8000988 <__udivmoddi4+0x148>
 8000aec:	4606      	mov	r6, r0
 8000aee:	4623      	mov	r3, r4
 8000af0:	4608      	mov	r0, r1
 8000af2:	e70f      	b.n	8000914 <__udivmoddi4+0xd4>
 8000af4:	3e02      	subs	r6, #2
 8000af6:	4463      	add	r3, ip
 8000af8:	e730      	b.n	800095c <__udivmoddi4+0x11c>
 8000afa:	bf00      	nop

08000afc <__aeabi_idiv0>:
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b086      	sub	sp, #24
 8000b04:	af02      	add	r7, sp, #8
 8000b06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000b0c:	2334      	movs	r3, #52	@ 0x34
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b14:	4a0d      	ldr	r2, [pc, #52]	@ (8000b4c <tx_application_define+0x4c>)
 8000b16:	490e      	ldr	r1, [pc, #56]	@ (8000b50 <tx_application_define+0x50>)
 8000b18:	480e      	ldr	r0, [pc, #56]	@ (8000b54 <tx_application_define+0x54>)
 8000b1a:	f00b fb89 	bl	800c230 <_txe_byte_pool_create>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d10e      	bne.n	8000b42 <tx_application_define+0x42>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000b24:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <tx_application_define+0x54>)
 8000b26:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000b28:	68b8      	ldr	r0, [r7, #8]
 8000b2a:	f000 fa4d 	bl	8000fc8 <App_ThreadX_Init>
 8000b2e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000b36:	bf00      	nop
 8000b38:	e7fd      	b.n	8000b36 <tx_application_define+0x36>
      }
      /* USER CODE END  App_ThreadX_Init_Error */
    }

    /* USER CODE BEGIN  App_ThreadX_Init_Success */
    status = ThreadX_Init(memory_ptr);
 8000b3a:	68b8      	ldr	r0, [r7, #8]
 8000b3c:	f001 fae8 	bl	8002110 <ThreadX_Init>
 8000b40:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	2000006c 	.word	0x2000006c
 8000b50:	0800c9ec 	.word	0x0800c9ec
 8000b54:	2001006c 	.word	0x2001006c

08000b58 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08c      	sub	sp, #48	@ 0x30
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	2220      	movs	r2, #32
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4618      	mov	r0, r3
 8000b72:	f00b ff03 	bl	800c97c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b76:	4b32      	ldr	r3, [pc, #200]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b78:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b7e:	4b30      	ldr	r3, [pc, #192]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b80:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000b84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b86:	4b2e      	ldr	r3, [pc, #184]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b8c:	4b2c      	ldr	r3, [pc, #176]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000b92:	4b2b      	ldr	r3, [pc, #172]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b98:	4b29      	ldr	r3, [pc, #164]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b9e:	4b28      	ldr	r3, [pc, #160]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000ba0:	2204      	movs	r2, #4
 8000ba2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ba4:	4b26      	ldr	r3, [pc, #152]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000baa:	4b25      	ldr	r3, [pc, #148]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000bb0:	4b23      	ldr	r3, [pc, #140]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bbe:	4b20      	ldr	r3, [pc, #128]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bca:	4b1d      	ldr	r3, [pc, #116]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000bd8:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000be0:	4817      	ldr	r0, [pc, #92]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000be2:	f002 fccf 	bl	8003584 <HAL_ADC_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000bec:	f000 fe52 	bl	8001894 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4811      	ldr	r0, [pc, #68]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000bfc:	f003 ff92 	bl	8004b24 <HAL_ADCEx_MultiModeConfigChannel>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c06:	f000 fe45 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c44 <MX_ADC1_Init+0xec>)
 8000c0c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c0e:	2306      	movs	r3, #6
 8000c10:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c16:	237f      	movs	r3, #127	@ 0x7f
 8000c18:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c1a:	2304      	movs	r3, #4
 8000c1c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	4619      	mov	r1, r3
 8000c26:	4806      	ldr	r0, [pc, #24]	@ (8000c40 <MX_ADC1_Init+0xe8>)
 8000c28:	f003 f9ba 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000c32:	f000 fe2f 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	3730      	adds	r7, #48	@ 0x30
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200100a0 	.word	0x200100a0
 8000c44:	10c00010 	.word	0x10c00010

08000c48 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c4e:	463b      	mov	r3, r7
 8000c50:	2220      	movs	r2, #32
 8000c52:	2100      	movs	r1, #0
 8000c54:	4618      	mov	r0, r3
 8000c56:	f00b fe91 	bl	800c97c <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000c5a:	4b5e      	ldr	r3, [pc, #376]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c5c:	4a5e      	ldr	r2, [pc, #376]	@ (8000dd8 <MX_ADC4_Init+0x190>)
 8000c5e:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c60:	4b5c      	ldr	r3, [pc, #368]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c62:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000c66:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000c68:	4b5a      	ldr	r3, [pc, #360]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c6e:	4b59      	ldr	r3, [pc, #356]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8000c74:	4b57      	ldr	r3, [pc, #348]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c7a:	4b56      	ldr	r3, [pc, #344]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c80:	4b54      	ldr	r3, [pc, #336]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c82:	2208      	movs	r2, #8
 8000c84:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000c86:	4b53      	ldr	r3, [pc, #332]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000c8c:	4b51      	ldr	r3, [pc, #324]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 8;
 8000c92:	4b50      	ldr	r3, [pc, #320]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c94:	2208      	movs	r2, #8
 8000c96:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000c98:	4b4e      	ldr	r3, [pc, #312]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca0:	4b4c      	ldr	r3, [pc, #304]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca6:	4b4b      	ldr	r3, [pc, #300]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8000cac:	4b49      	ldr	r3, [pc, #292]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cb4:	4b47      	ldr	r3, [pc, #284]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000cba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8000cbc:	4b45      	ldr	r3, [pc, #276]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000cc4:	4843      	ldr	r0, [pc, #268]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cc6:	f002 fc5d 	bl	8003584 <HAL_ADC_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8000cd0:	f000 fde0 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000cd4:	4b41      	ldr	r3, [pc, #260]	@ (8000ddc <MX_ADC4_Init+0x194>)
 8000cd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cd8:	2306      	movs	r3, #6
 8000cda:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ce0:	237f      	movs	r3, #127	@ 0x7f
 8000ce2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000cec:	463b      	mov	r3, r7
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4838      	ldr	r0, [pc, #224]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000cf2:	f003 f955 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8000cfc:	f000 fdca 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000d00:	4b37      	ldr	r3, [pc, #220]	@ (8000de0 <MX_ADC4_Init+0x198>)
 8000d02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d04:	230c      	movs	r3, #12
 8000d06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d08:	463b      	mov	r3, r7
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4831      	ldr	r0, [pc, #196]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d0e:	f003 f947 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_ADC4_Init+0xd4>
  {
    Error_Handler();
 8000d18:	f000 fdbc 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000d1c:	4b31      	ldr	r3, [pc, #196]	@ (8000de4 <MX_ADC4_Init+0x19c>)
 8000d1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d20:	2312      	movs	r3, #18
 8000d22:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d24:	463b      	mov	r3, r7
 8000d26:	4619      	mov	r1, r3
 8000d28:	482a      	ldr	r0, [pc, #168]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d2a:	f003 f939 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_ADC4_Init+0xf0>
  {
    Error_Handler();
 8000d34:	f000 fdae 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000d38:	4b2b      	ldr	r3, [pc, #172]	@ (8000de8 <MX_ADC4_Init+0x1a0>)
 8000d3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000d3c:	2318      	movs	r3, #24
 8000d3e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d40:	463b      	mov	r3, r7
 8000d42:	4619      	mov	r1, r3
 8000d44:	4823      	ldr	r0, [pc, #140]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d46:	f003 f92b 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_ADC4_Init+0x10c>
  {
    Error_Handler();
 8000d50:	f000 fda0 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <MX_ADC4_Init+0x1a4>)
 8000d56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000d58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d5c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d5e:	463b      	mov	r3, r7
 8000d60:	4619      	mov	r1, r3
 8000d62:	481c      	ldr	r0, [pc, #112]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d64:	f003 f91c 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_ADC4_Init+0x12a>
  {
    Error_Handler();
 8000d6e:	f000 fd91 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <MX_ADC4_Init+0x1a8>)
 8000d74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000d76:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000d7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4814      	ldr	r0, [pc, #80]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000d82:	f003 f90d 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_ADC4_Init+0x148>
  {
    Error_Handler();
 8000d8c:	f000 fd82 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000d90:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <MX_ADC4_Init+0x1ac>)
 8000d92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000d94:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000d98:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	480d      	ldr	r0, [pc, #52]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000da0:	f003 f8fe 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_ADC4_Init+0x166>
  {
    Error_Handler();
 8000daa:	f000 fd73 	bl	8001894 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000dae:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <MX_ADC4_Init+0x1b0>)
 8000db0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000db2:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000db6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4805      	ldr	r0, [pc, #20]	@ (8000dd4 <MX_ADC4_Init+0x18c>)
 8000dbe:	f003 f8ef 	bl	8003fa0 <HAL_ADC_ConfigChannel>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_ADC4_Init+0x184>
  {
    Error_Handler();
 8000dc8:	f000 fd64 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	3720      	adds	r7, #32
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	2001010c 	.word	0x2001010c
 8000dd8:	50000500 	.word	0x50000500
 8000ddc:	14f00020 	.word	0x14f00020
 8000de0:	32601000 	.word	0x32601000
 8000de4:	2a000400 	.word	0x2a000400
 8000de8:	2e300800 	.word	0x2e300800
 8000dec:	36902000 	.word	0x36902000
 8000df0:	1d500080 	.word	0x1d500080
 8000df4:	21800100 	.word	0x21800100
 8000df8:	25b00200 	.word	0x25b00200

08000dfc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b0a2      	sub	sp, #136	@ 0x88
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e14:	f107 0320 	add.w	r3, r7, #32
 8000e18:	2254      	movs	r2, #84	@ 0x54
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f00b fdad 	bl	800c97c <memset>
  if(adcHandle->Instance==ADC1)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e2a:	d135      	bne.n	8000e98 <HAL_ADC_MspInit+0x9c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000e2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e30:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000e32:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000e36:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e38:	f107 0320 	add.w	r3, r7, #32
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f007 f9d9 	bl	80081f4 <HAL_RCCEx_PeriphCLKConfig>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000e48:	f000 fd24 	bl	8001894 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e4c:	4b58      	ldr	r3, [pc, #352]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e50:	4a57      	ldr	r2, [pc, #348]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e52:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e58:	4b55      	ldr	r3, [pc, #340]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e60:	61fb      	str	r3, [r7, #28]
 8000e62:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e64:	4b52      	ldr	r3, [pc, #328]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e68:	4a51      	ldr	r2, [pc, #324]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e70:	4b4f      	ldr	r3, [pc, #316]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	61bb      	str	r3, [r7, #24]
 8000e7a:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = FIRMWARECHECK_Pin;
 8000e7c:	2308      	movs	r3, #8
 8000e7e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e80:	2303      	movs	r3, #3
 8000e82:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(FIRMWARECHECK_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e92:	f004 ff91 	bl	8005db8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8000e96:	e086      	b.n	8000fa6 <HAL_ADC_MspInit+0x1aa>
  else if(adcHandle->Instance==ADC4)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a45      	ldr	r2, [pc, #276]	@ (8000fb4 <HAL_ADC_MspInit+0x1b8>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	f040 8081 	bne.w	8000fa6 <HAL_ADC_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000ea4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ea8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000eaa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000eae:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eb0:	f107 0320 	add.w	r3, r7, #32
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f007 f99d 	bl	80081f4 <HAL_RCCEx_PeriphCLKConfig>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <HAL_ADC_MspInit+0xc8>
      Error_Handler();
 8000ec0:	f000 fce8 	bl	8001894 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8000ec4:	4b3a      	ldr	r3, [pc, #232]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec8:	4a39      	ldr	r2, [pc, #228]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000eca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ece:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed0:	4b37      	ldr	r3, [pc, #220]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ed8:	617b      	str	r3, [r7, #20]
 8000eda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000edc:	4b34      	ldr	r3, [pc, #208]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee0:	4a33      	ldr	r2, [pc, #204]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ee2:	f043 0302 	orr.w	r3, r3, #2
 8000ee6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ee8:	4b31      	ldr	r3, [pc, #196]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eec:	f003 0302 	and.w	r3, r3, #2
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef4:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000efa:	f043 0308 	orr.w	r3, r3, #8
 8000efe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f00:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb0 <HAL_ADC_MspInit+0x1b4>)
 8000f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f04:	f003 0308 	and.w	r3, r3, #8
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 8000f0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f10:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f12:	2303      	movs	r3, #3
 8000f14:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8000f1a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4825      	ldr	r0, [pc, #148]	@ (8000fb8 <HAL_ADC_MspInit+0x1bc>)
 8000f22:	f004 ff49 	bl	8005db8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ANALOG_2_Pin|ANALOG_5_Pin|ANALOG_6_Pin|ANALOG_7_Pin
 8000f26:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
 8000f2a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f34:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4820      	ldr	r0, [pc, #128]	@ (8000fbc <HAL_ADC_MspInit+0x1c0>)
 8000f3c:	f004 ff3c 	bl	8005db8 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel3;
 8000f40:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f42:	4a20      	ldr	r2, [pc, #128]	@ (8000fc4 <HAL_ADC_MspInit+0x1c8>)
 8000f44:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8000f46:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f48:	2226      	movs	r2, #38	@ 0x26
 8000f4a:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f52:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8000f58:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f5a:	2280      	movs	r2, #128	@ 0x80
 8000f5c:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f5e:	4b18      	ldr	r3, [pc, #96]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f64:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f6c:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f70:	2220      	movs	r2, #32
 8000f72:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8000f7a:	4811      	ldr	r0, [pc, #68]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f7c:	f004 f8ac 	bl	80050d8 <HAL_DMA_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <HAL_ADC_MspInit+0x18e>
      Error_Handler();
 8000f86:	f000 fc85 	bl	8001894 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f8e:	655a      	str	r2, [r3, #84]	@ 0x54
 8000f90:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc0 <HAL_ADC_MspInit+0x1c4>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	203d      	movs	r0, #61	@ 0x3d
 8000f9c:	f003 ff82 	bl	8004ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 8000fa0:	203d      	movs	r0, #61	@ 0x3d
 8000fa2:	f003 ff99 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
}
 8000fa6:	bf00      	nop
 8000fa8:	3788      	adds	r7, #136	@ 0x88
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	50000500 	.word	0x50000500
 8000fb8:	48000400 	.word	0x48000400
 8000fbc:	48000c00 	.word	0x48000c00
 8000fc0:	20010178 	.word	0x20010178
 8000fc4:	40020030 	.word	0x40020030

08000fc8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  ret = ThreadX_Init(memory_ptr);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f001 f89b 	bl	8002110 <ThreadX_Init>
 8000fda:	60f8      	str	r0, [r7, #12]
  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000fea:	f009 fe57 	bl	800ac9c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8001030 <MX_CRC_Init+0x3c>)
 8000ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8001034 <MX_CRC_Init+0x40>)
 8000ffc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <MX_CRC_Init+0x3c>)
 8001000:	2200      	movs	r2, #0
 8001002:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001004:	4b0a      	ldr	r3, [pc, #40]	@ (8001030 <MX_CRC_Init+0x3c>)
 8001006:	2200      	movs	r2, #0
 8001008:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <MX_CRC_Init+0x3c>)
 800100c:	2200      	movs	r2, #0
 800100e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001010:	4b07      	ldr	r3, [pc, #28]	@ (8001030 <MX_CRC_Init+0x3c>)
 8001012:	2200      	movs	r2, #0
 8001014:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <MX_CRC_Init+0x3c>)
 8001018:	2201      	movs	r2, #1
 800101a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <MX_CRC_Init+0x3c>)
 800101e:	f003 ff69 	bl	8004ef4 <HAL_CRC_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001028:	f000 fc34 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	200101d8 	.word	0x200101d8
 8001034:	40023000 	.word	0x40023000

08001038 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <HAL_CRC_MspInit+0x38>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d10b      	bne.n	8001062 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800104a:	4b0a      	ldr	r3, [pc, #40]	@ (8001074 <HAL_CRC_MspInit+0x3c>)
 800104c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104e:	4a09      	ldr	r2, [pc, #36]	@ (8001074 <HAL_CRC_MspInit+0x3c>)
 8001050:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001054:	6493      	str	r3, [r2, #72]	@ 0x48
 8001056:	4b07      	ldr	r3, [pc, #28]	@ (8001074 <HAL_CRC_MspInit+0x3c>)
 8001058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800105a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40023000 	.word	0x40023000
 8001074:	40021000 	.word	0x40021000

08001078 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800107e:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <MX_DMA_Init+0x80>)
 8001080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001082:	4a1d      	ldr	r2, [pc, #116]	@ (80010f8 <MX_DMA_Init+0x80>)
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	6493      	str	r3, [r2, #72]	@ 0x48
 800108a:	4b1b      	ldr	r3, [pc, #108]	@ (80010f8 <MX_DMA_Init+0x80>)
 800108c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800108e:	f003 0304 	and.w	r3, r3, #4
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001096:	4b18      	ldr	r3, [pc, #96]	@ (80010f8 <MX_DMA_Init+0x80>)
 8001098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800109a:	4a17      	ldr	r2, [pc, #92]	@ (80010f8 <MX_DMA_Init+0x80>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80010a2:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <MX_DMA_Init+0x80>)
 80010a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	603b      	str	r3, [r7, #0]
 80010ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	200b      	movs	r0, #11
 80010b4:	f003 fef6 	bl	8004ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010b8:	200b      	movs	r0, #11
 80010ba:	f003 ff0d 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	200c      	movs	r0, #12
 80010c4:	f003 feee 	bl	8004ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80010c8:	200c      	movs	r0, #12
 80010ca:	f003 ff05 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	200d      	movs	r0, #13
 80010d4:	f003 fee6 	bl	8004ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80010d8:	200d      	movs	r0, #13
 80010da:	f003 fefd 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80010de:	2200      	movs	r2, #0
 80010e0:	2100      	movs	r1, #0
 80010e2:	200e      	movs	r0, #14
 80010e4:	f003 fede 	bl	8004ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80010e8:	200e      	movs	r0, #14
 80010ea:	f003 fef5 	bl	8004ed8 <HAL_NVIC_EnableIRQ>

}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000

080010fc <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001100:	4b1f      	ldr	r3, [pc, #124]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001102:	4a20      	ldr	r2, [pc, #128]	@ (8001184 <MX_FDCAN1_Init+0x88>)
 8001104:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001106:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001108:	2200      	movs	r2, #0
 800110a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800110c:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001112:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001114:	2200      	movs	r2, #0
 8001116:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001118:	4b19      	ldr	r3, [pc, #100]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 800111a:	2200      	movs	r2, #0
 800111c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800111e:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001120:	2200      	movs	r2, #0
 8001122:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001124:	4b16      	ldr	r3, [pc, #88]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001126:	2200      	movs	r2, #0
 8001128:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 800112c:	2204      	movs	r2, #4
 800112e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001132:	2201      	movs	r2, #1
 8001134:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8001136:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001138:	2205      	movs	r2, #5
 800113a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800113c:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 800113e:	2202      	movs	r2, #2
 8001140:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001144:	2201      	movs	r2, #1
 8001146:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001148:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 800114a:	2201      	movs	r2, #1
 800114c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800114e:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001150:	2201      	movs	r2, #1
 8001152:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001154:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001156:	2201      	movs	r2, #1
 8001158:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 800115c:	2200      	movs	r2, #0
 800115e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001160:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001162:	2200      	movs	r2, #0
 8001164:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001166:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 8001168:	2200      	movs	r2, #0
 800116a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_FDCAN1_Init+0x84>)
 800116e:	f004 fa9b 	bl	80056a8 <HAL_FDCAN_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001178:	f000 fb8c 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200101fc 	.word	0x200101fc
 8001184:	40006400 	.word	0x40006400

08001188 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b09e      	sub	sp, #120	@ 0x78
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a0:	f107 0310 	add.w	r3, r7, #16
 80011a4:	2254      	movs	r2, #84	@ 0x54
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f00b fbe7 	bl	800c97c <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a28      	ldr	r2, [pc, #160]	@ (8001254 <HAL_FDCAN_MspInit+0xcc>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d149      	bne.n	800124c <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80011b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011bc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80011be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011c2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c4:	f107 0310 	add.w	r3, r7, #16
 80011c8:	4618      	mov	r0, r3
 80011ca:	f007 f813 	bl	80081f4 <HAL_RCCEx_PeriphCLKConfig>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80011d4:	f000 fb5e 	bl	8001894 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80011d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001258 <HAL_FDCAN_MspInit+0xd0>)
 80011da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001258 <HAL_FDCAN_MspInit+0xd0>)
 80011de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80011e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001258 <HAL_FDCAN_MspInit+0xd0>)
 80011e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f0:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <HAL_FDCAN_MspInit+0xd0>)
 80011f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f4:	4a18      	ldr	r2, [pc, #96]	@ (8001258 <HAL_FDCAN_MspInit+0xd0>)
 80011f6:	f043 0301 	orr.w	r3, r3, #1
 80011fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fc:	4b16      	ldr	r3, [pc, #88]	@ (8001258 <HAL_FDCAN_MspInit+0xd0>)
 80011fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001208:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800120c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120e:	2302      	movs	r3, #2
 8001210:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800121a:	2309      	movs	r3, #9
 800121c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001222:	4619      	mov	r1, r3
 8001224:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001228:	f004 fdc6 	bl	8005db8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	2100      	movs	r1, #0
 8001230:	2015      	movs	r0, #21
 8001232:	f003 fe37 	bl	8004ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001236:	2015      	movs	r0, #21
 8001238:	f003 fe4e 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 800123c:	2200      	movs	r2, #0
 800123e:	2100      	movs	r1, #0
 8001240:	2016      	movs	r0, #22
 8001242:	f003 fe2f 	bl	8004ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001246:	2016      	movs	r0, #22
 8001248:	f003 fe46 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800124c:	bf00      	nop
 800124e:	3778      	adds	r7, #120	@ 0x78
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40006400 	.word	0x40006400
 8001258:	40021000 	.word	0x40021000

0800125c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08c      	sub	sp, #48	@ 0x30
 8001260:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001262:	f107 031c 	add.w	r3, r7, #28
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001272:	4b71      	ldr	r3, [pc, #452]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	4a70      	ldr	r2, [pc, #448]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 8001278:	f043 0320 	orr.w	r3, r3, #32
 800127c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127e:	4b6e      	ldr	r3, [pc, #440]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	f003 0320 	and.w	r3, r3, #32
 8001286:	61bb      	str	r3, [r7, #24]
 8001288:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800128a:	4b6b      	ldr	r3, [pc, #428]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	4a6a      	ldr	r2, [pc, #424]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 8001290:	f043 0304 	orr.w	r3, r3, #4
 8001294:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001296:	4b68      	ldr	r3, [pc, #416]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129a:	f003 0304 	and.w	r3, r3, #4
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a2:	4b65      	ldr	r3, [pc, #404]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	4a64      	ldr	r2, [pc, #400]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ae:	4b62      	ldr	r3, [pc, #392]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	613b      	str	r3, [r7, #16]
 80012b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012be:	4a5e      	ldr	r2, [pc, #376]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012c0:	f043 0302 	orr.w	r3, r3, #2
 80012c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012c6:	4b5c      	ldr	r3, [pc, #368]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012d2:	4b59      	ldr	r3, [pc, #356]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d6:	4a58      	ldr	r2, [pc, #352]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012d8:	f043 0310 	orr.w	r3, r3, #16
 80012dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012de:	4b56      	ldr	r3, [pc, #344]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	f003 0310 	and.w	r3, r3, #16
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ea:	4b53      	ldr	r3, [pc, #332]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	4a52      	ldr	r2, [pc, #328]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012f0:	f043 0308 	orr.w	r3, r3, #8
 80012f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f6:	4b50      	ldr	r3, [pc, #320]	@ (8001438 <MX_GPIO_Init+0x1dc>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 8001302:	2200      	movs	r2, #0
 8001304:	f641 7130 	movw	r1, #7984	@ 0x1f30
 8001308:	484c      	ldr	r0, [pc, #304]	@ (800143c <MX_GPIO_Init+0x1e0>)
 800130a:	f004 fed7 	bl	80060bc <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin, GPIO_PIN_RESET);
 800130e:	2200      	movs	r2, #0
 8001310:	f246 0102 	movw	r1, #24578	@ 0x6002
 8001314:	484a      	ldr	r0, [pc, #296]	@ (8001440 <MX_GPIO_Init+0x1e4>)
 8001316:	f004 fed1 	bl	80060bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STARTSYNC_2_Pin|CS2_Pin|RESET2_Pin, GPIO_PIN_RESET);
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 8001320:	4848      	ldr	r0, [pc, #288]	@ (8001444 <MX_GPIO_Init+0x1e8>)
 8001322:	f004 fecb 	bl	80060bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ANALOGSWITCH_5_GPIO_Port, ANALOGSWITCH_5_Pin, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800132c:	4846      	ldr	r0, [pc, #280]	@ (8001448 <MX_GPIO_Init+0x1ec>)
 800132e:	f004 fec5 	bl	80060bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin, GPIO_PIN_RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8001338:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133c:	f004 febe 	bl	80060bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 8001340:	f641 7330 	movw	r3, #7984	@ 0x1f30
 8001344:	61fb      	str	r3, [r7, #28]
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001352:	f107 031c 	add.w	r3, r7, #28
 8001356:	4619      	mov	r1, r3
 8001358:	4838      	ldr	r0, [pc, #224]	@ (800143c <MX_GPIO_Init+0x1e0>)
 800135a:	f004 fd2d 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRDY1_Pin;
 800135e:	2301      	movs	r3, #1
 8001360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001362:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001366:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DRDY1_GPIO_Port, &GPIO_InitStruct);
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	4833      	ldr	r0, [pc, #204]	@ (8001440 <MX_GPIO_Init+0x1e4>)
 8001374:	f004 fd20 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin;
 8001378:	f246 0302 	movw	r3, #24578	@ 0x6002
 800137c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137e:	2301      	movs	r3, #1
 8001380:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	4619      	mov	r1, r3
 8001390:	482b      	ldr	r0, [pc, #172]	@ (8001440 <MX_GPIO_Init+0x1e4>)
 8001392:	f004 fd11 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = STARTSYNC_2_Pin|CS2_Pin|RESET2_Pin;
 8001396:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 800139a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139c:	2301      	movs	r3, #1
 800139e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	4619      	mov	r1, r3
 80013ae:	4825      	ldr	r0, [pc, #148]	@ (8001444 <MX_GPIO_Init+0x1e8>)
 80013b0:	f004 fd02 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRDY2_Pin;
 80013b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DRDY2_GPIO_Port, &GPIO_InitStruct);
 80013c4:	f107 031c 	add.w	r3, r7, #28
 80013c8:	4619      	mov	r1, r3
 80013ca:	481e      	ldr	r0, [pc, #120]	@ (8001444 <MX_GPIO_Init+0x1e8>)
 80013cc:	f004 fcf4 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_5_Pin;
 80013d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d6:	2301      	movs	r3, #1
 80013d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ANALOGSWITCH_5_GPIO_Port, &GPIO_InitStruct);
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	4619      	mov	r1, r3
 80013e8:	4817      	ldr	r0, [pc, #92]	@ (8001448 <MX_GPIO_Init+0x1ec>)
 80013ea:	f004 fce5 	bl	8005db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin;
 80013ee:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80013f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f4:	2301      	movs	r3, #1
 80013f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001400:	f107 031c 	add.w	r3, r7, #28
 8001404:	4619      	mov	r1, r3
 8001406:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800140a:	f004 fcd5 	bl	8005db8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	2006      	movs	r0, #6
 8001414:	f003 fd46 	bl	8004ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001418:	2006      	movs	r0, #6
 800141a:	f003 fd5d 	bl	8004ed8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2100      	movs	r1, #0
 8001422:	2017      	movs	r0, #23
 8001424:	f003 fd3e 	bl	8004ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001428:	2017      	movs	r0, #23
 800142a:	f003 fd55 	bl	8004ed8 <HAL_NVIC_EnableIRQ>

}
 800142e:	bf00      	nop
 8001430:	3730      	adds	r7, #48	@ 0x30
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40021000 	.word	0x40021000
 800143c:	48000800 	.word	0x48000800
 8001440:	48000400 	.word	0x48000400
 8001444:	48001000 	.word	0x48001000
 8001448:	48000c00 	.word	0x48000c00

0800144c <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001450:	4b1b      	ldr	r3, [pc, #108]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001452:	4a1c      	ldr	r2, [pc, #112]	@ (80014c4 <MX_I2C1_Init+0x78>)
 8001454:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8001456:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001458:	4a1b      	ldr	r2, [pc, #108]	@ (80014c8 <MX_I2C1_Init+0x7c>)
 800145a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001462:	4b17      	ldr	r3, [pc, #92]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001464:	2201      	movs	r2, #1
 8001466:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001468:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800146e:	4b14      	ldr	r3, [pc, #80]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800147c:	2200      	movs	r2, #0
 800147e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001480:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001486:	480e      	ldr	r0, [pc, #56]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001488:	f004 fe62 	bl	8006150 <HAL_I2C_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001492:	f000 f9ff 	bl	8001894 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001496:	2100      	movs	r1, #0
 8001498:	4809      	ldr	r0, [pc, #36]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800149a:	f005 ffff 	bl	800749c <HAL_I2CEx_ConfigAnalogFilter>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014a4:	f000 f9f6 	bl	8001894 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014a8:	2100      	movs	r1, #0
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <MX_I2C1_Init+0x74>)
 80014ac:	f006 f841 	bl	8007532 <HAL_I2CEx_ConfigDigitalFilter>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014b6:	f000 f9ed 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20010260 	.word	0x20010260
 80014c4:	40005400 	.word	0x40005400
 80014c8:	30a0a7fb 	.word	0x30a0a7fb

080014cc <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80014d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001544 <MX_I2C4_Init+0x78>)
 80014d4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10802D9B;
 80014d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001548 <MX_I2C4_Init+0x7c>)
 80014da:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80014dc:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e2:	4b17      	ldr	r3, [pc, #92]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014e8:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80014ee:	4b14      	ldr	r3, [pc, #80]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014f4:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014fa:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <MX_I2C4_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001500:	4b0f      	ldr	r3, [pc, #60]	@ (8001540 <MX_I2C4_Init+0x74>)
 8001502:	2200      	movs	r2, #0
 8001504:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001506:	480e      	ldr	r0, [pc, #56]	@ (8001540 <MX_I2C4_Init+0x74>)
 8001508:	f004 fe22 	bl	8006150 <HAL_I2C_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001512:	f000 f9bf 	bl	8001894 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001516:	2100      	movs	r1, #0
 8001518:	4809      	ldr	r0, [pc, #36]	@ (8001540 <MX_I2C4_Init+0x74>)
 800151a:	f005 ffbf 	bl	800749c <HAL_I2CEx_ConfigAnalogFilter>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001524:	f000 f9b6 	bl	8001894 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001528:	2100      	movs	r1, #0
 800152a:	4805      	ldr	r0, [pc, #20]	@ (8001540 <MX_I2C4_Init+0x74>)
 800152c:	f006 f801 	bl	8007532 <HAL_I2CEx_ConfigDigitalFilter>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001536:	f000 f9ad 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200102b4 	.word	0x200102b4
 8001544:	40008400 	.word	0x40008400
 8001548:	10802d9b 	.word	0x10802d9b

0800154c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b0a2      	sub	sp, #136	@ 0x88
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001564:	f107 0320 	add.w	r3, r7, #32
 8001568:	2254      	movs	r2, #84	@ 0x54
 800156a:	2100      	movs	r1, #0
 800156c:	4618      	mov	r0, r3
 800156e:	f00b fa05 	bl	800c97c <memset>
  if(i2cHandle->Instance==I2C1)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a80      	ldr	r2, [pc, #512]	@ (8001778 <HAL_I2C_MspInit+0x22c>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d158      	bne.n	800162e <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800157c:	2340      	movs	r3, #64	@ 0x40
 800157e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001580:	2300      	movs	r3, #0
 8001582:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001584:	f107 0320 	add.w	r3, r7, #32
 8001588:	4618      	mov	r0, r3
 800158a:	f006 fe33 	bl	80081f4 <HAL_RCCEx_PeriphCLKConfig>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001594:	f000 f97e 	bl	8001894 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001598:	4b78      	ldr	r3, [pc, #480]	@ (800177c <HAL_I2C_MspInit+0x230>)
 800159a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159c:	4a77      	ldr	r2, [pc, #476]	@ (800177c <HAL_I2C_MspInit+0x230>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a4:	4b75      	ldr	r3, [pc, #468]	@ (800177c <HAL_I2C_MspInit+0x230>)
 80015a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	61fb      	str	r3, [r7, #28]
 80015ae:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b0:	4b72      	ldr	r3, [pc, #456]	@ (800177c <HAL_I2C_MspInit+0x230>)
 80015b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b4:	4a71      	ldr	r2, [pc, #452]	@ (800177c <HAL_I2C_MspInit+0x230>)
 80015b6:	f043 0302 	orr.w	r3, r3, #2
 80015ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015bc:	4b6f      	ldr	r3, [pc, #444]	@ (800177c <HAL_I2C_MspInit+0x230>)
 80015be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	61bb      	str	r3, [r7, #24]
 80015c6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80015c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015cc:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ce:	2312      	movs	r3, #18
 80015d0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015dc:	2304      	movs	r3, #4
 80015de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80015e6:	4619      	mov	r1, r3
 80015e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ec:	f004 fbe4 	bl	8005db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80015f0:	2380      	movs	r3, #128	@ 0x80
 80015f2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f4:	2312      	movs	r3, #18
 80015f6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001602:	2304      	movs	r3, #4
 8001604:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001608:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800160c:	4619      	mov	r1, r3
 800160e:	485c      	ldr	r0, [pc, #368]	@ (8001780 <HAL_I2C_MspInit+0x234>)
 8001610:	f004 fbd2 	bl	8005db8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001614:	4b59      	ldr	r3, [pc, #356]	@ (800177c <HAL_I2C_MspInit+0x230>)
 8001616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001618:	4a58      	ldr	r2, [pc, #352]	@ (800177c <HAL_I2C_MspInit+0x230>)
 800161a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800161e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001620:	4b56      	ldr	r3, [pc, #344]	@ (800177c <HAL_I2C_MspInit+0x230>)
 8001622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001628:	617b      	str	r3, [r7, #20]
 800162a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 800162c:	e0a0      	b.n	8001770 <HAL_I2C_MspInit+0x224>
  else if(i2cHandle->Instance==I2C4)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a54      	ldr	r2, [pc, #336]	@ (8001784 <HAL_I2C_MspInit+0x238>)
 8001634:	4293      	cmp	r3, r2
 8001636:	f040 809b 	bne.w	8001770 <HAL_I2C_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800163a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800163e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001640:	2300      	movs	r3, #0
 8001642:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001644:	f107 0320 	add.w	r3, r7, #32
 8001648:	4618      	mov	r0, r3
 800164a:	f006 fdd3 	bl	80081f4 <HAL_RCCEx_PeriphCLKConfig>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <HAL_I2C_MspInit+0x10c>
      Error_Handler();
 8001654:	f000 f91e 	bl	8001894 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001658:	4b48      	ldr	r3, [pc, #288]	@ (800177c <HAL_I2C_MspInit+0x230>)
 800165a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165c:	4a47      	ldr	r2, [pc, #284]	@ (800177c <HAL_I2C_MspInit+0x230>)
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001664:	4b45      	ldr	r3, [pc, #276]	@ (800177c <HAL_I2C_MspInit+0x230>)
 8001666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001670:	23c0      	movs	r3, #192	@ 0xc0
 8001672:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001674:	2312      	movs	r3, #18
 8001676:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800167c:	2303      	movs	r3, #3
 800167e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001682:	2308      	movs	r3, #8
 8001684:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001688:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800168c:	4619      	mov	r1, r3
 800168e:	483e      	ldr	r0, [pc, #248]	@ (8001788 <HAL_I2C_MspInit+0x23c>)
 8001690:	f004 fb92 	bl	8005db8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001694:	4b39      	ldr	r3, [pc, #228]	@ (800177c <HAL_I2C_MspInit+0x230>)
 8001696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001698:	4a38      	ldr	r2, [pc, #224]	@ (800177c <HAL_I2C_MspInit+0x230>)
 800169a:	f043 0302 	orr.w	r3, r3, #2
 800169e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80016a0:	4b36      	ldr	r3, [pc, #216]	@ (800177c <HAL_I2C_MspInit+0x230>)
 80016a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 80016ac:	4b37      	ldr	r3, [pc, #220]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016ae:	4a38      	ldr	r2, [pc, #224]	@ (8001790 <HAL_I2C_MspInit+0x244>)
 80016b0:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 80016b2:	4b36      	ldr	r3, [pc, #216]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016b4:	2216      	movs	r2, #22
 80016b6:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016b8:	4b34      	ldr	r3, [pc, #208]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016be:	4b33      	ldr	r3, [pc, #204]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016c4:	4b31      	ldr	r3, [pc, #196]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016c6:	2280      	movs	r2, #128	@ 0x80
 80016c8:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016ca:	4b30      	ldr	r3, [pc, #192]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016d0:	4b2e      	ldr	r3, [pc, #184]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 80016d6:	4b2d      	ldr	r3, [pc, #180]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016d8:	2200      	movs	r2, #0
 80016da:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016dc:	4b2b      	ldr	r3, [pc, #172]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016de:	2200      	movs	r2, #0
 80016e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 80016e2:	482a      	ldr	r0, [pc, #168]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016e4:	f003 fcf8 	bl	80050d8 <HAL_DMA_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_I2C_MspInit+0x1a6>
      Error_Handler();
 80016ee:	f000 f8d1 	bl	8001894 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a25      	ldr	r2, [pc, #148]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016f8:	4a24      	ldr	r2, [pc, #144]	@ (800178c <HAL_I2C_MspInit+0x240>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 80016fe:	4b25      	ldr	r3, [pc, #148]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001700:	4a25      	ldr	r2, [pc, #148]	@ (8001798 <HAL_I2C_MspInit+0x24c>)
 8001702:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001704:	4b23      	ldr	r3, [pc, #140]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001706:	2217      	movs	r2, #23
 8001708:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800170a:	4b22      	ldr	r3, [pc, #136]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 800170c:	2210      	movs	r2, #16
 800170e:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001710:	4b20      	ldr	r3, [pc, #128]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001712:	2200      	movs	r2, #0
 8001714:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001716:	4b1f      	ldr	r3, [pc, #124]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001718:	2280      	movs	r2, #128	@ 0x80
 800171a:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800171c:	4b1d      	ldr	r3, [pc, #116]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 800171e:	2200      	movs	r2, #0
 8001720:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001722:	4b1c      	ldr	r3, [pc, #112]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001728:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 800172a:	2200      	movs	r2, #0
 800172c:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800172e:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001730:	2200      	movs	r2, #0
 8001732:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001734:	4817      	ldr	r0, [pc, #92]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001736:	f003 fccf 	bl	80050d8 <HAL_DMA_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <HAL_I2C_MspInit+0x1f8>
      Error_Handler();
 8001740:	f000 f8a8 	bl	8001894 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a13      	ldr	r2, [pc, #76]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 8001748:	639a      	str	r2, [r3, #56]	@ 0x38
 800174a:	4a12      	ldr	r2, [pc, #72]	@ (8001794 <HAL_I2C_MspInit+0x248>)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001750:	2200      	movs	r2, #0
 8001752:	2100      	movs	r1, #0
 8001754:	2052      	movs	r0, #82	@ 0x52
 8001756:	f003 fba5 	bl	8004ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 800175a:	2052      	movs	r0, #82	@ 0x52
 800175c:	f003 fbbc 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001760:	2200      	movs	r2, #0
 8001762:	2100      	movs	r1, #0
 8001764:	2053      	movs	r0, #83	@ 0x53
 8001766:	f003 fb9d 	bl	8004ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 800176a:	2053      	movs	r0, #83	@ 0x53
 800176c:	f003 fbb4 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
}
 8001770:	bf00      	nop
 8001772:	3788      	adds	r7, #136	@ 0x88
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40005400 	.word	0x40005400
 800177c:	40021000 	.word	0x40021000
 8001780:	48000400 	.word	0x48000400
 8001784:	40008400 	.word	0x40008400
 8001788:	48000800 	.word	0x48000800
 800178c:	20010308 	.word	0x20010308
 8001790:	40020008 	.word	0x40020008
 8001794:	20010368 	.word	0x20010368
 8001798:	4002001c 	.word	0x4002001c

0800179c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a0:	f001 fc56 	bl	8003050 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a4:	f000 f81a 	bl	80017dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017a8:	f7ff fd58 	bl	800125c <MX_GPIO_Init>
  MX_DMA_Init();
 80017ac:	f7ff fc64 	bl	8001078 <MX_DMA_Init>
  MX_FDCAN1_Init();
 80017b0:	f7ff fca4 	bl	80010fc <MX_FDCAN1_Init>
  MX_TIM2_Init();
 80017b4:	f000 fa74 	bl	8001ca0 <MX_TIM2_Init>
  MX_CRC_Init();
 80017b8:	f7ff fc1c 	bl	8000ff4 <MX_CRC_Init>
  MX_ADC4_Init();
 80017bc:	f7ff fa44 	bl	8000c48 <MX_ADC4_Init>
  MX_SPI4_Init();
 80017c0:	f000 f86e 	bl	80018a0 <MX_SPI4_Init>
  MX_ADC1_Init();
 80017c4:	f7ff f9c8 	bl	8000b58 <MX_ADC1_Init>
  MX_I2C1_Init();
 80017c8:	f7ff fe40 	bl	800144c <MX_I2C1_Init>
  MX_I2C4_Init();
 80017cc:	f7ff fe7e 	bl	80014cc <MX_I2C4_Init>
  MX_LPUART1_UART_Init();
 80017d0:	f000 fb24 	bl	8001e1c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 80017d4:	f7ff fc07 	bl	8000fe6 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <main+0x3c>

080017dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b094      	sub	sp, #80	@ 0x50
 80017e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e2:	f107 0318 	add.w	r3, r7, #24
 80017e6:	2238      	movs	r2, #56	@ 0x38
 80017e8:	2100      	movs	r1, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f00b f8c6 	bl	800c97c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
 80017fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017fe:	2000      	movs	r0, #0
 8001800:	f005 fee4 	bl	80075cc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001804:	2301      	movs	r3, #1
 8001806:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001808:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800180c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800180e:	2302      	movs	r3, #2
 8001810:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001812:	2303      	movs	r3, #3
 8001814:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001816:	2306      	movs	r3, #6
 8001818:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800181a:	2355      	movs	r3, #85	@ 0x55
 800181c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800181e:	2302      	movs	r3, #2
 8001820:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001822:	2302      	movs	r3, #2
 8001824:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001826:	2302      	movs	r3, #2
 8001828:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800182a:	f107 0318 	add.w	r3, r7, #24
 800182e:	4618      	mov	r0, r3
 8001830:	f005 ff80 	bl	8007734 <HAL_RCC_OscConfig>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800183a:	f000 f82b 	bl	8001894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800183e:	230f      	movs	r3, #15
 8001840:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001842:	2303      	movs	r3, #3
 8001844:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	2104      	movs	r1, #4
 8001856:	4618      	mov	r0, r3
 8001858:	f006 fa7e 	bl	8007d58 <HAL_RCC_ClockConfig>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001862:	f000 f817 	bl	8001894 <Error_Handler>
  }
}
 8001866:	bf00      	nop
 8001868:	3750      	adds	r7, #80	@ 0x50
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d101      	bne.n	8001886 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001882:	f001 fbfd 	bl	8003080 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40001000 	.word	0x40001000

08001894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001898:	b672      	cpsid	i
}
 800189a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <Error_Handler+0x8>

080018a0 <MX_SPI4_Init>:
SPI_HandleTypeDef hspi4;
DMA_HandleTypeDef hdma_spi4_rx;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001918 <MX_SPI4_Init+0x78>)
 80018a8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018b0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80018b2:	4b18      	ldr	r3, [pc, #96]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80018b8:	4b16      	ldr	r3, [pc, #88]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018be:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018c0:	4b14      	ldr	r3, [pc, #80]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 80018c6:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80018cc:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d2:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018d6:	2220      	movs	r2, #32
 80018d8:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018da:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018dc:	2200      	movs	r2, #0
 80018de:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80018e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 80018ec:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018ee:	2207      	movs	r2, #7
 80018f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018f2:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <MX_SPI4_Init+0x74>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80018fe:	4805      	ldr	r0, [pc, #20]	@ (8001914 <MX_SPI4_Init+0x74>)
 8001900:	f006 fec6 	bl	8008690 <HAL_SPI_Init>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 800190a:	f7ff ffc3 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	200103c8 	.word	0x200103c8
 8001918:	40013c00 	.word	0x40013c00

0800191c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	@ 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a30      	ldr	r2, [pc, #192]	@ (80019fc <HAL_SPI_MspInit+0xe0>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d159      	bne.n	80019f2 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800193e:	4b30      	ldr	r3, [pc, #192]	@ (8001a00 <HAL_SPI_MspInit+0xe4>)
 8001940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001942:	4a2f      	ldr	r2, [pc, #188]	@ (8001a00 <HAL_SPI_MspInit+0xe4>)
 8001944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001948:	6613      	str	r3, [r2, #96]	@ 0x60
 800194a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a00 <HAL_SPI_MspInit+0xe4>)
 800194c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800194e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001956:	4b2a      	ldr	r3, [pc, #168]	@ (8001a00 <HAL_SPI_MspInit+0xe4>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	4a29      	ldr	r2, [pc, #164]	@ (8001a00 <HAL_SPI_MspInit+0xe4>)
 800195c:	f043 0310 	orr.w	r3, r3, #16
 8001960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001962:	4b27      	ldr	r3, [pc, #156]	@ (8001a00 <HAL_SPI_MspInit+0xe4>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800196e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001974:	2302      	movs	r3, #2
 8001976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197c:	2300      	movs	r3, #0
 800197e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001980:	2305      	movs	r3, #5
 8001982:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	4619      	mov	r1, r3
 800198a:	481e      	ldr	r0, [pc, #120]	@ (8001a04 <HAL_SPI_MspInit+0xe8>)
 800198c:	f004 fa14 	bl	8005db8 <HAL_GPIO_Init>

    /* SPI4 DMA Init */
    /* SPI4_RX Init */
    hdma_spi4_rx.Instance = DMA1_Channel4;
 8001990:	4b1d      	ldr	r3, [pc, #116]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 8001992:	4a1e      	ldr	r2, [pc, #120]	@ (8001a0c <HAL_SPI_MspInit+0xf0>)
 8001994:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 8001996:	4b1c      	ldr	r3, [pc, #112]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 8001998:	226a      	movs	r2, #106	@ 0x6a
 800199a:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800199c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a2:	4b19      	ldr	r3, [pc, #100]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019a8:	4b17      	ldr	r3, [pc, #92]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019aa:	2280      	movs	r2, #128	@ 0x80
 80019ac:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ae:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019b4:	4b14      	ldr	r3, [pc, #80]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 80019ba:	4b13      	ldr	r3, [pc, #76]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019bc:	2200      	movs	r2, #0
 80019be:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 80019c6:	4810      	ldr	r0, [pc, #64]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019c8:	f003 fb86 	bl	80050d8 <HAL_DMA_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 80019d2:	f7ff ff5f 	bl	8001894 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019da:	659a      	str	r2, [r3, #88]	@ 0x58
 80019dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <HAL_SPI_MspInit+0xec>)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	2054      	movs	r0, #84	@ 0x54
 80019e8:	f003 fa5c 	bl	8004ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80019ec:	2054      	movs	r0, #84	@ 0x54
 80019ee:	f003 fa73 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80019f2:	bf00      	nop
 80019f4:	3728      	adds	r7, #40	@ 0x28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40013c00 	.word	0x40013c00
 8001a00:	40021000 	.word	0x40021000
 8001a04:	48001000 	.word	0x48001000
 8001a08:	2001042c 	.word	0x2001042c
 8001a0c:	40020044 	.word	0x40020044

08001a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a16:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <HAL_MspInit+0x4c>)
 8001a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a1a:	4a10      	ldr	r2, [pc, #64]	@ (8001a5c <HAL_MspInit+0x4c>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a22:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <HAL_MspInit+0x4c>)
 8001a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a5c <HAL_MspInit+0x4c>)
 8001a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <HAL_MspInit+0x4c>)
 8001a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a38:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a3a:	4b08      	ldr	r3, [pc, #32]	@ (8001a5c <HAL_MspInit+0x4c>)
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 8001a46:	f001 fb4d 	bl	80030e4 <HAL_SYSCFG_DisableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8001a4a:	2002      	movs	r0, #2
 8001a4c:	f001 fb36 	bl	80030bc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a50:	f005 fe60 	bl	8007714 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40021000 	.word	0x40021000

08001a60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08c      	sub	sp, #48	@ 0x30
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a70:	4b2c      	ldr	r3, [pc, #176]	@ (8001b24 <HAL_InitTick+0xc4>)
 8001a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a74:	4a2b      	ldr	r2, [pc, #172]	@ (8001b24 <HAL_InitTick+0xc4>)
 8001a76:	f043 0310 	orr.w	r3, r3, #16
 8001a7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a7c:	4b29      	ldr	r3, [pc, #164]	@ (8001b24 <HAL_InitTick+0xc4>)
 8001a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a80:	f003 0310 	and.w	r3, r3, #16
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a88:	f107 020c 	add.w	r2, r7, #12
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	4611      	mov	r1, r2
 8001a92:	4618      	mov	r0, r3
 8001a94:	f006 fb36 	bl	8008104 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a98:	f006 fb08 	bl	80080ac <HAL_RCC_GetPCLK1Freq>
 8001a9c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa0:	4a21      	ldr	r2, [pc, #132]	@ (8001b28 <HAL_InitTick+0xc8>)
 8001aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa6:	0c9b      	lsrs	r3, r3, #18
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001aac:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <HAL_InitTick+0xcc>)
 8001aae:	4a20      	ldr	r2, [pc, #128]	@ (8001b30 <HAL_InitTick+0xd0>)
 8001ab0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b2c <HAL_InitTick+0xcc>)
 8001ab4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ab8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001aba:	4a1c      	ldr	r2, [pc, #112]	@ (8001b2c <HAL_InitTick+0xcc>)
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b2c <HAL_InitTick+0xcc>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac6:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <HAL_InitTick+0xcc>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001acc:	4817      	ldr	r0, [pc, #92]	@ (8001b2c <HAL_InitTick+0xcc>)
 8001ace:	f006 ff9e 	bl	8008a0e <HAL_TIM_Base_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001ad8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d11b      	bne.n	8001b18 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ae0:	4812      	ldr	r0, [pc, #72]	@ (8001b2c <HAL_InitTick+0xcc>)
 8001ae2:	f006 fff5 	bl	8008ad0 <HAL_TIM_Base_Start_IT>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001aec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d111      	bne.n	8001b18 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001af4:	2036      	movs	r0, #54	@ 0x36
 8001af6:	f003 f9ef 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b0f      	cmp	r3, #15
 8001afe:	d808      	bhi.n	8001b12 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001b00:	2200      	movs	r2, #0
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	2036      	movs	r0, #54	@ 0x36
 8001b06:	f003 f9cd 	bl	8004ea4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b34 <HAL_InitTick+0xd4>)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	e002      	b.n	8001b18 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001b18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3730      	adds	r7, #48	@ 0x30
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40021000 	.word	0x40021000
 8001b28:	431bde83 	.word	0x431bde83
 8001b2c:	2001048c 	.word	0x2001048c
 8001b30:	40001000 	.word	0x40001000
 8001b34:	20000044 	.word	0x20000044

08001b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <NMI_Handler+0x4>

08001b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <HardFault_Handler+0x4>

08001b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <MemManage_Handler+0x4>

08001b50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <BusFault_Handler+0x4>

08001b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <UsageFault_Handler+0x4>

08001b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY1_Pin);
 8001b72:	2001      	movs	r0, #1
 8001b74:	f004 fad4 	bl	8006120 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8001b80:	4802      	ldr	r0, [pc, #8]	@ (8001b8c <DMA1_Channel1_IRQHandler+0x10>)
 8001b82:	f003 fc33 	bl	80053ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20010308 	.word	0x20010308

08001b90 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8001b94:	4802      	ldr	r0, [pc, #8]	@ (8001ba0 <DMA1_Channel2_IRQHandler+0x10>)
 8001b96:	f003 fc29 	bl	80053ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20010368 	.word	0x20010368

08001ba4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8001ba8:	4802      	ldr	r0, [pc, #8]	@ (8001bb4 <DMA1_Channel3_IRQHandler+0x10>)
 8001baa:	f003 fc1f 	bl	80053ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20010178 	.word	0x20010178

08001bb8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8001bbc:	4802      	ldr	r0, [pc, #8]	@ (8001bc8 <DMA1_Channel4_IRQHandler+0x10>)
 8001bbe:	f003 fc15 	bl	80053ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	2001042c 	.word	0x2001042c

08001bcc <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001bd0:	4802      	ldr	r0, [pc, #8]	@ (8001bdc <FDCAN1_IT0_IRQHandler+0x10>)
 8001bd2:	f003 feeb 	bl	80059ac <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	200101fc 	.word	0x200101fc

08001be0 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001be4:	4802      	ldr	r0, [pc, #8]	@ (8001bf0 <FDCAN1_IT1_IRQHandler+0x10>)
 8001be6:	f003 fee1 	bl	80059ac <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200101fc 	.word	0x200101fc

08001bf4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY2_Pin);
 8001bf8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bfc:	f004 fa90 	bl	8006120 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c08:	4802      	ldr	r0, [pc, #8]	@ (8001c14 <TIM2_IRQHandler+0x10>)
 8001c0a:	f007 f981 	bl	8008f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200104d8 	.word	0x200104d8

08001c18 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <TIM6_DAC_IRQHandler+0x10>)
 8001c1e:	f007 f977 	bl	8008f10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2001048c 	.word	0x2001048c

08001c2c <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 global interrupt.
  */
void ADC4_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 8001c30:	4802      	ldr	r0, [pc, #8]	@ (8001c3c <ADC4_IRQHandler+0x10>)
 8001c32:	f001 ff37 	bl	8003aa4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */

  /* USER CODE END ADC4_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	2001010c 	.word	0x2001010c

08001c40 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8001c44:	4802      	ldr	r0, [pc, #8]	@ (8001c50 <I2C4_EV_IRQHandler+0x10>)
 8001c46:	f004 fc37 	bl	80064b8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200102b4 	.word	0x200102b4

08001c54 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8001c58:	4802      	ldr	r0, [pc, #8]	@ (8001c64 <I2C4_ER_IRQHandler+0x10>)
 8001c5a:	f004 fc47 	bl	80064ec <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200102b4 	.word	0x200102b4

08001c68 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8001c6c:	4802      	ldr	r0, [pc, #8]	@ (8001c78 <SPI4_IRQHandler+0x10>)
 8001c6e:	f006 fdbb 	bl	80087e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200103c8 	.word	0x200103c8

08001c7c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c80:	4b06      	ldr	r3, [pc, #24]	@ (8001c9c <SystemInit+0x20>)
 8001c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c86:	4a05      	ldr	r2, [pc, #20]	@ (8001c9c <SystemInit+0x20>)
 8001c88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b088      	sub	sp, #32
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca6:	f107 0314 	add.w	r3, r7, #20
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cb2:	1d3b      	adds	r3, r7, #4
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cbe:	4b31      	ldr	r3, [pc, #196]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001cc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cc4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cc6:	4b2f      	ldr	r3, [pc, #188]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ccc:	4b2d      	ldr	r3, [pc, #180]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cda:	4b2a      	ldr	r3, [pc, #168]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce0:	4b28      	ldr	r3, [pc, #160]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001ce6:	4827      	ldr	r0, [pc, #156]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001ce8:	f006 ff6a 	bl	8008bc0 <HAL_TIM_IC_Init>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001cf2:	f7ff fdcf 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	4619      	mov	r1, r3
 8001d04:	481f      	ldr	r0, [pc, #124]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001d06:	f007 fd55 	bl	80097b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001d10:	f7ff fdc0 	bl	8001894 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d14:	2300      	movs	r3, #0
 8001d16:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	2200      	movs	r2, #0
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4816      	ldr	r0, [pc, #88]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001d2c:	f007 fa3f 	bl	80091ae <HAL_TIM_IC_ConfigChannel>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001d36:	f7ff fdad 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d3a:	1d3b      	adds	r3, r7, #4
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4810      	ldr	r0, [pc, #64]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001d42:	f007 fa34 	bl	80091ae <HAL_TIM_IC_ConfigChannel>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001d4c:	f7ff fda2 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	2208      	movs	r2, #8
 8001d54:	4619      	mov	r1, r3
 8001d56:	480b      	ldr	r0, [pc, #44]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001d58:	f007 fa29 	bl	80091ae <HAL_TIM_IC_ConfigChannel>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001d62:	f7ff fd97 	bl	8001894 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001d66:	1d3b      	adds	r3, r7, #4
 8001d68:	220c      	movs	r2, #12
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4805      	ldr	r0, [pc, #20]	@ (8001d84 <MX_TIM2_Init+0xe4>)
 8001d6e:	f007 fa1e 	bl	80091ae <HAL_TIM_IC_ConfigChannel>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001d78:	f7ff fd8c 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d7c:	bf00      	nop
 8001d7e:	3720      	adds	r7, #32
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	200104d8 	.word	0x200104d8

08001d88 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	@ 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001da8:	d12f      	bne.n	8001e0a <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001daa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <HAL_TIM_IC_MspInit+0x8c>)
 8001dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dae:	4a19      	ldr	r2, [pc, #100]	@ (8001e14 <HAL_TIM_IC_MspInit+0x8c>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001db6:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <HAL_TIM_IC_MspInit+0x8c>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dc2:	4b14      	ldr	r3, [pc, #80]	@ (8001e14 <HAL_TIM_IC_MspInit+0x8c>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	4a13      	ldr	r2, [pc, #76]	@ (8001e14 <HAL_TIM_IC_MspInit+0x8c>)
 8001dc8:	f043 0308 	orr.w	r3, r3, #8
 8001dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dce:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <HAL_TIM_IC_MspInit+0x8c>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> TIM2_CH1
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = FREQUENCY_3_Pin|FREQUENCY_2_Pin|FREQUENCY_1_Pin|FREQUENCY_4_Pin;
 8001dda:	23d8      	movs	r3, #216	@ 0xd8
 8001ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001dea:	2302      	movs	r3, #2
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	4808      	ldr	r0, [pc, #32]	@ (8001e18 <HAL_TIM_IC_MspInit+0x90>)
 8001df6:	f003 ffdf 	bl	8005db8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	201c      	movs	r0, #28
 8001e00:	f003 f850 	bl	8004ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e04:	201c      	movs	r0, #28
 8001e06:	f003 f867 	bl	8004ed8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001e0a:	bf00      	nop
 8001e0c:	3728      	adds	r7, #40	@ 0x28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000
 8001e18:	48000c00 	.word	0x48000c00

08001e1c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001e20:	4b20      	ldr	r3, [pc, #128]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e22:	4a21      	ldr	r2, [pc, #132]	@ (8001ea8 <MX_LPUART1_UART_Init+0x8c>)
 8001e24:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8001e26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e28:	4a20      	ldr	r2, [pc, #128]	@ (8001eac <MX_LPUART1_UART_Init+0x90>)
 8001e2a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001e32:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001e38:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001e3e:	4b19      	ldr	r3, [pc, #100]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e40:	220c      	movs	r2, #12
 8001e42:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e44:	4b17      	ldr	r3, [pc, #92]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e4a:	4b16      	ldr	r3, [pc, #88]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e50:	4b14      	ldr	r3, [pc, #80]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e56:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001e5c:	4811      	ldr	r0, [pc, #68]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e5e:	f007 fd85 	bl	800996c <HAL_UART_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8001e68:	f7ff fd14 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	480d      	ldr	r0, [pc, #52]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e70:	f008 fb20 	bl	800a4b4 <HAL_UARTEx_SetTxFifoThreshold>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8001e7a:	f7ff fd0b 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4808      	ldr	r0, [pc, #32]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e82:	f008 fb55 	bl	800a530 <HAL_UARTEx_SetRxFifoThreshold>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8001e8c:	f7ff fd02 	bl	8001894 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001e90:	4804      	ldr	r0, [pc, #16]	@ (8001ea4 <MX_LPUART1_UART_Init+0x88>)
 8001e92:	f008 fad6 	bl	800a442 <HAL_UARTEx_DisableFifoMode>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8001e9c:	f7ff fcfa 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20010524 	.word	0x20010524
 8001ea8:	40008000 	.word	0x40008000
 8001eac:	00033324 	.word	0x00033324

08001eb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b09e      	sub	sp, #120	@ 0x78
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ec8:	f107 0310 	add.w	r3, r7, #16
 8001ecc:	2254      	movs	r2, #84	@ 0x54
 8001ece:	2100      	movs	r1, #0
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f00a fd53 	bl	800c97c <memset>
  if(uartHandle->Instance==LPUART1)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a1e      	ldr	r2, [pc, #120]	@ (8001f54 <HAL_UART_MspInit+0xa4>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d135      	bne.n	8001f4c <HAL_UART_MspInit+0x9c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001ee0:	2320      	movs	r3, #32
 8001ee2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	4618      	mov	r0, r3
 8001eee:	f006 f981 	bl	80081f4 <HAL_RCCEx_PeriphCLKConfig>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ef8:	f7ff fccc 	bl	8001894 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001efc:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <HAL_UART_MspInit+0xa8>)
 8001efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f00:	4a15      	ldr	r2, [pc, #84]	@ (8001f58 <HAL_UART_MspInit+0xa8>)
 8001f02:	f043 0301 	orr.w	r3, r3, #1
 8001f06:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001f08:	4b13      	ldr	r3, [pc, #76]	@ (8001f58 <HAL_UART_MspInit+0xa8>)
 8001f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f14:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <HAL_UART_MspInit+0xa8>)
 8001f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f18:	4a0f      	ldr	r2, [pc, #60]	@ (8001f58 <HAL_UART_MspInit+0xa8>)
 8001f1a:	f043 0304 	orr.w	r3, r3, #4
 8001f1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f20:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <HAL_UART_MspInit+0xa8>)
 8001f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f30:	2302      	movs	r3, #2
 8001f32:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001f3c:	2308      	movs	r3, #8
 8001f3e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f40:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f44:	4619      	mov	r1, r3
 8001f46:	4805      	ldr	r0, [pc, #20]	@ (8001f5c <HAL_UART_MspInit+0xac>)
 8001f48:	f003 ff36 	bl	8005db8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001f4c:	bf00      	nop
 8001f4e:	3778      	adds	r7, #120	@ 0x78
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40008000 	.word	0x40008000
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	48000800 	.word	0x48000800

08001f60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f60:	480d      	ldr	r0, [pc, #52]	@ (8001f98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f62:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f64:	f7ff fe8a 	bl	8001c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f68:	480c      	ldr	r0, [pc, #48]	@ (8001f9c <LoopForever+0x6>)
  ldr r1, =_edata
 8001f6a:	490d      	ldr	r1, [pc, #52]	@ (8001fa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa4 <LoopForever+0xe>)
  movs r3, #0
 8001f6e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f70:	e002      	b.n	8001f78 <LoopCopyDataInit>

08001f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f76:	3304      	adds	r3, #4

08001f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f7c:	d3f9      	bcc.n	8001f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f80:	4c0a      	ldr	r4, [pc, #40]	@ (8001fac <LoopForever+0x16>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f84:	e001      	b.n	8001f8a <LoopFillZerobss>

08001f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f88:	3204      	adds	r2, #4

08001f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f8c:	d3fb      	bcc.n	8001f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f8e:	f00a fcfd 	bl	800c98c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f92:	f7ff fc03 	bl	800179c <main>

08001f96 <LoopForever>:

LoopForever:
    b LoopForever
 8001f96:	e7fe      	b.n	8001f96 <LoopForever>
  ldr   r0, =_estack
 8001f98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa0:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8001fa4:	0800cbb4 	.word	0x0800cbb4
  ldr r2, =_sbss
 8001fa8:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8001fac:	2001112c 	.word	0x2001112c

08001fb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fb0:	e7fe      	b.n	8001fb0 <ADC1_2_IRQHandler>
	...

08001fb4 <HAL_ADC_ConvCpltCallback>:
	analogSwitch6,
	analogSwitch7,
	analogSwitch8
};

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
    tx_semaphore_put(&semaphoreAnalog);
 8001fbc:	4803      	ldr	r0, [pc, #12]	@ (8001fcc <HAL_ADC_ConvCpltCallback+0x18>)
 8001fbe:	f00a faaf 	bl	800c520 <_txe_semaphore_put>

}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20010940 	.word	0x20010940

08001fd0 <setAnalogSwitches>:

uint8_t setAnalogSwitches(
	const uint8_t switchSettings[NUM_ADC_CHANNELS]
){
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	72fb      	strb	r3, [r7, #11]

	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	e017      	b.n	8002012 <setAnalogSwitches+0x42>
		if(switchSettings[i]){
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d007      	beq.n	8001ffe <setAnalogSwitches+0x2e>
			set12VSensor(&analogSwitches[i]);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8002024 <setAnalogSwitches+0x54>)
 8001ff4:	4413      	add	r3, r2
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 f816 	bl	8002028 <set12VSensor>
 8001ffc:	e006      	b.n	800200c <setAnalogSwitches+0x3c>
		}else{
			set5VSensor(&analogSwitches[i]);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	4a08      	ldr	r2, [pc, #32]	@ (8002024 <setAnalogSwitches+0x54>)
 8002004:	4413      	add	r3, r2
 8002006:	4618      	mov	r0, r3
 8002008:	f000 f826 	bl	8002058 <set5VSensor>
	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	3301      	adds	r3, #1
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2b07      	cmp	r3, #7
 8002016:	d9e4      	bls.n	8001fe2 <setAnalogSwitches+0x12>
		}
	}
	return retval;
 8002018:	7afb      	ldrb	r3, [r7, #11]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000004 	.word	0x20000004

08002028 <set12VSensor>:

uint8_t set12VSensor(
	gpio_control_t *self
){
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <set12VSensor+0x16>
		retval = UCR_NPTR;
 800203a:	2302      	movs	r3, #2
 800203c:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(self->port, self->pin, SET_12V);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6818      	ldr	r0, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	889b      	ldrh	r3, [r3, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	4619      	mov	r1, r3
 800204a:	f004 f837 	bl	80060bc <HAL_GPIO_WritePin>
	return retval;
 800204e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <set5VSensor>:

uint8_t set5VSensor(
	gpio_control_t *self
){
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <set5VSensor+0x16>
		retval = UCR_NPTR;
 800206a:	2302      	movs	r3, #2
 800206c:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(self->port, self->pin, SET_5V);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6818      	ldr	r0, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	889b      	ldrh	r3, [r3, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	4619      	mov	r1, r3
 800207a:	f004 f81f 	bl	80060bc <HAL_GPIO_WritePin>
	return retval;
 800207e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <AeroInit>:
        DATA_MSB_ADDRESS,
        DATA_CSB_ADDRESS,
        DATA_LSB_ADDRESS
};

uint8_t AeroInit(void){
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
    uint8_t retVal = UCR_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	70fb      	strb	r3, [r7, #3]
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	e00a      	b.n	80020ae <AeroInit+0x26>
        AeroSensors[i].sensorNumber = i;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	b2d9      	uxtb	r1, r3
 800209c:	4a09      	ldr	r2, [pc, #36]	@ (80020c4 <AeroInit+0x3c>)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	4413      	add	r3, r2
 80020a4:	460a      	mov	r2, r1
 80020a6:	719a      	strb	r2, [r3, #6]
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3301      	adds	r3, #1
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d9f1      	bls.n	8002098 <AeroInit+0x10>
    }
    return retVal;
 80020b4:	78fb      	ldrb	r3, [r7, #3]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	200105b8 	.word	0x200105b8

080020c8 <SetChannel>:

uint8_t SetChannel(
    uint8_t sensor
){
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af02      	add	r7, sp, #8
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
    uint8_t retVal = UCR_OK;
 80020d2:	2300      	movs	r3, #0
 80020d4:	73fb      	strb	r3, [r7, #15]
    if(sensor > NUM_AERO_SENSORS){
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	2b03      	cmp	r3, #3
 80020da:	d903      	bls.n	80020e4 <SetChannel+0x1c>
        retVal = UCR_NOT_OK;
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
        return retVal;
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	e00f      	b.n	8002104 <SetChannel+0x3c>
    }
    uint8_t data = 1 << (sensor);
 80020e4:	79fb      	ldrb	r3, [r7, #7]
 80020e6:	2201      	movs	r2, #1
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Master_Transmit(&hi2c4, SWITCH_ADDRESS, &data, ONE_BYTE, I2C_TIMEOUT);
 80020f0:	f107 020e 	add.w	r2, r7, #14
 80020f4:	2364      	movs	r3, #100	@ 0x64
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	2301      	movs	r3, #1
 80020fa:	2170      	movs	r1, #112	@ 0x70
 80020fc:	4803      	ldr	r0, [pc, #12]	@ (800210c <SetChannel+0x44>)
 80020fe:	f004 f8c3 	bl	8006288 <HAL_I2C_Master_Transmit>
    return retVal;
 8002102:	7bfb      	ldrb	r3, [r7, #15]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	200102b4 	.word	0x200102b4

08002110 <ThreadX_Init>:
};


UINT ThreadX_Init(
        VOID *memory_ptr
){
 8002110:	b580      	push	{r7, lr}
 8002112:	b08e      	sub	sp, #56	@ 0x38
 8002114:	af08      	add	r7, sp, #32
 8002116:	6078      	str	r0, [r7, #4]
    UINT ret = TX_SUCCESS;
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]

	TX_BYTE_POOL *bytePool = (TX_BYTE_POOL*)memory_ptr;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	613b      	str	r3, [r7, #16]
	CHAR *pointer;

	if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8002120:	f107 010c 	add.w	r1, r7, #12
 8002124:	2300      	movs	r3, #0
 8002126:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800212a:	6938      	ldr	r0, [r7, #16]
 800212c:	f00a f80c 	bl	800c148 <_txe_byte_allocate>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <ThreadX_Init+0x2a>
	    return TX_POOL_ERROR;
 8002136:	2302      	movs	r3, #2
 8002138:	e0da      	b.n	80022f0 <ThreadX_Init+0x1e0>
	}

	if(tx_thread_create(&txMainThread, "txMainThread", txMainThreadEntry, 0, pointer,
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	22b0      	movs	r2, #176	@ 0xb0
 800213e:	9206      	str	r2, [sp, #24]
 8002140:	2201      	movs	r2, #1
 8002142:	9205      	str	r2, [sp, #20]
 8002144:	2200      	movs	r2, #0
 8002146:	9204      	str	r2, [sp, #16]
 8002148:	220a      	movs	r2, #10
 800214a:	9203      	str	r2, [sp, #12]
 800214c:	220a      	movs	r2, #10
 800214e:	9202      	str	r2, [sp, #8]
 8002150:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002154:	9201      	str	r2, [sp, #4]
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	2300      	movs	r3, #0
 800215a:	4a67      	ldr	r2, [pc, #412]	@ (80022f8 <ThreadX_Init+0x1e8>)
 800215c:	4967      	ldr	r1, [pc, #412]	@ (80022fc <ThreadX_Init+0x1ec>)
 800215e:	4868      	ldr	r0, [pc, #416]	@ (8002300 <ThreadX_Init+0x1f0>)
 8002160:	f00a f9fc 	bl	800c55c <_txe_thread_create>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <ThreadX_Init+0x5e>
						 TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
	    return TX_THREAD_ERROR;
 800216a:	230e      	movs	r3, #14
 800216c:	e0c0      	b.n	80022f0 <ThreadX_Init+0x1e0>
	}

	if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 800216e:	f107 010c 	add.w	r1, r7, #12
 8002172:	2300      	movs	r3, #0
 8002174:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002178:	6938      	ldr	r0, [r7, #16]
 800217a:	f009 ffe5 	bl	800c148 <_txe_byte_allocate>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <ThreadX_Init+0x78>
	    return TX_POOL_ERROR;
 8002184:	2302      	movs	r3, #2
 8002186:	e0b3      	b.n	80022f0 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txAnalogThread, "txAnalogThread", txAnalogThreadEntry, 0, pointer,
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	22b0      	movs	r2, #176	@ 0xb0
 800218c:	9206      	str	r2, [sp, #24]
 800218e:	2201      	movs	r2, #1
 8002190:	9205      	str	r2, [sp, #20]
 8002192:	2200      	movs	r2, #0
 8002194:	9204      	str	r2, [sp, #16]
 8002196:	220a      	movs	r2, #10
 8002198:	9203      	str	r2, [sp, #12]
 800219a:	220b      	movs	r2, #11
 800219c:	9202      	str	r2, [sp, #8]
 800219e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021a2:	9201      	str	r2, [sp, #4]
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	2300      	movs	r3, #0
 80021a8:	4a56      	ldr	r2, [pc, #344]	@ (8002304 <ThreadX_Init+0x1f4>)
 80021aa:	4957      	ldr	r1, [pc, #348]	@ (8002308 <ThreadX_Init+0x1f8>)
 80021ac:	4857      	ldr	r0, [pc, #348]	@ (800230c <ThreadX_Init+0x1fc>)
 80021ae:	f00a f9d5 	bl	800c55c <_txe_thread_create>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <ThreadX_Init+0xac>
						 TX_APP_STACK_SIZE, TX_ANALOG_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
	    return TX_THREAD_ERROR;
 80021b8:	230e      	movs	r3, #14
 80021ba:	e099      	b.n	80022f0 <ThreadX_Init+0x1e0>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 80021bc:	f107 010c 	add.w	r1, r7, #12
 80021c0:	2300      	movs	r3, #0
 80021c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021c6:	6938      	ldr	r0, [r7, #16]
 80021c8:	f009 ffbe 	bl	800c148 <_txe_byte_allocate>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <ThreadX_Init+0xc6>
        return TX_POOL_ERROR;
 80021d2:	2302      	movs	r3, #2
 80021d4:	e08c      	b.n	80022f0 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txAeroThread, "txAeroThread", txAeroThreadEntry, 0, pointer,
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	22b0      	movs	r2, #176	@ 0xb0
 80021da:	9206      	str	r2, [sp, #24]
 80021dc:	2201      	movs	r2, #1
 80021de:	9205      	str	r2, [sp, #20]
 80021e0:	2200      	movs	r2, #0
 80021e2:	9204      	str	r2, [sp, #16]
 80021e4:	220a      	movs	r2, #10
 80021e6:	9203      	str	r2, [sp, #12]
 80021e8:	220c      	movs	r2, #12
 80021ea:	9202      	str	r2, [sp, #8]
 80021ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021f0:	9201      	str	r2, [sp, #4]
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	2300      	movs	r3, #0
 80021f6:	4a46      	ldr	r2, [pc, #280]	@ (8002310 <ThreadX_Init+0x200>)
 80021f8:	4946      	ldr	r1, [pc, #280]	@ (8002314 <ThreadX_Init+0x204>)
 80021fa:	4847      	ldr	r0, [pc, #284]	@ (8002318 <ThreadX_Init+0x208>)
 80021fc:	f00a f9ae 	bl	800c55c <_txe_thread_create>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <ThreadX_Init+0xfa>
					   TX_APP_STACK_SIZE, 12, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8002206:	230e      	movs	r3, #14
 8002208:	e072      	b.n	80022f0 <ThreadX_Init+0x1e0>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 800220a:	f107 010c 	add.w	r1, r7, #12
 800220e:	2300      	movs	r3, #0
 8002210:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002214:	6938      	ldr	r0, [r7, #16]
 8002216:	f009 ff97 	bl	800c148 <_txe_byte_allocate>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <ThreadX_Init+0x114>
        return TX_POOL_ERROR;
 8002220:	2302      	movs	r3, #2
 8002222:	e065      	b.n	80022f0 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txCAN500HzThread, "txCAN500Hz", txCAN500HzThreadEntry, 0, pointer,
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	22b0      	movs	r2, #176	@ 0xb0
 8002228:	9206      	str	r2, [sp, #24]
 800222a:	2201      	movs	r2, #1
 800222c:	9205      	str	r2, [sp, #20]
 800222e:	2200      	movs	r2, #0
 8002230:	9204      	str	r2, [sp, #16]
 8002232:	220a      	movs	r2, #10
 8002234:	9203      	str	r2, [sp, #12]
 8002236:	220d      	movs	r2, #13
 8002238:	9202      	str	r2, [sp, #8]
 800223a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800223e:	9201      	str	r2, [sp, #4]
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2300      	movs	r3, #0
 8002244:	4a35      	ldr	r2, [pc, #212]	@ (800231c <ThreadX_Init+0x20c>)
 8002246:	4936      	ldr	r1, [pc, #216]	@ (8002320 <ThreadX_Init+0x210>)
 8002248:	4836      	ldr	r0, [pc, #216]	@ (8002324 <ThreadX_Init+0x214>)
 800224a:	f00a f987 	bl	800c55c <_txe_thread_create>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <ThreadX_Init+0x148>
					   TX_APP_STACK_SIZE, 13, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8002254:	230e      	movs	r3, #14
 8002256:	e04b      	b.n	80022f0 <ThreadX_Init+0x1e0>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8002258:	f107 010c 	add.w	r1, r7, #12
 800225c:	2300      	movs	r3, #0
 800225e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002262:	6938      	ldr	r0, [r7, #16]
 8002264:	f009 ff70 	bl	800c148 <_txe_byte_allocate>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <ThreadX_Init+0x162>
        return TX_POOL_ERROR;
 800226e:	2302      	movs	r3, #2
 8002270:	e03e      	b.n	80022f0 <ThreadX_Init+0x1e0>
    }

	if(tx_thread_create(&txCAN100HzThread, "txCAN100Hz", txCAN100HzThreadEntry, 0, pointer,
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	22b0      	movs	r2, #176	@ 0xb0
 8002276:	9206      	str	r2, [sp, #24]
 8002278:	2201      	movs	r2, #1
 800227a:	9205      	str	r2, [sp, #20]
 800227c:	2200      	movs	r2, #0
 800227e:	9204      	str	r2, [sp, #16]
 8002280:	220a      	movs	r2, #10
 8002282:	9203      	str	r2, [sp, #12]
 8002284:	220e      	movs	r2, #14
 8002286:	9202      	str	r2, [sp, #8]
 8002288:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800228c:	9201      	str	r2, [sp, #4]
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2300      	movs	r3, #0
 8002292:	4a25      	ldr	r2, [pc, #148]	@ (8002328 <ThreadX_Init+0x218>)
 8002294:	4925      	ldr	r1, [pc, #148]	@ (800232c <ThreadX_Init+0x21c>)
 8002296:	4826      	ldr	r0, [pc, #152]	@ (8002330 <ThreadX_Init+0x220>)
 8002298:	f00a f960 	bl	800c55c <_txe_thread_create>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <ThreadX_Init+0x196>
					   TX_APP_STACK_SIZE, 14, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 80022a2:	230e      	movs	r3, #14
 80022a4:	e024      	b.n	80022f0 <ThreadX_Init+0x1e0>
	}

	tx_semaphore_create(&semaphoreAnalog, "semaphoreAnalog", 0);
 80022a6:	231c      	movs	r3, #28
 80022a8:	2200      	movs	r2, #0
 80022aa:	4922      	ldr	r1, [pc, #136]	@ (8002334 <ThreadX_Init+0x224>)
 80022ac:	4822      	ldr	r0, [pc, #136]	@ (8002338 <ThreadX_Init+0x228>)
 80022ae:	f00a f85f 	bl	800c370 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreAero, "semaphoreAero", 0);
 80022b2:	231c      	movs	r3, #28
 80022b4:	2200      	movs	r2, #0
 80022b6:	4921      	ldr	r1, [pc, #132]	@ (800233c <ThreadX_Init+0x22c>)
 80022b8:	4821      	ldr	r0, [pc, #132]	@ (8002340 <ThreadX_Init+0x230>)
 80022ba:	f00a f859 	bl	800c370 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreFrequency, "semaphoreFrequency", 1);
 80022be:	231c      	movs	r3, #28
 80022c0:	2201      	movs	r2, #1
 80022c2:	4920      	ldr	r1, [pc, #128]	@ (8002344 <ThreadX_Init+0x234>)
 80022c4:	4820      	ldr	r0, [pc, #128]	@ (8002348 <ThreadX_Init+0x238>)
 80022c6:	f00a f853 	bl	800c370 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreExADC1, "semaphoreExADC1", 0);
 80022ca:	231c      	movs	r3, #28
 80022cc:	2200      	movs	r2, #0
 80022ce:	491f      	ldr	r1, [pc, #124]	@ (800234c <ThreadX_Init+0x23c>)
 80022d0:	481f      	ldr	r0, [pc, #124]	@ (8002350 <ThreadX_Init+0x240>)
 80022d2:	f00a f84d 	bl	800c370 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreExADC2, "semaphoreExADC2", 0);
 80022d6:	231c      	movs	r3, #28
 80022d8:	2200      	movs	r2, #0
 80022da:	491e      	ldr	r1, [pc, #120]	@ (8002354 <ThreadX_Init+0x244>)
 80022dc:	481e      	ldr	r0, [pc, #120]	@ (8002358 <ThreadX_Init+0x248>)
 80022de:	f00a f847 	bl	800c370 <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreSPI, "semaphoreSPI", 0);
 80022e2:	231c      	movs	r3, #28
 80022e4:	2200      	movs	r2, #0
 80022e6:	491d      	ldr	r1, [pc, #116]	@ (800235c <ThreadX_Init+0x24c>)
 80022e8:	481d      	ldr	r0, [pc, #116]	@ (8002360 <ThreadX_Init+0x250>)
 80022ea:	f00a f841 	bl	800c370 <_txe_semaphore_create>
    

	return ret;
 80022ee:	697b      	ldr	r3, [r7, #20]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	08002365 	.word	0x08002365
 80022fc:	0800ca00 	.word	0x0800ca00
 8002300:	200105d0 	.word	0x200105d0
 8002304:	080023b5 	.word	0x080023b5
 8002308:	0800ca10 	.word	0x0800ca10
 800230c:	20010680 	.word	0x20010680
 8002310:	08002431 	.word	0x08002431
 8002314:	0800ca20 	.word	0x0800ca20
 8002318:	20010730 	.word	0x20010730
 800231c:	080024c5 	.word	0x080024c5
 8002320:	0800ca30 	.word	0x0800ca30
 8002324:	200107e0 	.word	0x200107e0
 8002328:	080024d9 	.word	0x080024d9
 800232c:	0800ca3c 	.word	0x0800ca3c
 8002330:	20010890 	.word	0x20010890
 8002334:	0800ca48 	.word	0x0800ca48
 8002338:	20010940 	.word	0x20010940
 800233c:	0800ca58 	.word	0x0800ca58
 8002340:	2001095c 	.word	0x2001095c
 8002344:	0800ca68 	.word	0x0800ca68
 8002348:	20010978 	.word	0x20010978
 800234c:	0800ca7c 	.word	0x0800ca7c
 8002350:	20010994 	.word	0x20010994
 8002354:	0800ca8c 	.word	0x0800ca8c
 8002358:	200109b0 	.word	0x200109b0
 800235c:	0800ca9c 	.word	0x0800ca9c
 8002360:	200109cc 	.word	0x200109cc

08002364 <txMainThreadEntry>:


void txMainThreadEntry(
    ULONG threadInput
){
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
    HAL_FDCAN_Start(&hfdcan1);
 800236c:	480e      	ldr	r0, [pc, #56]	@ (80023a8 <txMainThreadEntry+0x44>)
 800236e:	f003 faf5 	bl	800595c <HAL_FDCAN_Start>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002372:	2100      	movs	r1, #0
 8002374:	480d      	ldr	r0, [pc, #52]	@ (80023ac <txMainThreadEntry+0x48>)
 8002376:	f006 fc7b 	bl	8008c70 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800237a:	2104      	movs	r1, #4
 800237c:	480b      	ldr	r0, [pc, #44]	@ (80023ac <txMainThreadEntry+0x48>)
 800237e:	f006 fc77 	bl	8008c70 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8002382:	2108      	movs	r1, #8
 8002384:	4809      	ldr	r0, [pc, #36]	@ (80023ac <txMainThreadEntry+0x48>)
 8002386:	f006 fc73 	bl	8008c70 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 800238a:	210c      	movs	r1, #12
 800238c:	4807      	ldr	r0, [pc, #28]	@ (80023ac <txMainThreadEntry+0x48>)
 800238e:	f006 fc6f 	bl	8008c70 <HAL_TIM_IC_Start_IT>

	while(1){
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 8002392:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002396:	4806      	ldr	r0, [pc, #24]	@ (80023b0 <txMainThreadEntry+0x4c>)
 8002398:	f003 fea8 	bl	80060ec <HAL_GPIO_TogglePin>
	    tx_thread_sleep(1000);
 800239c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023a0:	f008 ffdc 	bl	800b35c <_tx_thread_sleep>
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 80023a4:	bf00      	nop
 80023a6:	e7f4      	b.n	8002392 <txMainThreadEntry+0x2e>
 80023a8:	200101fc 	.word	0x200101fc
 80023ac:	200104d8 	.word	0x200104d8
 80023b0:	48000800 	.word	0x48000800

080023b4 <txAnalogThreadEntry>:
	}
}

void txAnalogThreadEntry(
    ULONG threadInput
){
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b092      	sub	sp, #72	@ 0x48
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
    uint8_t analogRxData[16];
    uint32_t adcValues[8];
    setAnalogSwitches(analogSwitchStates);
 80023bc:	4819      	ldr	r0, [pc, #100]	@ (8002424 <txAnalogThreadEntry+0x70>)
 80023be:	f7ff fe07 	bl	8001fd0 <setAnalogSwitches>

    while(1){
        HAL_ADC_Start_DMA(&hadc4, adcValues, NUM_ADC_CHANNELS);
 80023c2:	f107 0318 	add.w	r3, r7, #24
 80023c6:	2208      	movs	r2, #8
 80023c8:	4619      	mov	r1, r3
 80023ca:	4817      	ldr	r0, [pc, #92]	@ (8002428 <txAnalogThreadEntry+0x74>)
 80023cc:	f001 fa96 	bl	80038fc <HAL_ADC_Start_DMA>
        tx_semaphore_get(&semaphoreAnalog, TX_WAIT_FOREVER);
 80023d0:	f04f 31ff 	mov.w	r1, #4294967295
 80023d4:	4815      	ldr	r0, [pc, #84]	@ (800242c <txAnalogThreadEntry+0x78>)
 80023d6:	f00a f861 	bl	800c49c <_txe_semaphore_get>
        struct ucr_01_front_analog_t analogStruct = {
            .analog1 = adcValues[0],
 80023da:	69bb      	ldr	r3, [r7, #24]
        struct ucr_01_front_analog_t analogStruct = {
 80023dc:	b29b      	uxth	r3, r3
 80023de:	813b      	strh	r3, [r7, #8]
            .analog2 = adcValues[1],
 80023e0:	69fb      	ldr	r3, [r7, #28]
        struct ucr_01_front_analog_t analogStruct = {
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	817b      	strh	r3, [r7, #10]
            .analog3 = adcValues[2],
 80023e6:	6a3b      	ldr	r3, [r7, #32]
        struct ucr_01_front_analog_t analogStruct = {
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	81bb      	strh	r3, [r7, #12]
            .analog4 = adcValues[3],
 80023ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        struct ucr_01_front_analog_t analogStruct = {
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	81fb      	strh	r3, [r7, #14]
            .analog5 = adcValues[4],
 80023f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        struct ucr_01_front_analog_t analogStruct = {
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	823b      	strh	r3, [r7, #16]
            .analog6 = adcValues[5],
 80023f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        struct ucr_01_front_analog_t analogStruct = {
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	827b      	strh	r3, [r7, #18]
            .analog7 = adcValues[6],
 80023fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        struct ucr_01_front_analog_t analogStruct = {
 8002400:	b29b      	uxth	r3, r3
 8002402:	82bb      	strh	r3, [r7, #20]
            .analog8 = adcValues[7]
 8002404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
        struct ucr_01_front_analog_t analogStruct = {
 8002406:	b29b      	uxth	r3, r3
 8002408:	82fb      	strh	r3, [r7, #22]
        };
        ucr_01_front_analog_pack(analogRxData, &analogStruct, UCR_01_FRONT_ANALOG_LENGTH);
 800240a:	f107 0108 	add.w	r1, r7, #8
 800240e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002412:	2210      	movs	r2, #16
 8002414:	4618      	mov	r0, r3
 8002416:	f000 fab5 	bl	8002984 <ucr_01_front_analog_pack>
        tx_thread_sleep(2);
 800241a:	2002      	movs	r0, #2
 800241c:	f008 ff9e 	bl	800b35c <_tx_thread_sleep>
    while(1){
 8002420:	bf00      	nop
 8002422:	e7ce      	b.n	80023c2 <txAnalogThreadEntry+0xe>
 8002424:	0800cb74 	.word	0x0800cb74
 8002428:	2001010c 	.word	0x2001010c
 800242c:	20010940 	.word	0x20010940

08002430 <txAeroThreadEntry>:
    }
}

void txAeroThreadEntry(
   ULONG threadInput
){
 8002430:	b5b0      	push	{r4, r5, r7, lr}
 8002432:	b096      	sub	sp, #88	@ 0x58
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
    if(UCR_OK != AeroInit()){
 8002438:	f7ff fe26 	bl	8002088 <AeroInit>

    }
    struct ucr_01_front_aero_t aeroData;
    uint8_t transmitData[UCR_01_FRONT_AERO_LENGTH];
    FDCAN_TxHeaderTypeDef aeroHeader = {
 800243c:	4b1f      	ldr	r3, [pc, #124]	@ (80024bc <txAeroThreadEntry+0x8c>)
 800243e:	f107 040c 	add.w	r4, r7, #12
 8002442:	461d      	mov	r5, r3
 8002444:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002448:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800244a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800244c:	682b      	ldr	r3, [r5, #0]
 800244e:	6023      	str	r3, [r4, #0]
        .TxEventFifoControl = FDCAN_NO_TX_EVENTS,
        .MessageMarker = 0
    };

    while(1){
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8002450:	2300      	movs	r3, #0
 8002452:	657b      	str	r3, [r7, #84]	@ 0x54
 8002454:	e007      	b.n	8002466 <txAeroThreadEntry+0x36>
//            StartSensorReading(&AeroSensors[i]);
        	SetChannel(i);
 8002456:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002458:	b2db      	uxtb	r3, r3
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff fe34 	bl	80020c8 <SetChannel>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8002460:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002462:	3301      	adds	r3, #1
 8002464:	657b      	str	r3, [r7, #84]	@ 0x54
 8002466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002468:	2b02      	cmp	r3, #2
 800246a:	d9f4      	bls.n	8002456 <txAeroThreadEntry+0x26>
        }


        tx_thread_sleep(20);
 800246c:	2014      	movs	r0, #20
 800246e:	f008 ff75 	bl	800b35c <_tx_thread_sleep>

//        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
//            ReadData(&AeroSensors[i]);
//        }
        aeroData.pressure1 = AeroSensors[0].pressure;
 8002472:	4b13      	ldr	r3, [pc, #76]	@ (80024c0 <txAeroThreadEntry+0x90>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	643b      	str	r3, [r7, #64]	@ 0x40
        aeroData.pressure2 = AeroSensors[1].pressure;
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <txAeroThreadEntry+0x90>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	647b      	str	r3, [r7, #68]	@ 0x44
        aeroData.pressure3 = AeroSensors[2].pressure;
 800247e:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <txAeroThreadEntry+0x90>)
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	64bb      	str	r3, [r7, #72]	@ 0x48

        aeroData.temperature1 = AeroSensors[0].temperature;
 8002484:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <txAeroThreadEntry+0x90>)
 8002486:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800248a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
        aeroData.temperature2 = AeroSensors[1].temperature;
 800248e:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <txAeroThreadEntry+0x90>)
 8002490:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002494:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        aeroData.temperature3 = AeroSensors[2].temperature;
 8002498:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <txAeroThreadEntry+0x90>)
 800249a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800249e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
        ucr_01_front_aero_pack(transmitData, &aeroData, UCR_01_FRONT_AERO_LENGTH);
 80024a2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80024a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80024aa:	2210      	movs	r2, #16
 80024ac:	4618      	mov	r0, r3
 80024ae:	f000 fcbf 	bl	8002e30 <ucr_01_front_aero_pack>
        tx_thread_sleep(100);
 80024b2:	2064      	movs	r0, #100	@ 0x64
 80024b4:	f008 ff52 	bl	800b35c <_tx_thread_sleep>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80024b8:	e7ca      	b.n	8002450 <txAeroThreadEntry+0x20>
 80024ba:	bf00      	nop
 80024bc:	0800caac 	.word	0x0800caac
 80024c0:	200105b8 	.word	0x200105b8

080024c4 <txCAN500HzThreadEntry>:
//        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &aeroHeader, transmitData);
    }
}

void txCAN500HzThreadEntry(ULONG threadInput){
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]

    while(1){
    	tx_thread_sleep(1000);
 80024cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024d0:	f008 ff44 	bl	800b35c <_tx_thread_sleep>
 80024d4:	e7fa      	b.n	80024cc <txCAN500HzThreadEntry+0x8>
	...

080024d8 <txCAN100HzThreadEntry>:
    }
}

void txCAN100HzThreadEntry(
    ULONG threadInput
){
 80024d8:	b5b0      	push	{r4, r5, r7, lr}
 80024da:	b09c      	sub	sp, #112	@ 0x70
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
    if(UCR_OK != FrequencyInit()){
 80024e0:	f000 f86a 	bl	80025b8 <FrequencyInit>

    }
	uint8_t preScalar = htim2.Init.Prescaler + 1;
 80024e4:	4b2f      	ldr	r3, [pc, #188]	@ (80025a4 <txCAN100HzThreadEntry+0xcc>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	3301      	adds	r3, #1
 80024ec:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    float refClock = TIMCLOCK/(preScalar);
 80024f0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80024f4:	4a2c      	ldr	r2, [pc, #176]	@ (80025a8 <txCAN100HzThreadEntry+0xd0>)
 80024f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80024fa:	ee07 3a90 	vmov	s15, r3
 80024fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002502:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	uint32_t frequency[NUM_FREQUENCY_CHANNELS];
	uint8_t frequencyData[UCR_01_FRONT_FREQUENCY_LENGTH];
	FDCAN_TxHeaderTypeDef frequencyHeader = {
 8002506:	4b29      	ldr	r3, [pc, #164]	@ (80025ac <txCAN100HzThreadEntry+0xd4>)
 8002508:	f107 041c 	add.w	r4, r7, #28
 800250c:	461d      	mov	r5, r3
 800250e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002510:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002514:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002516:	682b      	ldr	r3, [r5, #0]
 8002518:	6023      	str	r3, [r4, #0]
        .MessageMarker = 0
	};

    while(1){
        // Acquire the semaphore
    	tx_semaphore_get(&semaphoreFrequency, TX_WAIT_FOREVER);
 800251a:	f04f 31ff 	mov.w	r1, #4294967295
 800251e:	4824      	ldr	r0, [pc, #144]	@ (80025b0 <txCAN100HzThreadEntry+0xd8>)
 8002520:	f009 ffbc 	bl	800c49c <_txe_semaphore_get>
    	// Convert the data to frequency and encode it
    	for(int i = 0; i < 4; i ++){
 8002524:	2300      	movs	r3, #0
 8002526:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002528:	e022      	b.n	8002570 <txCAN100HzThreadEntry+0x98>
			float value = refClock / ChannelData[i].difference;
 800252a:	4a22      	ldr	r2, [pc, #136]	@ (80025b4 <txCAN100HzThreadEntry+0xdc>)
 800252c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800252e:	019b      	lsls	r3, r3, #6
 8002530:	4413      	add	r3, r2
 8002532:	333c      	adds	r3, #60	@ 0x3c
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	ee07 3a90 	vmov	s15, r3
 800253a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800253e:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8002542:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002546:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
			frequency[i] = ucr_01_front_frequency_frequency1_encode(value);
 800254a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800254c:	f7fe f8e8 	bl	8000720 <__aeabi_f2d>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	ec43 2b10 	vmov	d0, r2, r3
 8002558:	f000 fc5c 	bl	8002e14 <ucr_01_front_frequency_frequency1_encode>
 800255c:	4602      	mov	r2, r0
 800255e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	3370      	adds	r3, #112	@ 0x70
 8002564:	443b      	add	r3, r7
 8002566:	f843 2c20 	str.w	r2, [r3, #-32]
    	for(int i = 0; i < 4; i ++){
 800256a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800256c:	3301      	adds	r3, #1
 800256e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002572:	2b03      	cmp	r3, #3
 8002574:	ddd9      	ble.n	800252a <txCAN100HzThreadEntry+0x52>
    	}
    	struct ucr_01_front_frequency_t frequencyStruct = {
    	        .frequency1 = frequency[0],
 8002576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
    	struct ucr_01_front_frequency_t frequencyStruct = {
 8002578:	60fb      	str	r3, [r7, #12]
    	        .frequency2 = frequency[1],
 800257a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    	struct ucr_01_front_frequency_t frequencyStruct = {
 800257c:	613b      	str	r3, [r7, #16]
    	        .frequency3 = frequency[2],
 800257e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
    	struct ucr_01_front_frequency_t frequencyStruct = {
 8002580:	617b      	str	r3, [r7, #20]
    	        .frequency4 = frequency[3]
 8002582:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    	struct ucr_01_front_frequency_t frequencyStruct = {
 8002584:	61bb      	str	r3, [r7, #24]
    	};
    	ucr_01_front_frequency_pack(frequencyData, &frequencyStruct, UCR_01_FRONT_FREQUENCY_LENGTH);
 8002586:	f107 010c 	add.w	r1, r7, #12
 800258a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800258e:	2210      	movs	r2, #16
 8002590:	4618      	mov	r0, r3
 8002592:	f000 fb1b 	bl	8002bcc <ucr_01_front_frequency_pack>
    	tx_semaphore_put(&semaphoreFrequency);
 8002596:	4806      	ldr	r0, [pc, #24]	@ (80025b0 <txCAN100HzThreadEntry+0xd8>)
 8002598:	f009 ffc2 	bl	800c520 <_txe_semaphore_put>
//    	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &frequencyHeader, frequencyData);
    	tx_thread_sleep(10);
 800259c:	200a      	movs	r0, #10
 800259e:	f008 fedd 	bl	800b35c <_tx_thread_sleep>
    while(1){
 80025a2:	e7ba      	b.n	800251a <txCAN100HzThreadEntry+0x42>
 80025a4:	200104d8 	.word	0x200104d8
 80025a8:	0a21fe80 	.word	0x0a21fe80
 80025ac:	0800cad0 	.word	0x0800cad0
 80025b0:	20010978 	.word	0x20010978
 80025b4:	200109e8 	.word	0x200109e8

080025b8 <FrequencyInit>:
static uint8_t CalculateFrequency(
        frequency_t* channel,
        TIM_HandleTypeDef* htim
);

uint8_t FrequencyInit(void){
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af04      	add	r7, sp, #16
    uint8_t retVal = UCR_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	70fb      	strb	r3, [r7, #3]
    for(int i = 0; i < NUM_FREQUENCY_CHANNELS; i ++){
 80025c2:	2300      	movs	r3, #0
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	e016      	b.n	80025f6 <FrequencyInit+0x3e>
        ChannelData[i].firstValue = 0;
 80025c8:	4a35      	ldr	r2, [pc, #212]	@ (80026a0 <FrequencyInit+0xe8>)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	019b      	lsls	r3, r3, #6
 80025ce:	4413      	add	r3, r2
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
        ChannelData[i].secondValue = 0;
 80025d4:	4a32      	ldr	r2, [pc, #200]	@ (80026a0 <FrequencyInit+0xe8>)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	019b      	lsls	r3, r3, #6
 80025da:	4413      	add	r3, r2
 80025dc:	3304      	adds	r3, #4
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
        ChannelData[i].isFirstCapture = false;
 80025e2:	4a2f      	ldr	r2, [pc, #188]	@ (80026a0 <FrequencyInit+0xe8>)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	019b      	lsls	r3, r3, #6
 80025e8:	4413      	add	r3, r2
 80025ea:	3308      	adds	r3, #8
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_FREQUENCY_CHANNELS; i ++){
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3301      	adds	r3, #1
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d9e5      	bls.n	80025c8 <FrequencyInit+0x10>
    }
    ChannelData[0].halChannel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025fc:	4b28      	ldr	r3, [pc, #160]	@ (80026a0 <FrequencyInit+0xe8>)
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ChannelData[1].halChannel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002604:	4b26      	ldr	r3, [pc, #152]	@ (80026a0 <FrequencyInit+0xe8>)
 8002606:	2202      	movs	r2, #2
 8002608:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    ChannelData[2].halChannel = HAL_TIM_ACTIVE_CHANNEL_3;
 800260c:	4b24      	ldr	r3, [pc, #144]	@ (80026a0 <FrequencyInit+0xe8>)
 800260e:	2204      	movs	r2, #4
 8002610:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    ChannelData[3].halChannel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002614:	4b22      	ldr	r3, [pc, #136]	@ (80026a0 <FrequencyInit+0xe8>)
 8002616:	2208      	movs	r2, #8
 8002618:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8

    tx_timer_create(&ChannelData[0].resetTimer, "resetTimer1", 
 800261c:	232c      	movs	r3, #44	@ 0x2c
 800261e:	9303      	str	r3, [sp, #12]
 8002620:	2300      	movs	r3, #0
 8002622:	9302      	str	r3, [sp, #8]
 8002624:	2300      	movs	r3, #0
 8002626:	9301      	str	r3, [sp, #4]
 8002628:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	2300      	movs	r3, #0
 8002630:	4a1c      	ldr	r2, [pc, #112]	@ (80026a4 <FrequencyInit+0xec>)
 8002632:	491d      	ldr	r1, [pc, #116]	@ (80026a8 <FrequencyInit+0xf0>)
 8002634:	481d      	ldr	r0, [pc, #116]	@ (80026ac <FrequencyInit+0xf4>)
 8002636:	f00a f8d7 	bl	800c7e8 <_txe_timer_create>
        timerExpirationFrequency, 0, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[1].resetTimer, "resetTimer2", 
 800263a:	232c      	movs	r3, #44	@ 0x2c
 800263c:	9303      	str	r3, [sp, #12]
 800263e:	2300      	movs	r3, #0
 8002640:	9302      	str	r3, [sp, #8]
 8002642:	2300      	movs	r3, #0
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	2301      	movs	r3, #1
 800264e:	4a15      	ldr	r2, [pc, #84]	@ (80026a4 <FrequencyInit+0xec>)
 8002650:	4917      	ldr	r1, [pc, #92]	@ (80026b0 <FrequencyInit+0xf8>)
 8002652:	4818      	ldr	r0, [pc, #96]	@ (80026b4 <FrequencyInit+0xfc>)
 8002654:	f00a f8c8 	bl	800c7e8 <_txe_timer_create>
        timerExpirationFrequency, 1, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[2].resetTimer, "resetTimer3", 
 8002658:	232c      	movs	r3, #44	@ 0x2c
 800265a:	9303      	str	r3, [sp, #12]
 800265c:	2300      	movs	r3, #0
 800265e:	9302      	str	r3, [sp, #8]
 8002660:	2300      	movs	r3, #0
 8002662:	9301      	str	r3, [sp, #4]
 8002664:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	2302      	movs	r3, #2
 800266c:	4a0d      	ldr	r2, [pc, #52]	@ (80026a4 <FrequencyInit+0xec>)
 800266e:	4912      	ldr	r1, [pc, #72]	@ (80026b8 <FrequencyInit+0x100>)
 8002670:	4812      	ldr	r0, [pc, #72]	@ (80026bc <FrequencyInit+0x104>)
 8002672:	f00a f8b9 	bl	800c7e8 <_txe_timer_create>
        timerExpirationFrequency, 2, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[3].resetTimer, "resetTimer4", 
 8002676:	232c      	movs	r3, #44	@ 0x2c
 8002678:	9303      	str	r3, [sp, #12]
 800267a:	2300      	movs	r3, #0
 800267c:	9302      	str	r3, [sp, #8]
 800267e:	2300      	movs	r3, #0
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	2303      	movs	r3, #3
 800268a:	4a06      	ldr	r2, [pc, #24]	@ (80026a4 <FrequencyInit+0xec>)
 800268c:	490c      	ldr	r1, [pc, #48]	@ (80026c0 <FrequencyInit+0x108>)
 800268e:	480d      	ldr	r0, [pc, #52]	@ (80026c4 <FrequencyInit+0x10c>)
 8002690:	f00a f8aa 	bl	800c7e8 <_txe_timer_create>
        timerExpirationFrequency, 3, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    return retVal;
 8002694:	78fb      	ldrb	r3, [r7, #3]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200109e8 	.word	0x200109e8
 80026a4:	08002825 	.word	0x08002825
 80026a8:	0800cb18 	.word	0x0800cb18
 80026ac:	200109f4 	.word	0x200109f4
 80026b0:	0800cb24 	.word	0x0800cb24
 80026b4:	20010a34 	.word	0x20010a34
 80026b8:	0800cb30 	.word	0x0800cb30
 80026bc:	20010a74 	.word	0x20010a74
 80026c0:	0800cb3c 	.word	0x0800cb3c
 80026c4:	20010ab4 	.word	0x20010ab4

080026c8 <HAL_TIM_IC_CaptureCallback>:
  * @param htim: Timer handle
  * @retval void
  */
void HAL_TIM_IC_CaptureCallback(
    TIM_HandleTypeDef* htim
){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
    uint8_t channel = 0;
 80026d0:	2300      	movs	r3, #0
 80026d2:	73fb      	strb	r3, [r7, #15]
    switch (htim->Channel){
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	7f1b      	ldrb	r3, [r3, #28]
 80026d8:	3b01      	subs	r3, #1
 80026da:	2b07      	cmp	r3, #7
 80026dc:	d827      	bhi.n	800272e <HAL_TIM_IC_CaptureCallback+0x66>
 80026de:	a201      	add	r2, pc, #4	@ (adr r2, 80026e4 <HAL_TIM_IC_CaptureCallback+0x1c>)
 80026e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e4:	08002705 	.word	0x08002705
 80026e8:	0800270b 	.word	0x0800270b
 80026ec:	0800272f 	.word	0x0800272f
 80026f0:	08002711 	.word	0x08002711
 80026f4:	0800272f 	.word	0x0800272f
 80026f8:	0800272f 	.word	0x0800272f
 80026fc:	0800272f 	.word	0x0800272f
 8002700:	08002717 	.word	0x08002717
        case HAL_TIM_ACTIVE_CHANNEL_1:
            channel = 0;
 8002704:	2300      	movs	r3, #0
 8002706:	73fb      	strb	r3, [r7, #15]
            break;
 8002708:	e008      	b.n	800271c <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_2:
            channel = 1;
 800270a:	2301      	movs	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
            break;
 800270e:	e005      	b.n	800271c <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            channel = 2;
 8002710:	2302      	movs	r3, #2
 8002712:	73fb      	strb	r3, [r7, #15]
            break;
 8002714:	e002      	b.n	800271c <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_4:
            channel = 3;
 8002716:	2303      	movs	r3, #3
 8002718:	73fb      	strb	r3, [r7, #15]
            break;
 800271a:	bf00      	nop
        default:
            return;
    }
    CalculateFrequency(&ChannelData[channel], htim);
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	019b      	lsls	r3, r3, #6
 8002720:	4a05      	ldr	r2, [pc, #20]	@ (8002738 <HAL_TIM_IC_CaptureCallback+0x70>)
 8002722:	4413      	add	r3, r2
 8002724:	6879      	ldr	r1, [r7, #4]
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f808 	bl	800273c <CalculateFrequency>
 800272c:	e000      	b.n	8002730 <HAL_TIM_IC_CaptureCallback+0x68>
            return;
 800272e:	bf00      	nop
}
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	200109e8 	.word	0x200109e8

0800273c <CalculateFrequency>:

static uint8_t CalculateFrequency(
    frequency_t* channel,
    TIM_HandleTypeDef* htim
){
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
    uint8_t retVal = UCR_OK;
 8002746:	2300      	movs	r3, #0
 8002748:	73fb      	strb	r3, [r7, #15]
    // Check if first rising edge to begin capture
    if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 800274a:	2100      	movs	r1, #0
 800274c:	4834      	ldr	r0, [pc, #208]	@ (8002820 <CalculateFrequency+0xe4>)
 800274e:	f009 fea5 	bl	800c49c <_txe_semaphore_get>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <CalculateFrequency+0x24>
        retVal = UCR_NOT_OK;
 8002758:	2301      	movs	r3, #1
 800275a:	73fb      	strb	r3, [r7, #15]
        return retVal;
 800275c:	7bfb      	ldrb	r3, [r7, #15]
 800275e:	e05a      	b.n	8002816 <CalculateFrequency+0xda>
    }
    if (channel->isFirstCapture == false){
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	7a1b      	ldrb	r3, [r3, #8]
 8002764:	f083 0301 	eor.w	r3, r3, #1
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d012      	beq.n	8002794 <CalculateFrequency+0x58>
        if(TX_SUCCESS != tx_timer_activate(&channel->resetTimer)){
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	330c      	adds	r3, #12
 8002772:	4618      	mov	r0, r3
 8002774:	f009 ffe4 	bl	800c740 <_txe_timer_activate>
                   // ADD error handler stuff here;
        }
        channel->firstValue = HAL_TIM_ReadCapturedValue(htim, channel->halChannel);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800277e:	4619      	mov	r1, r3
 8002780:	6838      	ldr	r0, [r7, #0]
 8002782:	f006 fdb1 	bl	80092e8 <HAL_TIM_ReadCapturedValue>
 8002786:	4602      	mov	r2, r0
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	601a      	str	r2, [r3, #0]
        // Set flag to indicate next value will be second rising edge
        channel->isFirstCapture = true;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	721a      	strb	r2, [r3, #8]
 8002792:	e034      	b.n	80027fe <CalculateFrequency+0xc2>
    } else if (true == channel->isFirstCapture){
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	7a1b      	ldrb	r3, [r3, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d030      	beq.n	80027fe <CalculateFrequency+0xc2>
        // Stop the reset timer
        if(TX_SUCCESS != tx_timer_deactivate(&channel->resetTimer)){
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	330c      	adds	r3, #12
 80027a0:	4618      	mov	r0, r3
 80027a2:	f00a f8cd 	bl	800c940 <_txe_timer_deactivate>
            // ADD error handler stuff here;
        }
        channel->secondValue = HAL_TIM_ReadCapturedValue(htim, channel->halChannel);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027ac:	4619      	mov	r1, r3
 80027ae:	6838      	ldr	r0, [r7, #0]
 80027b0:	f006 fd9a 	bl	80092e8 <HAL_TIM_ReadCapturedValue>
 80027b4:	4602      	mov	r2, r0
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	605a      	str	r2, [r3, #4]
        // Check if the first capture was before the second
        if (channel->secondValue > channel->firstValue){
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d907      	bls.n	80027d6 <CalculateFrequency+0x9a>
            // Calculate the difference
            channel->difference = channel->secondValue - channel->firstValue;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685a      	ldr	r2, [r3, #4]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	1ad2      	subs	r2, r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027d4:	e010      	b.n	80027f8 <CalculateFrequency+0xbc>
        } else if (channel->secondValue < channel->firstValue){
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d20a      	bcs.n	80027f8 <CalculateFrequency+0xbc>
            channel->difference = ((htim->Init.Period - channel->firstValue) + channel->secondValue) + 1;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	1ad2      	subs	r2, r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4413      	add	r3, r2
 80027f2:	1c5a      	adds	r2, r3, #1
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        // Reset the first capture state
        channel->isFirstCapture = false;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	721a      	strb	r2, [r3, #8]
    }
    // Release the semaphore
    if(TX_SUCCESS != tx_semaphore_put(&semaphoreFrequency)){
 80027fe:	4808      	ldr	r0, [pc, #32]	@ (8002820 <CalculateFrequency+0xe4>)
 8002800:	f009 fe8e 	bl	800c520 <_txe_semaphore_put>
        // ADD error handler stuff here;
    }
    // Reset the timer;
    if(TX_SUCCESS != tx_timer_change(&channel->resetTimer, FREQUENCY_RESET_TIME, 0)){
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	330c      	adds	r3, #12
 8002808:	2200      	movs	r2, #0
 800280a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800280e:	4618      	mov	r0, r3
 8002810:	f009 ffb4 	bl	800c77c <_txe_timer_change>
        // ADD error handler stuff here;
    }
    return retVal;
 8002814:	7bfb      	ldrb	r3, [r7, #15]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	20010978 	.word	0x20010978

08002824 <timerExpirationFrequency>:
  * @param channel: the number of the timer
  * @retval void
  */
void timerExpirationFrequency(
    ULONG channel
){
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
    // Attempt to acquire the semaphore
    if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 800282c:	2100      	movs	r1, #0
 800282e:	4818      	ldr	r0, [pc, #96]	@ (8002890 <timerExpirationFrequency+0x6c>)
 8002830:	f009 fe34 	bl	800c49c <_txe_semaphore_get>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d126      	bne.n	8002888 <timerExpirationFrequency+0x64>
        return;
    }
    // Set the first capture and difference to zero
    ChannelData[channel].isFirstCapture = false;
 800283a:	4a16      	ldr	r2, [pc, #88]	@ (8002894 <timerExpirationFrequency+0x70>)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	019b      	lsls	r3, r3, #6
 8002840:	4413      	add	r3, r2
 8002842:	3308      	adds	r3, #8
 8002844:	2200      	movs	r2, #0
 8002846:	701a      	strb	r2, [r3, #0]
    ChannelData[channel].difference = 0;
 8002848:	4a12      	ldr	r2, [pc, #72]	@ (8002894 <timerExpirationFrequency+0x70>)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	019b      	lsls	r3, r3, #6
 800284e:	4413      	add	r3, r2
 8002850:	333c      	adds	r3, #60	@ 0x3c
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
    // Reset the timer
    tx_timer_deactivate(&ChannelData[channel].resetTimer);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	019b      	lsls	r3, r3, #6
 800285a:	3308      	adds	r3, #8
 800285c:	4a0d      	ldr	r2, [pc, #52]	@ (8002894 <timerExpirationFrequency+0x70>)
 800285e:	4413      	add	r3, r2
 8002860:	3304      	adds	r3, #4
 8002862:	4618      	mov	r0, r3
 8002864:	f00a f86c 	bl	800c940 <_txe_timer_deactivate>
    tx_timer_change(&ChannelData[channel].resetTimer, FREQUENCY_RESET_TIME, 0);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	019b      	lsls	r3, r3, #6
 800286c:	3308      	adds	r3, #8
 800286e:	4a09      	ldr	r2, [pc, #36]	@ (8002894 <timerExpirationFrequency+0x70>)
 8002870:	4413      	add	r3, r2
 8002872:	3304      	adds	r3, #4
 8002874:	2200      	movs	r2, #0
 8002876:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800287a:	4618      	mov	r0, r3
 800287c:	f009 ff7e 	bl	800c77c <_txe_timer_change>
    // Release the semaphore
    tx_semaphore_put(&semaphoreFrequency);
 8002880:	4803      	ldr	r0, [pc, #12]	@ (8002890 <timerExpirationFrequency+0x6c>)
 8002882:	f009 fe4d 	bl	800c520 <_txe_semaphore_put>
    return;
 8002886:	e000      	b.n	800288a <timerExpirationFrequency+0x66>
        return;
 8002888:	bf00      	nop
}
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20010978 	.word	0x20010978
 8002894:	200109e8 	.word	0x200109e8

08002898 <HAL_GPIO_EXTI_Callback>:
#include "exti.h"
#include "stdint.h"
#include "main.h"
#include "threadx.h"

void HAL_GPIO_EXTI_Callback(uint16_t pin){
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	80fb      	strh	r3, [r7, #6]
    if(pin == DRDY1_Pin){
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d103      	bne.n	80028b0 <HAL_GPIO_EXTI_Callback+0x18>
        tx_semaphore_put(&semaphoreExADC1);
 80028a8:	4807      	ldr	r0, [pc, #28]	@ (80028c8 <HAL_GPIO_EXTI_Callback+0x30>)
 80028aa:	f009 fe39 	bl	800c520 <_txe_semaphore_put>
    }else if(pin == DRDY2_Pin){
        tx_semaphore_put(&semaphoreExADC2);
    }
}
 80028ae:	e006      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x26>
    }else if(pin == DRDY2_Pin){
 80028b0:	88fb      	ldrh	r3, [r7, #6]
 80028b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028b6:	d102      	bne.n	80028be <HAL_GPIO_EXTI_Callback+0x26>
        tx_semaphore_put(&semaphoreExADC2);
 80028b8:	4804      	ldr	r0, [pc, #16]	@ (80028cc <HAL_GPIO_EXTI_Callback+0x34>)
 80028ba:	f009 fe31 	bl	800c520 <_txe_semaphore_put>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	20010994 	.word	0x20010994
 80028cc:	200109b0 	.word	0x200109b0

080028d0 <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4603      	mov	r3, r0
 80028d8:	80fb      	strh	r3, [r7, #6]
 80028da:	460b      	mov	r3, r1
 80028dc:	717b      	strb	r3, [r7, #5]
 80028de:	4613      	mov	r3, r2
 80028e0:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 80028e2:	88fa      	ldrh	r2, [r7, #6]
 80028e4:	797b      	ldrb	r3, [r7, #5]
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	793b      	ldrb	r3, [r7, #4]
 80028ee:	4013      	ands	r3, r2
 80028f0:	b2db      	uxtb	r3, r3
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <pack_left_shift_u32>:

static inline uint8_t pack_left_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	460b      	mov	r3, r1
 8002908:	70fb      	strb	r3, [r7, #3]
 800290a:	4613      	mov	r3, r2
 800290c:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 800290e:	78fb      	ldrb	r3, [r7, #3]
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	b2da      	uxtb	r2, r3
 8002918:	78bb      	ldrb	r3, [r7, #2]
 800291a:	4013      	ands	r3, r2
 800291c:	b2db      	uxtb	r3, r3
}
 800291e:	4618      	mov	r0, r3
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 800292a:	b480      	push	{r7}
 800292c:	b083      	sub	sp, #12
 800292e:	af00      	add	r7, sp, #0
 8002930:	4603      	mov	r3, r0
 8002932:	80fb      	strh	r3, [r7, #6]
 8002934:	460b      	mov	r3, r1
 8002936:	717b      	strb	r3, [r7, #5]
 8002938:	4613      	mov	r3, r2
 800293a:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 800293c:	88fa      	ldrh	r2, [r7, #6]
 800293e:	797b      	ldrb	r3, [r7, #5]
 8002940:	fa42 f303 	asr.w	r3, r2, r3
 8002944:	b2da      	uxtb	r2, r3
 8002946:	793b      	ldrb	r3, [r7, #4]
 8002948:	4013      	ands	r3, r2
 800294a:	b2db      	uxtb	r3, r3
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <pack_right_shift_u32>:

static inline uint8_t pack_right_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	70fb      	strb	r3, [r7, #3]
 8002964:	4613      	mov	r3, r2
 8002966:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
 8002970:	b2da      	uxtb	r2, r3
 8002972:	78bb      	ldrb	r3, [r7, #2]
 8002974:	4013      	ands	r3, r2
 8002976:	b2db      	uxtb	r3, r3
}
 8002978:	4618      	mov	r0, r3
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <ucr_01_front_analog_pack>:

int ucr_01_front_analog_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_analog_t *src_p,
    size_t size)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
    if (size < 16u) {
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b0f      	cmp	r3, #15
 8002994:	d802      	bhi.n	800299c <ucr_01_front_analog_pack+0x18>
        return (-EINVAL);
 8002996:	f06f 0315 	mvn.w	r3, #21
 800299a:	e113      	b.n	8002bc4 <ucr_01_front_analog_pack+0x240>
    }

    memset(&dst_p[0], 0, 16);
 800299c:	2210      	movs	r2, #16
 800299e:	2100      	movs	r1, #0
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f009 ffeb 	bl	800c97c <memset>

    dst_p[0] |= pack_left_shift_u16(src_p->analog1, 0u, 0xffu);
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	881b      	ldrh	r3, [r3, #0]
 80029aa:	22ff      	movs	r2, #255	@ 0xff
 80029ac:	2100      	movs	r1, #0
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff8e 	bl	80028d0 <pack_left_shift_u16>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	4313      	orrs	r3, r2
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u16(src_p->analog1, 8u, 0xffu);
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	881b      	ldrh	r3, [r3, #0]
 80029c8:	22ff      	movs	r2, #255	@ 0xff
 80029ca:	2108      	movs	r1, #8
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ffac 	bl	800292a <pack_right_shift_u16>
 80029d2:	4603      	mov	r3, r0
 80029d4:	4619      	mov	r1, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	3301      	adds	r3, #1
 80029da:	781a      	ldrb	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	3301      	adds	r3, #1
 80029e0:	430a      	orrs	r2, r1
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u16(src_p->analog2, 0u, 0xffu);
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	885b      	ldrh	r3, [r3, #2]
 80029ea:	22ff      	movs	r2, #255	@ 0xff
 80029ec:	2100      	movs	r1, #0
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff ff6e 	bl	80028d0 <pack_left_shift_u16>
 80029f4:	4603      	mov	r3, r0
 80029f6:	4619      	mov	r1, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	3302      	adds	r3, #2
 80029fc:	781a      	ldrb	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	3302      	adds	r3, #2
 8002a02:	430a      	orrs	r2, r1
 8002a04:	b2d2      	uxtb	r2, r2
 8002a06:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u16(src_p->analog2, 8u, 0xffu);
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	885b      	ldrh	r3, [r3, #2]
 8002a0c:	22ff      	movs	r2, #255	@ 0xff
 8002a0e:	2108      	movs	r1, #8
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff ff8a 	bl	800292a <pack_right_shift_u16>
 8002a16:	4603      	mov	r3, r0
 8002a18:	4619      	mov	r1, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	3303      	adds	r3, #3
 8002a1e:	781a      	ldrb	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3303      	adds	r3, #3
 8002a24:	430a      	orrs	r2, r1
 8002a26:	b2d2      	uxtb	r2, r2
 8002a28:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u16(src_p->analog3, 0u, 0xffu);
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	889b      	ldrh	r3, [r3, #4]
 8002a2e:	22ff      	movs	r2, #255	@ 0xff
 8002a30:	2100      	movs	r1, #0
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff ff4c 	bl	80028d0 <pack_left_shift_u16>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	3304      	adds	r3, #4
 8002a40:	781a      	ldrb	r2, [r3, #0]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	3304      	adds	r3, #4
 8002a46:	430a      	orrs	r2, r1
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u16(src_p->analog3, 8u, 0xffu);
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	889b      	ldrh	r3, [r3, #4]
 8002a50:	22ff      	movs	r2, #255	@ 0xff
 8002a52:	2108      	movs	r1, #8
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff68 	bl	800292a <pack_right_shift_u16>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	3305      	adds	r3, #5
 8002a62:	781a      	ldrb	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3305      	adds	r3, #5
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_left_shift_u16(src_p->analog4, 0u, 0xffu);
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	88db      	ldrh	r3, [r3, #6]
 8002a72:	22ff      	movs	r2, #255	@ 0xff
 8002a74:	2100      	movs	r1, #0
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff ff2a 	bl	80028d0 <pack_left_shift_u16>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	4619      	mov	r1, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3306      	adds	r3, #6
 8002a84:	781a      	ldrb	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3306      	adds	r3, #6
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	b2d2      	uxtb	r2, r2
 8002a8e:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u16(src_p->analog4, 8u, 0xffu);
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	88db      	ldrh	r3, [r3, #6]
 8002a94:	22ff      	movs	r2, #255	@ 0xff
 8002a96:	2108      	movs	r1, #8
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff ff46 	bl	800292a <pack_right_shift_u16>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	3307      	adds	r3, #7
 8002aa6:	781a      	ldrb	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3307      	adds	r3, #7
 8002aac:	430a      	orrs	r2, r1
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_left_shift_u16(src_p->analog5, 0u, 0xffu);
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	891b      	ldrh	r3, [r3, #8]
 8002ab6:	22ff      	movs	r2, #255	@ 0xff
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff ff08 	bl	80028d0 <pack_left_shift_u16>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	3308      	adds	r3, #8
 8002ac8:	781a      	ldrb	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	3308      	adds	r3, #8
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u16(src_p->analog5, 8u, 0xffu);
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	891b      	ldrh	r3, [r3, #8]
 8002ad8:	22ff      	movs	r2, #255	@ 0xff
 8002ada:	2108      	movs	r1, #8
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff ff24 	bl	800292a <pack_right_shift_u16>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	3309      	adds	r3, #9
 8002aea:	781a      	ldrb	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	3309      	adds	r3, #9
 8002af0:	430a      	orrs	r2, r1
 8002af2:	b2d2      	uxtb	r2, r2
 8002af4:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_left_shift_u16(src_p->analog6, 0u, 0xffu);
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	895b      	ldrh	r3, [r3, #10]
 8002afa:	22ff      	movs	r2, #255	@ 0xff
 8002afc:	2100      	movs	r1, #0
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fee6 	bl	80028d0 <pack_left_shift_u16>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4619      	mov	r1, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	330a      	adds	r3, #10
 8002b0c:	781a      	ldrb	r2, [r3, #0]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	330a      	adds	r3, #10
 8002b12:	430a      	orrs	r2, r1
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u16(src_p->analog6, 8u, 0xffu);
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	895b      	ldrh	r3, [r3, #10]
 8002b1c:	22ff      	movs	r2, #255	@ 0xff
 8002b1e:	2108      	movs	r1, #8
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff02 	bl	800292a <pack_right_shift_u16>
 8002b26:	4603      	mov	r3, r0
 8002b28:	4619      	mov	r1, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	330b      	adds	r3, #11
 8002b2e:	781a      	ldrb	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	330b      	adds	r3, #11
 8002b34:	430a      	orrs	r2, r1
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_left_shift_u16(src_p->analog7, 0u, 0xffu);
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	899b      	ldrh	r3, [r3, #12]
 8002b3e:	22ff      	movs	r2, #255	@ 0xff
 8002b40:	2100      	movs	r1, #0
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff fec4 	bl	80028d0 <pack_left_shift_u16>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	330c      	adds	r3, #12
 8002b50:	781a      	ldrb	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	330c      	adds	r3, #12
 8002b56:	430a      	orrs	r2, r1
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u16(src_p->analog7, 8u, 0xffu);
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	899b      	ldrh	r3, [r3, #12]
 8002b60:	22ff      	movs	r2, #255	@ 0xff
 8002b62:	2108      	movs	r1, #8
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fee0 	bl	800292a <pack_right_shift_u16>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	330d      	adds	r3, #13
 8002b72:	781a      	ldrb	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	330d      	adds	r3, #13
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_left_shift_u16(src_p->analog8, 0u, 0xffu);
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	89db      	ldrh	r3, [r3, #14]
 8002b82:	22ff      	movs	r2, #255	@ 0xff
 8002b84:	2100      	movs	r1, #0
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff fea2 	bl	80028d0 <pack_left_shift_u16>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4619      	mov	r1, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	330e      	adds	r3, #14
 8002b94:	781a      	ldrb	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	330e      	adds	r3, #14
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u16(src_p->analog8, 8u, 0xffu);
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	89db      	ldrh	r3, [r3, #14]
 8002ba4:	22ff      	movs	r2, #255	@ 0xff
 8002ba6:	2108      	movs	r1, #8
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff febe 	bl	800292a <pack_right_shift_u16>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	330f      	adds	r3, #15
 8002bb6:	781a      	ldrb	r2, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	330f      	adds	r3, #15
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	b2d2      	uxtb	r2, r2
 8002bc0:	701a      	strb	r2, [r3, #0]

    return (16);
 8002bc2:	2310      	movs	r3, #16
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <ucr_01_front_frequency_pack>:

int ucr_01_front_frequency_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_frequency_t *src_p,
    size_t size)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
    if (size < 16u) {
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b0f      	cmp	r3, #15
 8002bdc:	d802      	bhi.n	8002be4 <ucr_01_front_frequency_pack+0x18>
        return (-EINVAL);
 8002bde:	f06f 0315 	mvn.w	r3, #21
 8002be2:	e113      	b.n	8002e0c <ucr_01_front_frequency_pack+0x240>
    }

    memset(&dst_p[0], 0, 16);
 8002be4:	2210      	movs	r2, #16
 8002be6:	2100      	movs	r1, #0
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f009 fec7 	bl	800c97c <memset>

    dst_p[0] |= pack_left_shift_u32(src_p->frequency1, 0u, 0xffu);
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	22ff      	movs	r2, #255	@ 0xff
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fe81 	bl	80028fe <pack_left_shift_u32>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	461a      	mov	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	b2da      	uxtb	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u32(src_p->frequency1, 8u, 0xffu);
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	22ff      	movs	r2, #255	@ 0xff
 8002c12:	2108      	movs	r1, #8
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff fe9f 	bl	8002958 <pack_right_shift_u32>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	3301      	adds	r3, #1
 8002c22:	781a      	ldrb	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	3301      	adds	r3, #1
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u32(src_p->frequency1, 16u, 0xffu);
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	22ff      	movs	r2, #255	@ 0xff
 8002c34:	2110      	movs	r1, #16
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff fe8e 	bl	8002958 <pack_right_shift_u32>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	4619      	mov	r1, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	3302      	adds	r3, #2
 8002c44:	781a      	ldrb	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	3302      	adds	r3, #2
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u32(src_p->frequency1, 24u, 0xffu);
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	22ff      	movs	r2, #255	@ 0xff
 8002c56:	2118      	movs	r1, #24
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff fe7d 	bl	8002958 <pack_right_shift_u32>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	4619      	mov	r1, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	3303      	adds	r3, #3
 8002c66:	781a      	ldrb	r2, [r3, #0]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	3303      	adds	r3, #3
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	b2d2      	uxtb	r2, r2
 8002c70:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u32(src_p->frequency2, 0u, 0xffu);
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	22ff      	movs	r2, #255	@ 0xff
 8002c78:	2100      	movs	r1, #0
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff fe3f 	bl	80028fe <pack_left_shift_u32>
 8002c80:	4603      	mov	r3, r0
 8002c82:	4619      	mov	r1, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	3304      	adds	r3, #4
 8002c88:	781a      	ldrb	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u32(src_p->frequency2, 8u, 0xffu);
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	22ff      	movs	r2, #255	@ 0xff
 8002c9a:	2108      	movs	r1, #8
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff fe5b 	bl	8002958 <pack_right_shift_u32>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	3305      	adds	r3, #5
 8002caa:	781a      	ldrb	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	3305      	adds	r3, #5
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_right_shift_u32(src_p->frequency2, 16u, 0xffu);
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	22ff      	movs	r2, #255	@ 0xff
 8002cbc:	2110      	movs	r1, #16
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff fe4a 	bl	8002958 <pack_right_shift_u32>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	3306      	adds	r3, #6
 8002ccc:	781a      	ldrb	r2, [r3, #0]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	3306      	adds	r3, #6
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u32(src_p->frequency2, 24u, 0xffu);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	22ff      	movs	r2, #255	@ 0xff
 8002cde:	2118      	movs	r1, #24
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fe39 	bl	8002958 <pack_right_shift_u32>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4619      	mov	r1, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	3307      	adds	r3, #7
 8002cee:	781a      	ldrb	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	3307      	adds	r3, #7
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_left_shift_u32(src_p->frequency3, 0u, 0xffu);
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	22ff      	movs	r2, #255	@ 0xff
 8002d00:	2100      	movs	r1, #0
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fdfb 	bl	80028fe <pack_left_shift_u32>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	3308      	adds	r3, #8
 8002d10:	781a      	ldrb	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	3308      	adds	r3, #8
 8002d16:	430a      	orrs	r2, r1
 8002d18:	b2d2      	uxtb	r2, r2
 8002d1a:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u32(src_p->frequency3, 8u, 0xffu);
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	22ff      	movs	r2, #255	@ 0xff
 8002d22:	2108      	movs	r1, #8
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fe17 	bl	8002958 <pack_right_shift_u32>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	3309      	adds	r3, #9
 8002d32:	781a      	ldrb	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	3309      	adds	r3, #9
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_right_shift_u32(src_p->frequency3, 16u, 0xffu);
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	22ff      	movs	r2, #255	@ 0xff
 8002d44:	2110      	movs	r1, #16
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fe06 	bl	8002958 <pack_right_shift_u32>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	4619      	mov	r1, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	330a      	adds	r3, #10
 8002d54:	781a      	ldrb	r2, [r3, #0]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	330a      	adds	r3, #10
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	b2d2      	uxtb	r2, r2
 8002d5e:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u32(src_p->frequency3, 24u, 0xffu);
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	22ff      	movs	r2, #255	@ 0xff
 8002d66:	2118      	movs	r1, #24
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff fdf5 	bl	8002958 <pack_right_shift_u32>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4619      	mov	r1, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	330b      	adds	r3, #11
 8002d76:	781a      	ldrb	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	330b      	adds	r3, #11
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_left_shift_u32(src_p->frequency4, 0u, 0xffu);
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	22ff      	movs	r2, #255	@ 0xff
 8002d88:	2100      	movs	r1, #0
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7ff fdb7 	bl	80028fe <pack_left_shift_u32>
 8002d90:	4603      	mov	r3, r0
 8002d92:	4619      	mov	r1, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	330c      	adds	r3, #12
 8002d98:	781a      	ldrb	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	330c      	adds	r3, #12
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u32(src_p->frequency4, 8u, 0xffu);
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	22ff      	movs	r2, #255	@ 0xff
 8002daa:	2108      	movs	r1, #8
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff fdd3 	bl	8002958 <pack_right_shift_u32>
 8002db2:	4603      	mov	r3, r0
 8002db4:	4619      	mov	r1, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	330d      	adds	r3, #13
 8002dba:	781a      	ldrb	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	330d      	adds	r3, #13
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_right_shift_u32(src_p->frequency4, 16u, 0xffu);
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	22ff      	movs	r2, #255	@ 0xff
 8002dcc:	2110      	movs	r1, #16
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fdc2 	bl	8002958 <pack_right_shift_u32>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	330e      	adds	r3, #14
 8002ddc:	781a      	ldrb	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	330e      	adds	r3, #14
 8002de2:	430a      	orrs	r2, r1
 8002de4:	b2d2      	uxtb	r2, r2
 8002de6:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u32(src_p->frequency4, 24u, 0xffu);
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	22ff      	movs	r2, #255	@ 0xff
 8002dee:	2118      	movs	r1, #24
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff fdb1 	bl	8002958 <pack_right_shift_u32>
 8002df6:	4603      	mov	r3, r0
 8002df8:	4619      	mov	r1, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	330f      	adds	r3, #15
 8002dfe:	781a      	ldrb	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	330f      	adds	r3, #15
 8002e04:	430a      	orrs	r2, r1
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	701a      	strb	r2, [r3, #0]

    return (16);
 8002e0a:	2310      	movs	r3, #16
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <ucr_01_front_frequency_frequency1_encode>:

    return 0;
}

uint32_t ucr_01_front_frequency_frequency1_encode(double value)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	ed87 0b00 	vstr	d0, [r7]
    return (uint32_t)(value);
 8002e1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e22:	f7fd fcd5 	bl	80007d0 <__aeabi_d2uiz>
 8002e26:	4603      	mov	r3, r0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <ucr_01_front_aero_pack>:

int ucr_01_front_aero_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_aero_t *src_p,
    size_t size)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08a      	sub	sp, #40	@ 0x28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
    uint16_t temperature3;
    uint32_t pressure1;
    uint32_t pressure2;
    uint32_t pressure3;

    if (size < 16u) {
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b0f      	cmp	r3, #15
 8002e40:	d802      	bhi.n	8002e48 <ucr_01_front_aero_pack+0x18>
        return (-EINVAL);
 8002e42:	f06f 0315 	mvn.w	r3, #21
 8002e46:	e0ff      	b.n	8003048 <ucr_01_front_aero_pack+0x218>
    }

    memset(&dst_p[0], 0, 16);
 8002e48:	2210      	movs	r2, #16
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f009 fd95 	bl	800c97c <memset>

    pressure1 = (uint32_t)src_p->pressure1;
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	627b      	str	r3, [r7, #36]	@ 0x24
    dst_p[0] |= pack_left_shift_u32(pressure1, 0u, 0xffu);
 8002e58:	22ff      	movs	r2, #255	@ 0xff
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e5e:	f7ff fd4e 	bl	80028fe <pack_left_shift_u32>
 8002e62:	4603      	mov	r3, r0
 8002e64:	461a      	mov	r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u32(pressure1, 8u, 0xffu);
 8002e72:	22ff      	movs	r2, #255	@ 0xff
 8002e74:	2108      	movs	r1, #8
 8002e76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e78:	f7ff fd6e 	bl	8002958 <pack_right_shift_u32>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	4619      	mov	r1, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	3301      	adds	r3, #1
 8002e84:	781a      	ldrb	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u32(pressure1, 16u, 0xffu);
 8002e90:	22ff      	movs	r2, #255	@ 0xff
 8002e92:	2110      	movs	r1, #16
 8002e94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e96:	f7ff fd5f 	bl	8002958 <pack_right_shift_u32>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	3302      	adds	r3, #2
 8002ea2:	781a      	ldrb	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	701a      	strb	r2, [r3, #0]
    pressure2 = (uint32_t)src_p->pressure2;
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	623b      	str	r3, [r7, #32]
    dst_p[3] |= pack_left_shift_u32(pressure2, 0u, 0xffu);
 8002eb4:	22ff      	movs	r2, #255	@ 0xff
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	6a38      	ldr	r0, [r7, #32]
 8002eba:	f7ff fd20 	bl	80028fe <pack_left_shift_u32>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	3303      	adds	r3, #3
 8002ec6:	781a      	ldrb	r2, [r3, #0]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	3303      	adds	r3, #3
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_right_shift_u32(pressure2, 8u, 0xffu);
 8002ed2:	22ff      	movs	r2, #255	@ 0xff
 8002ed4:	2108      	movs	r1, #8
 8002ed6:	6a38      	ldr	r0, [r7, #32]
 8002ed8:	f7ff fd3e 	bl	8002958 <pack_right_shift_u32>
 8002edc:	4603      	mov	r3, r0
 8002ede:	4619      	mov	r1, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	781a      	ldrb	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	3304      	adds	r3, #4
 8002eea:	430a      	orrs	r2, r1
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u32(pressure2, 16u, 0xffu);
 8002ef0:	22ff      	movs	r2, #255	@ 0xff
 8002ef2:	2110      	movs	r1, #16
 8002ef4:	6a38      	ldr	r0, [r7, #32]
 8002ef6:	f7ff fd2f 	bl	8002958 <pack_right_shift_u32>
 8002efa:	4603      	mov	r3, r0
 8002efc:	4619      	mov	r1, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3305      	adds	r3, #5
 8002f02:	781a      	ldrb	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	3305      	adds	r3, #5
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	701a      	strb	r2, [r3, #0]
    pressure3 = (uint32_t)src_p->pressure3;
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	61fb      	str	r3, [r7, #28]
    dst_p[6] |= pack_left_shift_u32(pressure3, 0u, 0xffu);
 8002f14:	22ff      	movs	r2, #255	@ 0xff
 8002f16:	2100      	movs	r1, #0
 8002f18:	69f8      	ldr	r0, [r7, #28]
 8002f1a:	f7ff fcf0 	bl	80028fe <pack_left_shift_u32>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	4619      	mov	r1, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	3306      	adds	r3, #6
 8002f26:	781a      	ldrb	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	3306      	adds	r3, #6
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u32(pressure3, 8u, 0xffu);
 8002f32:	22ff      	movs	r2, #255	@ 0xff
 8002f34:	2108      	movs	r1, #8
 8002f36:	69f8      	ldr	r0, [r7, #28]
 8002f38:	f7ff fd0e 	bl	8002958 <pack_right_shift_u32>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	4619      	mov	r1, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	3307      	adds	r3, #7
 8002f44:	781a      	ldrb	r2, [r3, #0]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	3307      	adds	r3, #7
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	b2d2      	uxtb	r2, r2
 8002f4e:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_right_shift_u32(pressure3, 16u, 0xffu);
 8002f50:	22ff      	movs	r2, #255	@ 0xff
 8002f52:	2110      	movs	r1, #16
 8002f54:	69f8      	ldr	r0, [r7, #28]
 8002f56:	f7ff fcff 	bl	8002958 <pack_right_shift_u32>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	3308      	adds	r3, #8
 8002f62:	781a      	ldrb	r2, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3308      	adds	r3, #8
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	701a      	strb	r2, [r3, #0]
    temperature1 = (uint16_t)src_p->temperature1;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002f74:	837b      	strh	r3, [r7, #26]
    dst_p[9] |= pack_left_shift_u16(temperature1, 0u, 0xffu);
 8002f76:	8b7b      	ldrh	r3, [r7, #26]
 8002f78:	22ff      	movs	r2, #255	@ 0xff
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff fca7 	bl	80028d0 <pack_left_shift_u16>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4619      	mov	r1, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	3309      	adds	r3, #9
 8002f8a:	781a      	ldrb	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	3309      	adds	r3, #9
 8002f90:	430a      	orrs	r2, r1
 8002f92:	b2d2      	uxtb	r2, r2
 8002f94:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_right_shift_u16(temperature1, 8u, 0xffu);
 8002f96:	8b7b      	ldrh	r3, [r7, #26]
 8002f98:	22ff      	movs	r2, #255	@ 0xff
 8002f9a:	2108      	movs	r1, #8
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff fcc4 	bl	800292a <pack_right_shift_u16>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	330a      	adds	r3, #10
 8002faa:	781a      	ldrb	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	330a      	adds	r3, #10
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	b2d2      	uxtb	r2, r2
 8002fb4:	701a      	strb	r2, [r3, #0]
    temperature2 = (uint16_t)src_p->temperature2;
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002fbc:	833b      	strh	r3, [r7, #24]
    dst_p[11] |= pack_left_shift_u16(temperature2, 0u, 0xffu);
 8002fbe:	8b3b      	ldrh	r3, [r7, #24]
 8002fc0:	22ff      	movs	r2, #255	@ 0xff
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff fc83 	bl	80028d0 <pack_left_shift_u16>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	4619      	mov	r1, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	330b      	adds	r3, #11
 8002fd2:	781a      	ldrb	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	330b      	adds	r3, #11
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_right_shift_u16(temperature2, 8u, 0xffu);
 8002fde:	8b3b      	ldrh	r3, [r7, #24]
 8002fe0:	22ff      	movs	r2, #255	@ 0xff
 8002fe2:	2108      	movs	r1, #8
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff fca0 	bl	800292a <pack_right_shift_u16>
 8002fea:	4603      	mov	r3, r0
 8002fec:	4619      	mov	r1, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	330c      	adds	r3, #12
 8002ff2:	781a      	ldrb	r2, [r3, #0]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	330c      	adds	r3, #12
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	701a      	strb	r2, [r3, #0]
    temperature3 = (uint16_t)src_p->temperature3;
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003004:	82fb      	strh	r3, [r7, #22]
    dst_p[13] |= pack_left_shift_u16(temperature3, 0u, 0xffu);
 8003006:	8afb      	ldrh	r3, [r7, #22]
 8003008:	22ff      	movs	r2, #255	@ 0xff
 800300a:	2100      	movs	r1, #0
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fc5f 	bl	80028d0 <pack_left_shift_u16>
 8003012:	4603      	mov	r3, r0
 8003014:	4619      	mov	r1, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	330d      	adds	r3, #13
 800301a:	781a      	ldrb	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	330d      	adds	r3, #13
 8003020:	430a      	orrs	r2, r1
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_right_shift_u16(temperature3, 8u, 0xffu);
 8003026:	8afb      	ldrh	r3, [r7, #22]
 8003028:	22ff      	movs	r2, #255	@ 0xff
 800302a:	2108      	movs	r1, #8
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff fc7c 	bl	800292a <pack_right_shift_u16>
 8003032:	4603      	mov	r3, r0
 8003034:	4619      	mov	r1, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	330e      	adds	r3, #14
 800303a:	781a      	ldrb	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	330e      	adds	r3, #14
 8003040:	430a      	orrs	r2, r1
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	701a      	strb	r2, [r3, #0]

    return (16);
 8003046:	2310      	movs	r3, #16
}
 8003048:	4618      	mov	r0, r3
 800304a:	3728      	adds	r7, #40	@ 0x28
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800305a:	2003      	movs	r0, #3
 800305c:	f001 ff17 	bl	8004e8e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003060:	200f      	movs	r0, #15
 8003062:	f7fe fcfd 	bl	8001a60 <HAL_InitTick>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d002      	beq.n	8003072 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	71fb      	strb	r3, [r7, #7]
 8003070:	e001      	b.n	8003076 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003072:	f7fe fccd 	bl	8001a10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003076:	79fb      	ldrb	r3, [r7, #7]

}
 8003078:	4618      	mov	r0, r3
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003084:	4b05      	ldr	r3, [pc, #20]	@ (800309c <HAL_IncTick+0x1c>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <HAL_IncTick+0x20>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4413      	add	r3, r2
 800308e:	4a03      	ldr	r2, [pc, #12]	@ (800309c <HAL_IncTick+0x1c>)
 8003090:	6013      	str	r3, [r2, #0]
}
 8003092:	bf00      	nop
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	20010ae8 	.word	0x20010ae8
 80030a0:	20000048 	.word	0x20000048

080030a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  return uwTick;
 80030a8:	4b03      	ldr	r3, [pc, #12]	@ (80030b8 <HAL_GetTick+0x14>)
 80030aa:	681b      	ldr	r3, [r3, #0]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	20010ae8 	.word	0x20010ae8

080030bc <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80030c4:	4b06      	ldr	r3, [pc, #24]	@ (80030e0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f023 0202 	bic.w	r2, r3, #2
 80030cc:	4904      	ldr	r1, [pc, #16]	@ (80030e0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	600b      	str	r3, [r1, #0]
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	40010030 	.word	0x40010030

080030e4 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80030e8:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a04      	ldr	r2, [pc, #16]	@ (8003100 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 80030ee:	f023 0301 	bic.w	r3, r3, #1
 80030f2:	6013      	str	r3, [r2, #0]
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40010030 	.word	0x40010030

08003104 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	609a      	str	r2, [r3, #8]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	609a      	str	r2, [r3, #8]
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003160:	4618      	mov	r0, r3
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
 8003178:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	3360      	adds	r3, #96	@ 0x60
 800317e:	461a      	mov	r2, r3
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <LL_ADC_SetOffset+0x44>)
 800318e:	4013      	ands	r3, r2
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	430a      	orrs	r2, r1
 800319a:	4313      	orrs	r3, r2
 800319c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80031a4:	bf00      	nop
 80031a6:	371c      	adds	r7, #28
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	03fff000 	.word	0x03fff000

080031b4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3360      	adds	r3, #96	@ 0x60
 80031c2:	461a      	mov	r2, r3
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	3360      	adds	r3, #96	@ 0x60
 80031f0:	461a      	mov	r2, r3
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	431a      	orrs	r2, r3
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800320a:	bf00      	nop
 800320c:	371c      	adds	r7, #28
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003216:	b480      	push	{r7}
 8003218:	b087      	sub	sp, #28
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	3360      	adds	r3, #96	@ 0x60
 8003226:	461a      	mov	r2, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	4413      	add	r3, r2
 800322e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	431a      	orrs	r2, r3
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003240:	bf00      	nop
 8003242:	371c      	adds	r7, #28
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	3360      	adds	r3, #96	@ 0x60
 800325c:	461a      	mov	r2, r3
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	431a      	orrs	r2, r3
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003276:	bf00      	nop
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	615a      	str	r2, [r3, #20]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr

080032ce <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b087      	sub	sp, #28
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	60f8      	str	r0, [r7, #12]
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3330      	adds	r3, #48	@ 0x30
 80032de:	461a      	mov	r2, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	0a1b      	lsrs	r3, r3, #8
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	f003 030c 	and.w	r3, r3, #12
 80032ea:	4413      	add	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	211f      	movs	r1, #31
 80032fa:	fa01 f303 	lsl.w	r3, r1, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	401a      	ands	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	0e9b      	lsrs	r3, r3, #26
 8003306:	f003 011f 	and.w	r1, r3, #31
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	fa01 f303 	lsl.w	r3, r1, r3
 8003314:	431a      	orrs	r2, r3
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800331a:	bf00      	nop
 800331c:	371c      	adds	r7, #28
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003326:	b480      	push	{r7}
 8003328:	b083      	sub	sp, #12
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003332:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800333a:	2301      	movs	r3, #1
 800333c:	e000      	b.n	8003340 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800334c:	b480      	push	{r7}
 800334e:	b087      	sub	sp, #28
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	3314      	adds	r3, #20
 800335c:	461a      	mov	r2, r3
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	0e5b      	lsrs	r3, r3, #25
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	4413      	add	r3, r2
 800336a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	0d1b      	lsrs	r3, r3, #20
 8003374:	f003 031f 	and.w	r3, r3, #31
 8003378:	2107      	movs	r1, #7
 800337a:	fa01 f303 	lsl.w	r3, r1, r3
 800337e:	43db      	mvns	r3, r3
 8003380:	401a      	ands	r2, r3
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	0d1b      	lsrs	r3, r3, #20
 8003386:	f003 031f 	and.w	r3, r3, #31
 800338a:	6879      	ldr	r1, [r7, #4]
 800338c:	fa01 f303 	lsl.w	r3, r1, r3
 8003390:	431a      	orrs	r2, r3
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003396:	bf00      	nop
 8003398:	371c      	adds	r7, #28
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
	...

080033a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033bc:	43db      	mvns	r3, r3
 80033be:	401a      	ands	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f003 0318 	and.w	r3, r3, #24
 80033c6:	4908      	ldr	r1, [pc, #32]	@ (80033e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80033c8:	40d9      	lsrs	r1, r3
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	400b      	ands	r3, r1
 80033ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d2:	431a      	orrs	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80033da:	bf00      	nop
 80033dc:	3714      	adds	r7, #20
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	0007ffff 	.word	0x0007ffff

080033ec <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 031f 	and.w	r3, r3, #31
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003418:	4618      	mov	r0, r3
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003434:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6093      	str	r3, [r2, #8]
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003458:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800345c:	d101      	bne.n	8003462 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003480:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003484:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034ac:	d101      	bne.n	80034b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034d4:	f043 0201 	orr.w	r2, r3, #1
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d101      	bne.n	8003500 <LL_ADC_IsEnabled+0x18>
 80034fc:	2301      	movs	r3, #1
 80034fe:	e000      	b.n	8003502 <LL_ADC_IsEnabled+0x1a>
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800350e:	b480      	push	{r7}
 8003510:	b083      	sub	sp, #12
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800351e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003522:	f043 0204 	orr.w	r2, r3, #4
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b04      	cmp	r3, #4
 8003548:	d101      	bne.n	800354e <LL_ADC_REG_IsConversionOngoing+0x18>
 800354a:	2301      	movs	r3, #1
 800354c:	e000      	b.n	8003550 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	2b08      	cmp	r3, #8
 800356e:	d101      	bne.n	8003574 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003570:	2301      	movs	r3, #1
 8003572:	e000      	b.n	8003576 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
	...

08003584 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003584:	b590      	push	{r4, r7, lr}
 8003586:	b089      	sub	sp, #36	@ 0x24
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003590:	2300      	movs	r3, #0
 8003592:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e1a9      	b.n	80038f2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d109      	bne.n	80035c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7fd fc25 	bl	8000dfc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff ff3f 	bl	8003448 <LL_ADC_IsDeepPowerDownEnabled>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d004      	beq.n	80035da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff ff25 	bl	8003424 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f7ff ff5a 	bl	8003498 <LL_ADC_IsInternalRegulatorEnabled>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d115      	bne.n	8003616 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff ff3e 	bl	8003470 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035f4:	4b9c      	ldr	r3, [pc, #624]	@ (8003868 <HAL_ADC_Init+0x2e4>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	099b      	lsrs	r3, r3, #6
 80035fa:	4a9c      	ldr	r2, [pc, #624]	@ (800386c <HAL_ADC_Init+0x2e8>)
 80035fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003600:	099b      	lsrs	r3, r3, #6
 8003602:	3301      	adds	r3, #1
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003608:	e002      	b.n	8003610 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	3b01      	subs	r3, #1
 800360e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f9      	bne.n	800360a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f7ff ff3c 	bl	8003498 <LL_ADC_IsInternalRegulatorEnabled>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d10d      	bne.n	8003642 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362a:	f043 0210 	orr.w	r2, r3, #16
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003636:	f043 0201 	orr.w	r2, r3, #1
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7ff ff75 	bl	8003536 <LL_ADC_REG_IsConversionOngoing>
 800364c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003652:	f003 0310 	and.w	r3, r3, #16
 8003656:	2b00      	cmp	r3, #0
 8003658:	f040 8142 	bne.w	80038e0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2b00      	cmp	r3, #0
 8003660:	f040 813e 	bne.w	80038e0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003668:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800366c:	f043 0202 	orr.w	r2, r3, #2
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff ff35 	bl	80034e8 <LL_ADC_IsEnabled>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d141      	bne.n	8003708 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800368c:	d004      	beq.n	8003698 <HAL_ADC_Init+0x114>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a77      	ldr	r2, [pc, #476]	@ (8003870 <HAL_ADC_Init+0x2ec>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d10f      	bne.n	80036b8 <HAL_ADC_Init+0x134>
 8003698:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800369c:	f7ff ff24 	bl	80034e8 <LL_ADC_IsEnabled>
 80036a0:	4604      	mov	r4, r0
 80036a2:	4873      	ldr	r0, [pc, #460]	@ (8003870 <HAL_ADC_Init+0x2ec>)
 80036a4:	f7ff ff20 	bl	80034e8 <LL_ADC_IsEnabled>
 80036a8:	4603      	mov	r3, r0
 80036aa:	4323      	orrs	r3, r4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	e012      	b.n	80036de <HAL_ADC_Init+0x15a>
 80036b8:	486e      	ldr	r0, [pc, #440]	@ (8003874 <HAL_ADC_Init+0x2f0>)
 80036ba:	f7ff ff15 	bl	80034e8 <LL_ADC_IsEnabled>
 80036be:	4604      	mov	r4, r0
 80036c0:	486d      	ldr	r0, [pc, #436]	@ (8003878 <HAL_ADC_Init+0x2f4>)
 80036c2:	f7ff ff11 	bl	80034e8 <LL_ADC_IsEnabled>
 80036c6:	4603      	mov	r3, r0
 80036c8:	431c      	orrs	r4, r3
 80036ca:	486c      	ldr	r0, [pc, #432]	@ (800387c <HAL_ADC_Init+0x2f8>)
 80036cc:	f7ff ff0c 	bl	80034e8 <LL_ADC_IsEnabled>
 80036d0:	4603      	mov	r3, r0
 80036d2:	4323      	orrs	r3, r4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	bf0c      	ite	eq
 80036d8:	2301      	moveq	r3, #1
 80036da:	2300      	movne	r3, #0
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d012      	beq.n	8003708 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036ea:	d004      	beq.n	80036f6 <HAL_ADC_Init+0x172>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a5f      	ldr	r2, [pc, #380]	@ (8003870 <HAL_ADC_Init+0x2ec>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d101      	bne.n	80036fa <HAL_ADC_Init+0x176>
 80036f6:	4a62      	ldr	r2, [pc, #392]	@ (8003880 <HAL_ADC_Init+0x2fc>)
 80036f8:	e000      	b.n	80036fc <HAL_ADC_Init+0x178>
 80036fa:	4a62      	ldr	r2, [pc, #392]	@ (8003884 <HAL_ADC_Init+0x300>)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	4619      	mov	r1, r3
 8003702:	4610      	mov	r0, r2
 8003704:	f7ff fcfe 	bl	8003104 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	7f5b      	ldrb	r3, [r3, #29]
 800370c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003712:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003718:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800371e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003726:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003728:	4313      	orrs	r3, r2
 800372a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003732:	2b01      	cmp	r3, #1
 8003734:	d106      	bne.n	8003744 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	3b01      	subs	r3, #1
 800373c:	045b      	lsls	r3, r3, #17
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4313      	orrs	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003748:	2b00      	cmp	r3, #0
 800374a:	d009      	beq.n	8003760 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003750:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003758:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4313      	orrs	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68da      	ldr	r2, [r3, #12]
 8003766:	4b48      	ldr	r3, [pc, #288]	@ (8003888 <HAL_ADC_Init+0x304>)
 8003768:	4013      	ands	r3, r2
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	6812      	ldr	r2, [r2, #0]
 800376e:	69b9      	ldr	r1, [r7, #24]
 8003770:	430b      	orrs	r3, r1
 8003772:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff fee4 	bl	800355c <LL_ADC_INJ_IsConversionOngoing>
 8003794:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d17f      	bne.n	800389c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d17c      	bne.n	800389c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80037a6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80037ae:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80037b0:	4313      	orrs	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80037be:	f023 0302 	bic.w	r3, r3, #2
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	6812      	ldr	r2, [r2, #0]
 80037c6:	69b9      	ldr	r1, [r7, #24]
 80037c8:	430b      	orrs	r3, r1
 80037ca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d017      	beq.n	8003804 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	691a      	ldr	r2, [r3, #16]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80037e2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80037ec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80037f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6911      	ldr	r1, [r2, #16]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6812      	ldr	r2, [r2, #0]
 80037fc:	430b      	orrs	r3, r1
 80037fe:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003802:	e013      	b.n	800382c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691a      	ldr	r2, [r3, #16]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003812:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	6812      	ldr	r2, [r2, #0]
 8003820:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003824:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003828:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003832:	2b01      	cmp	r3, #1
 8003834:	d12a      	bne.n	800388c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003840:	f023 0304 	bic.w	r3, r3, #4
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800384c:	4311      	orrs	r1, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003852:	4311      	orrs	r1, r2
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003858:	430a      	orrs	r2, r1
 800385a:	431a      	orrs	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0201 	orr.w	r2, r2, #1
 8003864:	611a      	str	r2, [r3, #16]
 8003866:	e019      	b.n	800389c <HAL_ADC_Init+0x318>
 8003868:	20000000 	.word	0x20000000
 800386c:	053e2d63 	.word	0x053e2d63
 8003870:	50000100 	.word	0x50000100
 8003874:	50000400 	.word	0x50000400
 8003878:	50000500 	.word	0x50000500
 800387c:	50000600 	.word	0x50000600
 8003880:	50000300 	.word	0x50000300
 8003884:	50000700 	.word	0x50000700
 8003888:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	691a      	ldr	r2, [r3, #16]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0201 	bic.w	r2, r2, #1
 800389a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d10c      	bne.n	80038be <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	f023 010f 	bic.w	r1, r3, #15
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	1e5a      	subs	r2, r3, #1
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80038bc:	e007      	b.n	80038ce <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 020f 	bic.w	r2, r2, #15
 80038cc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d2:	f023 0303 	bic.w	r3, r3, #3
 80038d6:	f043 0201 	orr.w	r2, r3, #1
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038de:	e007      	b.n	80038f0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e4:	f043 0210 	orr.w	r2, r3, #16
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3724      	adds	r7, #36	@ 0x24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd90      	pop	{r4, r7, pc}
 80038fa:	bf00      	nop

080038fc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003910:	d004      	beq.n	800391c <HAL_ADC_Start_DMA+0x20>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a5a      	ldr	r2, [pc, #360]	@ (8003a80 <HAL_ADC_Start_DMA+0x184>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d101      	bne.n	8003920 <HAL_ADC_Start_DMA+0x24>
 800391c:	4b59      	ldr	r3, [pc, #356]	@ (8003a84 <HAL_ADC_Start_DMA+0x188>)
 800391e:	e000      	b.n	8003922 <HAL_ADC_Start_DMA+0x26>
 8003920:	4b59      	ldr	r3, [pc, #356]	@ (8003a88 <HAL_ADC_Start_DMA+0x18c>)
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff fd62 	bl	80033ec <LL_ADC_GetMultimode>
 8003928:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f7ff fe01 	bl	8003536 <LL_ADC_REG_IsConversionOngoing>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	f040 809b 	bne.w	8003a72 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_ADC_Start_DMA+0x4e>
 8003946:	2302      	movs	r3, #2
 8003948:	e096      	b.n	8003a78 <HAL_ADC_Start_DMA+0x17c>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a4d      	ldr	r2, [pc, #308]	@ (8003a8c <HAL_ADC_Start_DMA+0x190>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d008      	beq.n	800396e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d005      	beq.n	800396e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	2b05      	cmp	r3, #5
 8003966:	d002      	beq.n	800396e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	2b09      	cmp	r3, #9
 800396c:	d17a      	bne.n	8003a64 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 ff56 	bl	8004820 <ADC_Enable>
 8003974:	4603      	mov	r3, r0
 8003976:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003978:	7dfb      	ldrb	r3, [r7, #23]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d16d      	bne.n	8003a5a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003982:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003986:	f023 0301 	bic.w	r3, r3, #1
 800398a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a3a      	ldr	r2, [pc, #232]	@ (8003a80 <HAL_ADC_Start_DMA+0x184>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d009      	beq.n	80039b0 <HAL_ADC_Start_DMA+0xb4>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a3b      	ldr	r2, [pc, #236]	@ (8003a90 <HAL_ADC_Start_DMA+0x194>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d002      	beq.n	80039ac <HAL_ADC_Start_DMA+0xb0>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	e003      	b.n	80039b4 <HAL_ADC_Start_DMA+0xb8>
 80039ac:	4b39      	ldr	r3, [pc, #228]	@ (8003a94 <HAL_ADC_Start_DMA+0x198>)
 80039ae:	e001      	b.n	80039b4 <HAL_ADC_Start_DMA+0xb8>
 80039b0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	6812      	ldr	r2, [r2, #0]
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d002      	beq.n	80039c2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d105      	bne.n	80039ce <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d006      	beq.n	80039e8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039de:	f023 0206 	bic.w	r2, r3, #6
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	661a      	str	r2, [r3, #96]	@ 0x60
 80039e6:	e002      	b.n	80039ee <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f2:	4a29      	ldr	r2, [pc, #164]	@ (8003a98 <HAL_ADC_Start_DMA+0x19c>)
 80039f4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039fa:	4a28      	ldr	r2, [pc, #160]	@ (8003a9c <HAL_ADC_Start_DMA+0x1a0>)
 80039fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a02:	4a27      	ldr	r2, [pc, #156]	@ (8003aa0 <HAL_ADC_Start_DMA+0x1a4>)
 8003a04:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	221c      	movs	r2, #28
 8003a0c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f042 0210 	orr.w	r2, r2, #16
 8003a24:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f042 0201 	orr.w	r2, r2, #1
 8003a34:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	3340      	adds	r3, #64	@ 0x40
 8003a40:	4619      	mov	r1, r3
 8003a42:	68ba      	ldr	r2, [r7, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f001 fbef 	bl	8005228 <HAL_DMA_Start_IT>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7ff fd5b 	bl	800350e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003a58:	e00d      	b.n	8003a76 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003a62:	e008      	b.n	8003a76 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003a70:	e001      	b.n	8003a76 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a72:	2302      	movs	r3, #2
 8003a74:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3718      	adds	r7, #24
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	50000100 	.word	0x50000100
 8003a84:	50000300 	.word	0x50000300
 8003a88:	50000700 	.word	0x50000700
 8003a8c:	50000600 	.word	0x50000600
 8003a90:	50000500 	.word	0x50000500
 8003a94:	50000400 	.word	0x50000400
 8003a98:	0800494d 	.word	0x0800494d
 8003a9c:	08004a25 	.word	0x08004a25
 8003aa0:	08004a41 	.word	0x08004a41

08003aa4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	@ 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003aac:	2300      	movs	r3, #0
 8003aae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ac8:	d004      	beq.n	8003ad4 <HAL_ADC_IRQHandler+0x30>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a8e      	ldr	r2, [pc, #568]	@ (8003d08 <HAL_ADC_IRQHandler+0x264>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d101      	bne.n	8003ad8 <HAL_ADC_IRQHandler+0x34>
 8003ad4:	4b8d      	ldr	r3, [pc, #564]	@ (8003d0c <HAL_ADC_IRQHandler+0x268>)
 8003ad6:	e000      	b.n	8003ada <HAL_ADC_IRQHandler+0x36>
 8003ad8:	4b8d      	ldr	r3, [pc, #564]	@ (8003d10 <HAL_ADC_IRQHandler+0x26c>)
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff fc86 	bl	80033ec <LL_ADC_GetMultimode>
 8003ae0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d017      	beq.n	8003b1c <HAL_ADC_IRQHandler+0x78>
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d012      	beq.n	8003b1c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afa:	f003 0310 	and.w	r3, r3, #16
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d105      	bne.n	8003b0e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b06:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 fffe 	bl	8004b10 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2202      	movs	r2, #2
 8003b1a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d004      	beq.n	8003b30 <HAL_ADC_IRQHandler+0x8c>
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	f003 0304 	and.w	r3, r3, #4
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d10b      	bne.n	8003b48 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 8094 	beq.w	8003c64 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 808e 	beq.w	8003c64 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b4c:	f003 0310 	and.w	r3, r3, #16
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d105      	bne.n	8003b60 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b58:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff fb9f 	bl	80032a8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d072      	beq.n	8003c56 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a64      	ldr	r2, [pc, #400]	@ (8003d08 <HAL_ADC_IRQHandler+0x264>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d009      	beq.n	8003b8e <HAL_ADC_IRQHandler+0xea>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a65      	ldr	r2, [pc, #404]	@ (8003d14 <HAL_ADC_IRQHandler+0x270>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d002      	beq.n	8003b8a <HAL_ADC_IRQHandler+0xe6>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	e003      	b.n	8003b92 <HAL_ADC_IRQHandler+0xee>
 8003b8a:	4b63      	ldr	r3, [pc, #396]	@ (8003d18 <HAL_ADC_IRQHandler+0x274>)
 8003b8c:	e001      	b.n	8003b92 <HAL_ADC_IRQHandler+0xee>
 8003b8e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6812      	ldr	r2, [r2, #0]
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d008      	beq.n	8003bac <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	2b05      	cmp	r3, #5
 8003ba4:	d002      	beq.n	8003bac <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2b09      	cmp	r3, #9
 8003baa:	d104      	bne.n	8003bb6 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	623b      	str	r3, [r7, #32]
 8003bb4:	e014      	b.n	8003be0 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a53      	ldr	r2, [pc, #332]	@ (8003d08 <HAL_ADC_IRQHandler+0x264>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d009      	beq.n	8003bd4 <HAL_ADC_IRQHandler+0x130>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a53      	ldr	r2, [pc, #332]	@ (8003d14 <HAL_ADC_IRQHandler+0x270>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d002      	beq.n	8003bd0 <HAL_ADC_IRQHandler+0x12c>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	e003      	b.n	8003bd8 <HAL_ADC_IRQHandler+0x134>
 8003bd0:	4b51      	ldr	r3, [pc, #324]	@ (8003d18 <HAL_ADC_IRQHandler+0x274>)
 8003bd2:	e001      	b.n	8003bd8 <HAL_ADC_IRQHandler+0x134>
 8003bd4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003bd8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003be0:	6a3b      	ldr	r3, [r7, #32]
 8003be2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d135      	bne.n	8003c56 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0308 	and.w	r3, r3, #8
 8003bf4:	2b08      	cmp	r3, #8
 8003bf6:	d12e      	bne.n	8003c56 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f7ff fc9a 	bl	8003536 <LL_ADC_REG_IsConversionOngoing>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d11a      	bne.n	8003c3e <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 020c 	bic.w	r2, r2, #12
 8003c16:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d112      	bne.n	8003c56 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c34:	f043 0201 	orr.w	r2, r3, #1
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c3c:	e00b      	b.n	8003c56 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c42:	f043 0210 	orr.w	r2, r3, #16
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c4e:	f043 0201 	orr.w	r2, r3, #1
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fe f9ac 	bl	8001fb4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	220c      	movs	r2, #12
 8003c62:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	f003 0320 	and.w	r3, r3, #32
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d004      	beq.n	8003c78 <HAL_ADC_IRQHandler+0x1d4>
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	f003 0320 	and.w	r3, r3, #32
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10b      	bne.n	8003c90 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 80b3 	beq.w	8003dea <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 80ad 	beq.w	8003dea <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c94:	f003 0310 	and.w	r3, r3, #16
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d105      	bne.n	8003ca8 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff fb3a 	bl	8003326 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003cb2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff faf5 	bl	80032a8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003cbe:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a10      	ldr	r2, [pc, #64]	@ (8003d08 <HAL_ADC_IRQHandler+0x264>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d009      	beq.n	8003cde <HAL_ADC_IRQHandler+0x23a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a11      	ldr	r2, [pc, #68]	@ (8003d14 <HAL_ADC_IRQHandler+0x270>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d002      	beq.n	8003cda <HAL_ADC_IRQHandler+0x236>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	e003      	b.n	8003ce2 <HAL_ADC_IRQHandler+0x23e>
 8003cda:	4b0f      	ldr	r3, [pc, #60]	@ (8003d18 <HAL_ADC_IRQHandler+0x274>)
 8003cdc:	e001      	b.n	8003ce2 <HAL_ADC_IRQHandler+0x23e>
 8003cde:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6812      	ldr	r2, [r2, #0]
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d008      	beq.n	8003cfc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d005      	beq.n	8003cfc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	2b06      	cmp	r3, #6
 8003cf4:	d002      	beq.n	8003cfc <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	2b07      	cmp	r3, #7
 8003cfa:	d10f      	bne.n	8003d1c <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	623b      	str	r3, [r7, #32]
 8003d04:	e01f      	b.n	8003d46 <HAL_ADC_IRQHandler+0x2a2>
 8003d06:	bf00      	nop
 8003d08:	50000100 	.word	0x50000100
 8003d0c:	50000300 	.word	0x50000300
 8003d10:	50000700 	.word	0x50000700
 8003d14:	50000500 	.word	0x50000500
 8003d18:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a8b      	ldr	r2, [pc, #556]	@ (8003f50 <HAL_ADC_IRQHandler+0x4ac>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d009      	beq.n	8003d3a <HAL_ADC_IRQHandler+0x296>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a8a      	ldr	r2, [pc, #552]	@ (8003f54 <HAL_ADC_IRQHandler+0x4b0>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d002      	beq.n	8003d36 <HAL_ADC_IRQHandler+0x292>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	e003      	b.n	8003d3e <HAL_ADC_IRQHandler+0x29a>
 8003d36:	4b88      	ldr	r3, [pc, #544]	@ (8003f58 <HAL_ADC_IRQHandler+0x4b4>)
 8003d38:	e001      	b.n	8003d3e <HAL_ADC_IRQHandler+0x29a>
 8003d3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003d3e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d047      	beq.n	8003ddc <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d007      	beq.n	8003d66 <HAL_ADC_IRQHandler+0x2c2>
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d03f      	beq.n	8003ddc <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003d5c:	6a3b      	ldr	r3, [r7, #32]
 8003d5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d13a      	bne.n	8003ddc <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d70:	2b40      	cmp	r3, #64	@ 0x40
 8003d72:	d133      	bne.n	8003ddc <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d12e      	bne.n	8003ddc <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff fbea 	bl	800355c <LL_ADC_INJ_IsConversionOngoing>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d11a      	bne.n	8003dc4 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d9c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d112      	bne.n	8003ddc <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dba:	f043 0201 	orr.w	r2, r3, #1
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dc2:	e00b      	b.n	8003ddc <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc8:	f043 0210 	orr.w	r2, r3, #16
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dd4:	f043 0201 	orr.w	r2, r3, #1
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 fe6f 	bl	8004ac0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2260      	movs	r2, #96	@ 0x60
 8003de8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d011      	beq.n	8003e18 <HAL_ADC_IRQHandler+0x374>
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00c      	beq.n	8003e18 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e02:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f8b4 	bl	8003f78 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2280      	movs	r2, #128	@ 0x80
 8003e16:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d012      	beq.n	8003e48 <HAL_ADC_IRQHandler+0x3a4>
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00d      	beq.n	8003e48 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e30:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 fe55 	bl	8004ae8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e46:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d012      	beq.n	8003e78 <HAL_ADC_IRQHandler+0x3d4>
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00d      	beq.n	8003e78 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e60:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fe47 	bl	8004afc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e76:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	f003 0310 	and.w	r3, r3, #16
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d043      	beq.n	8003f0a <HAL_ADC_IRQHandler+0x466>
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	f003 0310 	and.w	r3, r3, #16
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d03e      	beq.n	8003f0a <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d102      	bne.n	8003e9a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003e94:	2301      	movs	r3, #1
 8003e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e98:	e021      	b.n	8003ede <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d015      	beq.n	8003ecc <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ea8:	d004      	beq.n	8003eb4 <HAL_ADC_IRQHandler+0x410>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a28      	ldr	r2, [pc, #160]	@ (8003f50 <HAL_ADC_IRQHandler+0x4ac>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d101      	bne.n	8003eb8 <HAL_ADC_IRQHandler+0x414>
 8003eb4:	4b29      	ldr	r3, [pc, #164]	@ (8003f5c <HAL_ADC_IRQHandler+0x4b8>)
 8003eb6:	e000      	b.n	8003eba <HAL_ADC_IRQHandler+0x416>
 8003eb8:	4b29      	ldr	r3, [pc, #164]	@ (8003f60 <HAL_ADC_IRQHandler+0x4bc>)
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7ff faa4 	bl	8003408 <LL_ADC_GetMultiDMATransfer>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00b      	beq.n	8003ede <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eca:	e008      	b.n	8003ede <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003eda:	2301      	movs	r3, #1
 8003edc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d10e      	bne.n	8003f02 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ef4:	f043 0202 	orr.w	r2, r3, #2
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 f845 	bl	8003f8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2210      	movs	r2, #16
 8003f08:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d018      	beq.n	8003f46 <HAL_ADC_IRQHandler+0x4a2>
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d013      	beq.n	8003f46 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f22:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f2e:	f043 0208 	orr.w	r2, r3, #8
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f3e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fdc7 	bl	8004ad4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003f46:	bf00      	nop
 8003f48:	3728      	adds	r7, #40	@ 0x28
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	50000100 	.word	0x50000100
 8003f54:	50000500 	.word	0x50000500
 8003f58:	50000400 	.word	0x50000400
 8003f5c:	50000300 	.word	0x50000300
 8003f60:	50000700 	.word	0x50000700

08003f64 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b0b6      	sub	sp, #216	@ 0xd8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003faa:	2300      	movs	r3, #0
 8003fac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d102      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x24>
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	f000 bc13 	b.w	80047ea <HAL_ADC_ConfigChannel+0x84a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff fab0 	bl	8003536 <LL_ADC_REG_IsConversionOngoing>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f040 83f3 	bne.w	80047c4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	461a      	mov	r2, r3
 8003fec:	f7ff f96f 	bl	80032ce <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7ff fa9e 	bl	8003536 <LL_ADC_REG_IsConversionOngoing>
 8003ffa:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f7ff faaa 	bl	800355c <LL_ADC_INJ_IsConversionOngoing>
 8004008:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800400c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004010:	2b00      	cmp	r3, #0
 8004012:	f040 81d9 	bne.w	80043c8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004016:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800401a:	2b00      	cmp	r3, #0
 800401c:	f040 81d4 	bne.w	80043c8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004028:	d10f      	bne.n	800404a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2200      	movs	r2, #0
 8004034:	4619      	mov	r1, r3
 8004036:	f7ff f989 	bl	800334c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004042:	4618      	mov	r0, r3
 8004044:	f7ff f91d 	bl	8003282 <LL_ADC_SetSamplingTimeCommonConfig>
 8004048:	e00e      	b.n	8004068 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6818      	ldr	r0, [r3, #0]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	6819      	ldr	r1, [r3, #0]
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	461a      	mov	r2, r3
 8004058:	f7ff f978 	bl	800334c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2100      	movs	r1, #0
 8004062:	4618      	mov	r0, r3
 8004064:	f7ff f90d 	bl	8003282 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	695a      	ldr	r2, [r3, #20]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	08db      	lsrs	r3, r3, #3
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	fa02 f303 	lsl.w	r3, r2, r3
 800407e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	2b04      	cmp	r3, #4
 8004088:	d022      	beq.n	80040d0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6818      	ldr	r0, [r3, #0]
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	6919      	ldr	r1, [r3, #16]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800409a:	f7ff f867 	bl	800316c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6818      	ldr	r0, [r3, #0]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	6919      	ldr	r1, [r3, #16]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	461a      	mov	r2, r3
 80040ac:	f7ff f8b3 	bl	8003216 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6818      	ldr	r0, [r3, #0]
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d102      	bne.n	80040c6 <HAL_ADC_ConfigChannel+0x126>
 80040c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040c4:	e000      	b.n	80040c8 <HAL_ADC_ConfigChannel+0x128>
 80040c6:	2300      	movs	r3, #0
 80040c8:	461a      	mov	r2, r3
 80040ca:	f7ff f8bf 	bl	800324c <LL_ADC_SetOffsetSaturation>
 80040ce:	e17b      	b.n	80043c8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2100      	movs	r1, #0
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff f86c 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 80040dc:	4603      	mov	r3, r0
 80040de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10a      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x15c>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2100      	movs	r1, #0
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff f861 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 80040f2:	4603      	mov	r3, r0
 80040f4:	0e9b      	lsrs	r3, r3, #26
 80040f6:	f003 021f 	and.w	r2, r3, #31
 80040fa:	e01e      	b.n	800413a <HAL_ADC_ConfigChannel+0x19a>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2100      	movs	r1, #0
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff f856 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8004108:	4603      	mov	r3, r0
 800410a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800410e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004112:	fa93 f3a3 	rbit	r3, r3
 8004116:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800411a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800411e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004122:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800412a:	2320      	movs	r3, #32
 800412c:	e004      	b.n	8004138 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800412e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004132:	fab3 f383 	clz	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004142:	2b00      	cmp	r3, #0
 8004144:	d105      	bne.n	8004152 <HAL_ADC_ConfigChannel+0x1b2>
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	0e9b      	lsrs	r3, r3, #26
 800414c:	f003 031f 	and.w	r3, r3, #31
 8004150:	e018      	b.n	8004184 <HAL_ADC_ConfigChannel+0x1e4>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800415e:	fa93 f3a3 	rbit	r3, r3
 8004162:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004166:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800416a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800416e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004176:	2320      	movs	r3, #32
 8004178:	e004      	b.n	8004184 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800417a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800417e:	fab3 f383 	clz	r3, r3
 8004182:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004184:	429a      	cmp	r2, r3
 8004186:	d106      	bne.n	8004196 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2200      	movs	r2, #0
 800418e:	2100      	movs	r1, #0
 8004190:	4618      	mov	r0, r3
 8004192:	f7ff f825 	bl	80031e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2101      	movs	r1, #1
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff f809 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 80041a2:	4603      	mov	r3, r0
 80041a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10a      	bne.n	80041c2 <HAL_ADC_ConfigChannel+0x222>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2101      	movs	r1, #1
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fe fffe 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 80041b8:	4603      	mov	r3, r0
 80041ba:	0e9b      	lsrs	r3, r3, #26
 80041bc:	f003 021f 	and.w	r2, r3, #31
 80041c0:	e01e      	b.n	8004200 <HAL_ADC_ConfigChannel+0x260>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2101      	movs	r1, #1
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7fe fff3 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 80041ce:	4603      	mov	r3, r0
 80041d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80041d8:	fa93 f3a3 	rbit	r3, r3
 80041dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80041e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80041e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80041e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80041f0:	2320      	movs	r3, #32
 80041f2:	e004      	b.n	80041fe <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80041f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041f8:	fab3 f383 	clz	r3, r3
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004208:	2b00      	cmp	r3, #0
 800420a:	d105      	bne.n	8004218 <HAL_ADC_ConfigChannel+0x278>
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	0e9b      	lsrs	r3, r3, #26
 8004212:	f003 031f 	and.w	r3, r3, #31
 8004216:	e018      	b.n	800424a <HAL_ADC_ConfigChannel+0x2aa>
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004220:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004224:	fa93 f3a3 	rbit	r3, r3
 8004228:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800422c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004230:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004234:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800423c:	2320      	movs	r3, #32
 800423e:	e004      	b.n	800424a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004240:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004244:	fab3 f383 	clz	r3, r3
 8004248:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800424a:	429a      	cmp	r2, r3
 800424c:	d106      	bne.n	800425c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2200      	movs	r2, #0
 8004254:	2101      	movs	r1, #1
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe ffc2 	bl	80031e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2102      	movs	r1, #2
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe ffa6 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8004268:	4603      	mov	r3, r0
 800426a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10a      	bne.n	8004288 <HAL_ADC_ConfigChannel+0x2e8>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2102      	movs	r1, #2
 8004278:	4618      	mov	r0, r3
 800427a:	f7fe ff9b 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 800427e:	4603      	mov	r3, r0
 8004280:	0e9b      	lsrs	r3, r3, #26
 8004282:	f003 021f 	and.w	r2, r3, #31
 8004286:	e01e      	b.n	80042c6 <HAL_ADC_ConfigChannel+0x326>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2102      	movs	r1, #2
 800428e:	4618      	mov	r0, r3
 8004290:	f7fe ff90 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8004294:	4603      	mov	r3, r0
 8004296:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800429e:	fa93 f3a3 	rbit	r3, r3
 80042a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80042a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80042ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80042b6:	2320      	movs	r3, #32
 80042b8:	e004      	b.n	80042c4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80042ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80042be:	fab3 f383 	clz	r3, r3
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d105      	bne.n	80042de <HAL_ADC_ConfigChannel+0x33e>
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	0e9b      	lsrs	r3, r3, #26
 80042d8:	f003 031f 	and.w	r3, r3, #31
 80042dc:	e016      	b.n	800430c <HAL_ADC_ConfigChannel+0x36c>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80042ea:	fa93 f3a3 	rbit	r3, r3
 80042ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80042f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80042f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80042f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80042fe:	2320      	movs	r3, #32
 8004300:	e004      	b.n	800430c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004302:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004306:	fab3 f383 	clz	r3, r3
 800430a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800430c:	429a      	cmp	r2, r3
 800430e:	d106      	bne.n	800431e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2200      	movs	r2, #0
 8004316:	2102      	movs	r1, #2
 8004318:	4618      	mov	r0, r3
 800431a:	f7fe ff61 	bl	80031e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2103      	movs	r1, #3
 8004324:	4618      	mov	r0, r3
 8004326:	f7fe ff45 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 800432a:	4603      	mov	r3, r0
 800432c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10a      	bne.n	800434a <HAL_ADC_ConfigChannel+0x3aa>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2103      	movs	r1, #3
 800433a:	4618      	mov	r0, r3
 800433c:	f7fe ff3a 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8004340:	4603      	mov	r3, r0
 8004342:	0e9b      	lsrs	r3, r3, #26
 8004344:	f003 021f 	and.w	r2, r3, #31
 8004348:	e017      	b.n	800437a <HAL_ADC_ConfigChannel+0x3da>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2103      	movs	r1, #3
 8004350:	4618      	mov	r0, r3
 8004352:	f7fe ff2f 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8004356:	4603      	mov	r3, r0
 8004358:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800435a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800435c:	fa93 f3a3 	rbit	r3, r3
 8004360:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004362:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004364:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004366:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004368:	2b00      	cmp	r3, #0
 800436a:	d101      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800436c:	2320      	movs	r3, #32
 800436e:	e003      	b.n	8004378 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004370:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004372:	fab3 f383 	clz	r3, r3
 8004376:	b2db      	uxtb	r3, r3
 8004378:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004382:	2b00      	cmp	r3, #0
 8004384:	d105      	bne.n	8004392 <HAL_ADC_ConfigChannel+0x3f2>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	0e9b      	lsrs	r3, r3, #26
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	e011      	b.n	80043b6 <HAL_ADC_ConfigChannel+0x416>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004398:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800439a:	fa93 f3a3 	rbit	r3, r3
 800439e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80043a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80043a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80043aa:	2320      	movs	r3, #32
 80043ac:	e003      	b.n	80043b6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80043ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043b0:	fab3 f383 	clz	r3, r3
 80043b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d106      	bne.n	80043c8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2200      	movs	r2, #0
 80043c0:	2103      	movs	r1, #3
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fe ff0c 	bl	80031e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7ff f88b 	bl	80034e8 <LL_ADC_IsEnabled>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f040 813d 	bne.w	8004654 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6818      	ldr	r0, [r3, #0]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	6819      	ldr	r1, [r3, #0]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	461a      	mov	r2, r3
 80043e8:	f7fe ffdc 	bl	80033a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	4aa2      	ldr	r2, [pc, #648]	@ (800467c <HAL_ADC_ConfigChannel+0x6dc>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	f040 812e 	bne.w	8004654 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004404:	2b00      	cmp	r3, #0
 8004406:	d10b      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x480>
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	0e9b      	lsrs	r3, r3, #26
 800440e:	3301      	adds	r3, #1
 8004410:	f003 031f 	and.w	r3, r3, #31
 8004414:	2b09      	cmp	r3, #9
 8004416:	bf94      	ite	ls
 8004418:	2301      	movls	r3, #1
 800441a:	2300      	movhi	r3, #0
 800441c:	b2db      	uxtb	r3, r3
 800441e:	e019      	b.n	8004454 <HAL_ADC_ConfigChannel+0x4b4>
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004426:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004428:	fa93 f3a3 	rbit	r3, r3
 800442c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800442e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004430:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004432:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004438:	2320      	movs	r3, #32
 800443a:	e003      	b.n	8004444 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800443c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800443e:	fab3 f383 	clz	r3, r3
 8004442:	b2db      	uxtb	r3, r3
 8004444:	3301      	adds	r3, #1
 8004446:	f003 031f 	and.w	r3, r3, #31
 800444a:	2b09      	cmp	r3, #9
 800444c:	bf94      	ite	ls
 800444e:	2301      	movls	r3, #1
 8004450:	2300      	movhi	r3, #0
 8004452:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004454:	2b00      	cmp	r3, #0
 8004456:	d079      	beq.n	800454c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004460:	2b00      	cmp	r3, #0
 8004462:	d107      	bne.n	8004474 <HAL_ADC_ConfigChannel+0x4d4>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	0e9b      	lsrs	r3, r3, #26
 800446a:	3301      	adds	r3, #1
 800446c:	069b      	lsls	r3, r3, #26
 800446e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004472:	e015      	b.n	80044a0 <HAL_ADC_ConfigChannel+0x500>
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800447c:	fa93 f3a3 	rbit	r3, r3
 8004480:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004484:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004486:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800448c:	2320      	movs	r3, #32
 800448e:	e003      	b.n	8004498 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004492:	fab3 f383 	clz	r3, r3
 8004496:	b2db      	uxtb	r3, r3
 8004498:	3301      	adds	r3, #1
 800449a:	069b      	lsls	r3, r3, #26
 800449c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d109      	bne.n	80044c0 <HAL_ADC_ConfigChannel+0x520>
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	0e9b      	lsrs	r3, r3, #26
 80044b2:	3301      	adds	r3, #1
 80044b4:	f003 031f 	and.w	r3, r3, #31
 80044b8:	2101      	movs	r1, #1
 80044ba:	fa01 f303 	lsl.w	r3, r1, r3
 80044be:	e017      	b.n	80044f0 <HAL_ADC_ConfigChannel+0x550>
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044c8:	fa93 f3a3 	rbit	r3, r3
 80044cc:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80044ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80044d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d101      	bne.n	80044dc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80044d8:	2320      	movs	r3, #32
 80044da:	e003      	b.n	80044e4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80044dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044de:	fab3 f383 	clz	r3, r3
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	3301      	adds	r3, #1
 80044e6:	f003 031f 	and.w	r3, r3, #31
 80044ea:	2101      	movs	r1, #1
 80044ec:	fa01 f303 	lsl.w	r3, r1, r3
 80044f0:	ea42 0103 	orr.w	r1, r2, r3
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10a      	bne.n	8004516 <HAL_ADC_ConfigChannel+0x576>
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	0e9b      	lsrs	r3, r3, #26
 8004506:	3301      	adds	r3, #1
 8004508:	f003 021f 	and.w	r2, r3, #31
 800450c:	4613      	mov	r3, r2
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	4413      	add	r3, r2
 8004512:	051b      	lsls	r3, r3, #20
 8004514:	e018      	b.n	8004548 <HAL_ADC_ConfigChannel+0x5a8>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800451e:	fa93 f3a3 	rbit	r3, r3
 8004522:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004526:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800452e:	2320      	movs	r3, #32
 8004530:	e003      	b.n	800453a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004534:	fab3 f383 	clz	r3, r3
 8004538:	b2db      	uxtb	r3, r3
 800453a:	3301      	adds	r3, #1
 800453c:	f003 021f 	and.w	r2, r3, #31
 8004540:	4613      	mov	r3, r2
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	4413      	add	r3, r2
 8004546:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004548:	430b      	orrs	r3, r1
 800454a:	e07e      	b.n	800464a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004554:	2b00      	cmp	r3, #0
 8004556:	d107      	bne.n	8004568 <HAL_ADC_ConfigChannel+0x5c8>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	0e9b      	lsrs	r3, r3, #26
 800455e:	3301      	adds	r3, #1
 8004560:	069b      	lsls	r3, r3, #26
 8004562:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004566:	e015      	b.n	8004594 <HAL_ADC_ConfigChannel+0x5f4>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800456e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004570:	fa93 f3a3 	rbit	r3, r3
 8004574:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004578:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800457a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457c:	2b00      	cmp	r3, #0
 800457e:	d101      	bne.n	8004584 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004580:	2320      	movs	r3, #32
 8004582:	e003      	b.n	800458c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004586:	fab3 f383 	clz	r3, r3
 800458a:	b2db      	uxtb	r3, r3
 800458c:	3301      	adds	r3, #1
 800458e:	069b      	lsls	r3, r3, #26
 8004590:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800459c:	2b00      	cmp	r3, #0
 800459e:	d109      	bne.n	80045b4 <HAL_ADC_ConfigChannel+0x614>
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	0e9b      	lsrs	r3, r3, #26
 80045a6:	3301      	adds	r3, #1
 80045a8:	f003 031f 	and.w	r3, r3, #31
 80045ac:	2101      	movs	r1, #1
 80045ae:	fa01 f303 	lsl.w	r3, r1, r3
 80045b2:	e017      	b.n	80045e4 <HAL_ADC_ConfigChannel+0x644>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	fa93 f3a3 	rbit	r3, r3
 80045c0:	61fb      	str	r3, [r7, #28]
  return result;
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80045cc:	2320      	movs	r3, #32
 80045ce:	e003      	b.n	80045d8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80045d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d2:	fab3 f383 	clz	r3, r3
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	3301      	adds	r3, #1
 80045da:	f003 031f 	and.w	r3, r3, #31
 80045de:	2101      	movs	r1, #1
 80045e0:	fa01 f303 	lsl.w	r3, r1, r3
 80045e4:	ea42 0103 	orr.w	r1, r2, r3
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10d      	bne.n	8004610 <HAL_ADC_ConfigChannel+0x670>
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	0e9b      	lsrs	r3, r3, #26
 80045fa:	3301      	adds	r3, #1
 80045fc:	f003 021f 	and.w	r2, r3, #31
 8004600:	4613      	mov	r3, r2
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	4413      	add	r3, r2
 8004606:	3b1e      	subs	r3, #30
 8004608:	051b      	lsls	r3, r3, #20
 800460a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800460e:	e01b      	b.n	8004648 <HAL_ADC_ConfigChannel+0x6a8>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	fa93 f3a3 	rbit	r3, r3
 800461c:	613b      	str	r3, [r7, #16]
  return result;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004628:	2320      	movs	r3, #32
 800462a:	e003      	b.n	8004634 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	fab3 f383 	clz	r3, r3
 8004632:	b2db      	uxtb	r3, r3
 8004634:	3301      	adds	r3, #1
 8004636:	f003 021f 	and.w	r2, r3, #31
 800463a:	4613      	mov	r3, r2
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	4413      	add	r3, r2
 8004640:	3b1e      	subs	r3, #30
 8004642:	051b      	lsls	r3, r3, #20
 8004644:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004648:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800464e:	4619      	mov	r1, r3
 8004650:	f7fe fe7c 	bl	800334c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	4b09      	ldr	r3, [pc, #36]	@ (8004680 <HAL_ADC_ConfigChannel+0x6e0>)
 800465a:	4013      	ands	r3, r2
 800465c:	2b00      	cmp	r3, #0
 800465e:	f000 80be 	beq.w	80047de <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800466a:	d004      	beq.n	8004676 <HAL_ADC_ConfigChannel+0x6d6>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a04      	ldr	r2, [pc, #16]	@ (8004684 <HAL_ADC_ConfigChannel+0x6e4>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d10a      	bne.n	800468c <HAL_ADC_ConfigChannel+0x6ec>
 8004676:	4b04      	ldr	r3, [pc, #16]	@ (8004688 <HAL_ADC_ConfigChannel+0x6e8>)
 8004678:	e009      	b.n	800468e <HAL_ADC_ConfigChannel+0x6ee>
 800467a:	bf00      	nop
 800467c:	407f0000 	.word	0x407f0000
 8004680:	80080000 	.word	0x80080000
 8004684:	50000100 	.word	0x50000100
 8004688:	50000300 	.word	0x50000300
 800468c:	4b59      	ldr	r3, [pc, #356]	@ (80047f4 <HAL_ADC_ConfigChannel+0x854>)
 800468e:	4618      	mov	r0, r3
 8004690:	f7fe fd5e 	bl	8003150 <LL_ADC_GetCommonPathInternalCh>
 8004694:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a56      	ldr	r2, [pc, #344]	@ (80047f8 <HAL_ADC_ConfigChannel+0x858>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d004      	beq.n	80046ac <HAL_ADC_ConfigChannel+0x70c>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a55      	ldr	r2, [pc, #340]	@ (80047fc <HAL_ADC_ConfigChannel+0x85c>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d13a      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80046ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d134      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046c0:	d005      	beq.n	80046ce <HAL_ADC_ConfigChannel+0x72e>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a4e      	ldr	r2, [pc, #312]	@ (8004800 <HAL_ADC_ConfigChannel+0x860>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	f040 8085 	bne.w	80047d8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046d6:	d004      	beq.n	80046e2 <HAL_ADC_ConfigChannel+0x742>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a49      	ldr	r2, [pc, #292]	@ (8004804 <HAL_ADC_ConfigChannel+0x864>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d101      	bne.n	80046e6 <HAL_ADC_ConfigChannel+0x746>
 80046e2:	4a49      	ldr	r2, [pc, #292]	@ (8004808 <HAL_ADC_ConfigChannel+0x868>)
 80046e4:	e000      	b.n	80046e8 <HAL_ADC_ConfigChannel+0x748>
 80046e6:	4a43      	ldr	r2, [pc, #268]	@ (80047f4 <HAL_ADC_ConfigChannel+0x854>)
 80046e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80046f0:	4619      	mov	r1, r3
 80046f2:	4610      	mov	r0, r2
 80046f4:	f7fe fd19 	bl	800312a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046f8:	4b44      	ldr	r3, [pc, #272]	@ (800480c <HAL_ADC_ConfigChannel+0x86c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	099b      	lsrs	r3, r3, #6
 80046fe:	4a44      	ldr	r2, [pc, #272]	@ (8004810 <HAL_ADC_ConfigChannel+0x870>)
 8004700:	fba2 2303 	umull	r2, r3, r2, r3
 8004704:	099b      	lsrs	r3, r3, #6
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	4613      	mov	r3, r2
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	4413      	add	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004712:	e002      	b.n	800471a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	3b01      	subs	r3, #1
 8004718:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1f9      	bne.n	8004714 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004720:	e05a      	b.n	80047d8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a3b      	ldr	r2, [pc, #236]	@ (8004814 <HAL_ADC_ConfigChannel+0x874>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d125      	bne.n	8004778 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800472c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004730:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d11f      	bne.n	8004778 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a31      	ldr	r2, [pc, #196]	@ (8004804 <HAL_ADC_ConfigChannel+0x864>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d104      	bne.n	800474c <HAL_ADC_ConfigChannel+0x7ac>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a34      	ldr	r2, [pc, #208]	@ (8004818 <HAL_ADC_ConfigChannel+0x878>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d047      	beq.n	80047dc <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004754:	d004      	beq.n	8004760 <HAL_ADC_ConfigChannel+0x7c0>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a2a      	ldr	r2, [pc, #168]	@ (8004804 <HAL_ADC_ConfigChannel+0x864>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d101      	bne.n	8004764 <HAL_ADC_ConfigChannel+0x7c4>
 8004760:	4a29      	ldr	r2, [pc, #164]	@ (8004808 <HAL_ADC_ConfigChannel+0x868>)
 8004762:	e000      	b.n	8004766 <HAL_ADC_ConfigChannel+0x7c6>
 8004764:	4a23      	ldr	r2, [pc, #140]	@ (80047f4 <HAL_ADC_ConfigChannel+0x854>)
 8004766:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800476a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800476e:	4619      	mov	r1, r3
 8004770:	4610      	mov	r0, r2
 8004772:	f7fe fcda 	bl	800312a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004776:	e031      	b.n	80047dc <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a27      	ldr	r2, [pc, #156]	@ (800481c <HAL_ADC_ConfigChannel+0x87c>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d12d      	bne.n	80047de <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004782:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d127      	bne.n	80047de <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a1c      	ldr	r2, [pc, #112]	@ (8004804 <HAL_ADC_ConfigChannel+0x864>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d022      	beq.n	80047de <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047a0:	d004      	beq.n	80047ac <HAL_ADC_ConfigChannel+0x80c>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a17      	ldr	r2, [pc, #92]	@ (8004804 <HAL_ADC_ConfigChannel+0x864>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d101      	bne.n	80047b0 <HAL_ADC_ConfigChannel+0x810>
 80047ac:	4a16      	ldr	r2, [pc, #88]	@ (8004808 <HAL_ADC_ConfigChannel+0x868>)
 80047ae:	e000      	b.n	80047b2 <HAL_ADC_ConfigChannel+0x812>
 80047b0:	4a10      	ldr	r2, [pc, #64]	@ (80047f4 <HAL_ADC_ConfigChannel+0x854>)
 80047b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80047ba:	4619      	mov	r1, r3
 80047bc:	4610      	mov	r0, r2
 80047be:	f7fe fcb4 	bl	800312a <LL_ADC_SetCommonPathInternalCh>
 80047c2:	e00c      	b.n	80047de <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c8:	f043 0220 	orr.w	r2, r3, #32
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80047d6:	e002      	b.n	80047de <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047d8:	bf00      	nop
 80047da:	e000      	b.n	80047de <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80047e6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	37d8      	adds	r7, #216	@ 0xd8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	50000700 	.word	0x50000700
 80047f8:	c3210000 	.word	0xc3210000
 80047fc:	90c00010 	.word	0x90c00010
 8004800:	50000600 	.word	0x50000600
 8004804:	50000100 	.word	0x50000100
 8004808:	50000300 	.word	0x50000300
 800480c:	20000000 	.word	0x20000000
 8004810:	053e2d63 	.word	0x053e2d63
 8004814:	c7520000 	.word	0xc7520000
 8004818:	50000500 	.word	0x50000500
 800481c:	cb840000 	.word	0xcb840000

08004820 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004828:	2300      	movs	r3, #0
 800482a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4618      	mov	r0, r3
 8004832:	f7fe fe59 	bl	80034e8 <LL_ADC_IsEnabled>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d176      	bne.n	800492a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689a      	ldr	r2, [r3, #8]
 8004842:	4b3c      	ldr	r3, [pc, #240]	@ (8004934 <ADC_Enable+0x114>)
 8004844:	4013      	ands	r3, r2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00d      	beq.n	8004866 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800484e:	f043 0210 	orr.w	r2, r3, #16
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800485a:	f043 0201 	orr.w	r2, r3, #1
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e062      	b.n	800492c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f7fe fe28 	bl	80034c0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004878:	d004      	beq.n	8004884 <ADC_Enable+0x64>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a2e      	ldr	r2, [pc, #184]	@ (8004938 <ADC_Enable+0x118>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d101      	bne.n	8004888 <ADC_Enable+0x68>
 8004884:	4b2d      	ldr	r3, [pc, #180]	@ (800493c <ADC_Enable+0x11c>)
 8004886:	e000      	b.n	800488a <ADC_Enable+0x6a>
 8004888:	4b2d      	ldr	r3, [pc, #180]	@ (8004940 <ADC_Enable+0x120>)
 800488a:	4618      	mov	r0, r3
 800488c:	f7fe fc60 	bl	8003150 <LL_ADC_GetCommonPathInternalCh>
 8004890:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004892:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004896:	2b00      	cmp	r3, #0
 8004898:	d013      	beq.n	80048c2 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800489a:	4b2a      	ldr	r3, [pc, #168]	@ (8004944 <ADC_Enable+0x124>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	099b      	lsrs	r3, r3, #6
 80048a0:	4a29      	ldr	r2, [pc, #164]	@ (8004948 <ADC_Enable+0x128>)
 80048a2:	fba2 2303 	umull	r2, r3, r2, r3
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	4613      	mov	r3, r2
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	4413      	add	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80048b4:	e002      	b.n	80048bc <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	3b01      	subs	r3, #1
 80048ba:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d1f9      	bne.n	80048b6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80048c2:	f7fe fbef 	bl	80030a4 <HAL_GetTick>
 80048c6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80048c8:	e028      	b.n	800491c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7fe fe0a 	bl	80034e8 <LL_ADC_IsEnabled>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d104      	bne.n	80048e4 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7fe fdee 	bl	80034c0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80048e4:	f7fe fbde 	bl	80030a4 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d914      	bls.n	800491c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d00d      	beq.n	800491c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004904:	f043 0210 	orr.w	r2, r3, #16
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004910:	f043 0201 	orr.w	r2, r3, #1
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e007      	b.n	800492c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	2b01      	cmp	r3, #1
 8004928:	d1cf      	bne.n	80048ca <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	8000003f 	.word	0x8000003f
 8004938:	50000100 	.word	0x50000100
 800493c:	50000300 	.word	0x50000300
 8004940:	50000700 	.word	0x50000700
 8004944:	20000000 	.word	0x20000000
 8004948:	053e2d63 	.word	0x053e2d63

0800494c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004958:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800495e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004962:	2b00      	cmp	r3, #0
 8004964:	d14b      	bne.n	80049fe <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800496a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0308 	and.w	r3, r3, #8
 800497c:	2b00      	cmp	r3, #0
 800497e:	d021      	beq.n	80049c4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f7fe fc8f 	bl	80032a8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d032      	beq.n	80049f6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d12b      	bne.n	80049f6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d11f      	bne.n	80049f6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ba:	f043 0201 	orr.w	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80049c2:	e018      	b.n	80049f6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d111      	bne.n	80049f6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049d6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d105      	bne.n	80049f6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ee:	f043 0201 	orr.w	r2, r3, #1
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f7fd fadc 	bl	8001fb4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80049fc:	e00e      	b.n	8004a1c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a02:	f003 0310 	and.w	r3, r3, #16
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f7ff fabe 	bl	8003f8c <HAL_ADC_ErrorCallback>
}
 8004a10:	e004      	b.n	8004a1c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	4798      	blx	r3
}
 8004a1c:	bf00      	nop
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a30:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f7ff fa96 	bl	8003f64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a38:	bf00      	nop
 8004a3a:	3710      	adds	r7, #16
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a5e:	f043 0204 	orr.w	r2, r3, #4
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f7ff fa90 	bl	8003f8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a6c:	bf00      	nop
 8004a6e:	3710      	adds	r7, #16
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <LL_ADC_IsEnabled>:
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d101      	bne.n	8004a8c <LL_ADC_IsEnabled+0x18>
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e000      	b.n	8004a8e <LL_ADC_IsEnabled+0x1a>
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <LL_ADC_REG_IsConversionOngoing>:
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f003 0304 	and.w	r3, r3, #4
 8004aaa:	2b04      	cmp	r3, #4
 8004aac:	d101      	bne.n	8004ab2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e000      	b.n	8004ab4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004b24:	b590      	push	{r4, r7, lr}
 8004b26:	b0a1      	sub	sp, #132	@ 0x84
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d101      	bne.n	8004b42 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b3e:	2302      	movs	r3, #2
 8004b40:	e0e7      	b.n	8004d12 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004b4e:	2300      	movs	r3, #0
 8004b50:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b5a:	d102      	bne.n	8004b62 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004b5c:	4b6f      	ldr	r3, [pc, #444]	@ (8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004b5e:	60bb      	str	r3, [r7, #8]
 8004b60:	e009      	b.n	8004b76 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a6e      	ldr	r2, [pc, #440]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d102      	bne.n	8004b72 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004b6c:	4b6d      	ldr	r3, [pc, #436]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004b6e:	60bb      	str	r3, [r7, #8]
 8004b70:	e001      	b.n	8004b76 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004b72:	2300      	movs	r3, #0
 8004b74:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10b      	bne.n	8004b94 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b80:	f043 0220 	orr.w	r2, r3, #32
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e0be      	b.n	8004d12 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	4618      	mov	r0, r3
 8004b98:	f7ff ff7f 	bl	8004a9a <LL_ADC_REG_IsConversionOngoing>
 8004b9c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7ff ff79 	bl	8004a9a <LL_ADC_REG_IsConversionOngoing>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f040 80a0 	bne.w	8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004bb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f040 809c 	bne.w	8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bc0:	d004      	beq.n	8004bcc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a55      	ldr	r2, [pc, #340]	@ (8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d101      	bne.n	8004bd0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004bcc:	4b56      	ldr	r3, [pc, #344]	@ (8004d28 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004bce:	e000      	b.n	8004bd2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004bd0:	4b56      	ldr	r3, [pc, #344]	@ (8004d2c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004bd2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d04b      	beq.n	8004c74 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004bdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	6859      	ldr	r1, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004bee:	035b      	lsls	r3, r3, #13
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bf6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c00:	d004      	beq.n	8004c0c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a45      	ldr	r2, [pc, #276]	@ (8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d10f      	bne.n	8004c2c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004c0c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c10:	f7ff ff30 	bl	8004a74 <LL_ADC_IsEnabled>
 8004c14:	4604      	mov	r4, r0
 8004c16:	4841      	ldr	r0, [pc, #260]	@ (8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004c18:	f7ff ff2c 	bl	8004a74 <LL_ADC_IsEnabled>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	4323      	orrs	r3, r4
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	bf0c      	ite	eq
 8004c24:	2301      	moveq	r3, #1
 8004c26:	2300      	movne	r3, #0
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	e012      	b.n	8004c52 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004c2c:	483c      	ldr	r0, [pc, #240]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004c2e:	f7ff ff21 	bl	8004a74 <LL_ADC_IsEnabled>
 8004c32:	4604      	mov	r4, r0
 8004c34:	483b      	ldr	r0, [pc, #236]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004c36:	f7ff ff1d 	bl	8004a74 <LL_ADC_IsEnabled>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	431c      	orrs	r4, r3
 8004c3e:	483c      	ldr	r0, [pc, #240]	@ (8004d30 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004c40:	f7ff ff18 	bl	8004a74 <LL_ADC_IsEnabled>
 8004c44:	4603      	mov	r3, r0
 8004c46:	4323      	orrs	r3, r4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	bf0c      	ite	eq
 8004c4c:	2301      	moveq	r3, #1
 8004c4e:	2300      	movne	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d056      	beq.n	8004d04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c5e:	f023 030f 	bic.w	r3, r3, #15
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	6811      	ldr	r1, [r2, #0]
 8004c66:	683a      	ldr	r2, [r7, #0]
 8004c68:	6892      	ldr	r2, [r2, #8]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c70:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c72:	e047      	b.n	8004d04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004c74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c7e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c88:	d004      	beq.n	8004c94 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a23      	ldr	r2, [pc, #140]	@ (8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d10f      	bne.n	8004cb4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004c94:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c98:	f7ff feec 	bl	8004a74 <LL_ADC_IsEnabled>
 8004c9c:	4604      	mov	r4, r0
 8004c9e:	481f      	ldr	r0, [pc, #124]	@ (8004d1c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ca0:	f7ff fee8 	bl	8004a74 <LL_ADC_IsEnabled>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	4323      	orrs	r3, r4
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	bf0c      	ite	eq
 8004cac:	2301      	moveq	r3, #1
 8004cae:	2300      	movne	r3, #0
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	e012      	b.n	8004cda <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004cb4:	481a      	ldr	r0, [pc, #104]	@ (8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004cb6:	f7ff fedd 	bl	8004a74 <LL_ADC_IsEnabled>
 8004cba:	4604      	mov	r4, r0
 8004cbc:	4819      	ldr	r0, [pc, #100]	@ (8004d24 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004cbe:	f7ff fed9 	bl	8004a74 <LL_ADC_IsEnabled>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	431c      	orrs	r4, r3
 8004cc6:	481a      	ldr	r0, [pc, #104]	@ (8004d30 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004cc8:	f7ff fed4 	bl	8004a74 <LL_ADC_IsEnabled>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	4323      	orrs	r3, r4
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	bf0c      	ite	eq
 8004cd4:	2301      	moveq	r3, #1
 8004cd6:	2300      	movne	r3, #0
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d012      	beq.n	8004d04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004cde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004ce6:	f023 030f 	bic.w	r3, r3, #15
 8004cea:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004cec:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004cee:	e009      	b.n	8004d04 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cf4:	f043 0220 	orr.w	r2, r3, #32
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004d02:	e000      	b.n	8004d06 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d04:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004d0e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3784      	adds	r7, #132	@ 0x84
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd90      	pop	{r4, r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	50000100 	.word	0x50000100
 8004d20:	50000400 	.word	0x50000400
 8004d24:	50000500 	.word	0x50000500
 8004d28:	50000300 	.word	0x50000300
 8004d2c:	50000700 	.word	0x50000700
 8004d30:	50000600 	.word	0x50000600

08004d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f003 0307 	and.w	r3, r3, #7
 8004d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d44:	4b0c      	ldr	r3, [pc, #48]	@ (8004d78 <__NVIC_SetPriorityGrouping+0x44>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d50:	4013      	ands	r3, r2
 8004d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004d60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d66:	4a04      	ldr	r2, [pc, #16]	@ (8004d78 <__NVIC_SetPriorityGrouping+0x44>)
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	60d3      	str	r3, [r2, #12]
}
 8004d6c:	bf00      	nop
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	e000ed00 	.word	0xe000ed00

08004d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d80:	4b04      	ldr	r3, [pc, #16]	@ (8004d94 <__NVIC_GetPriorityGrouping+0x18>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	0a1b      	lsrs	r3, r3, #8
 8004d86:	f003 0307 	and.w	r3, r3, #7
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr
 8004d94:	e000ed00 	.word	0xe000ed00

08004d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	db0b      	blt.n	8004dc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004daa:	79fb      	ldrb	r3, [r7, #7]
 8004dac:	f003 021f 	and.w	r2, r3, #31
 8004db0:	4907      	ldr	r1, [pc, #28]	@ (8004dd0 <__NVIC_EnableIRQ+0x38>)
 8004db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004db6:	095b      	lsrs	r3, r3, #5
 8004db8:	2001      	movs	r0, #1
 8004dba:	fa00 f202 	lsl.w	r2, r0, r2
 8004dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004dc2:	bf00      	nop
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	e000e100 	.word	0xe000e100

08004dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	4603      	mov	r3, r0
 8004ddc:	6039      	str	r1, [r7, #0]
 8004dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	db0a      	blt.n	8004dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	490c      	ldr	r1, [pc, #48]	@ (8004e20 <__NVIC_SetPriority+0x4c>)
 8004dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df2:	0112      	lsls	r2, r2, #4
 8004df4:	b2d2      	uxtb	r2, r2
 8004df6:	440b      	add	r3, r1
 8004df8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004dfc:	e00a      	b.n	8004e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	4908      	ldr	r1, [pc, #32]	@ (8004e24 <__NVIC_SetPriority+0x50>)
 8004e04:	79fb      	ldrb	r3, [r7, #7]
 8004e06:	f003 030f 	and.w	r3, r3, #15
 8004e0a:	3b04      	subs	r3, #4
 8004e0c:	0112      	lsls	r2, r2, #4
 8004e0e:	b2d2      	uxtb	r2, r2
 8004e10:	440b      	add	r3, r1
 8004e12:	761a      	strb	r2, [r3, #24]
}
 8004e14:	bf00      	nop
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	e000e100 	.word	0xe000e100
 8004e24:	e000ed00 	.word	0xe000ed00

08004e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b089      	sub	sp, #36	@ 0x24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f1c3 0307 	rsb	r3, r3, #7
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	bf28      	it	cs
 8004e46:	2304      	movcs	r3, #4
 8004e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	2b06      	cmp	r3, #6
 8004e50:	d902      	bls.n	8004e58 <NVIC_EncodePriority+0x30>
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	3b03      	subs	r3, #3
 8004e56:	e000      	b.n	8004e5a <NVIC_EncodePriority+0x32>
 8004e58:	2300      	movs	r3, #0
 8004e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	43da      	mvns	r2, r3
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	401a      	ands	r2, r3
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e70:	f04f 31ff 	mov.w	r1, #4294967295
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	fa01 f303 	lsl.w	r3, r1, r3
 8004e7a:	43d9      	mvns	r1, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e80:	4313      	orrs	r3, r2
         );
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3724      	adds	r7, #36	@ 0x24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b082      	sub	sp, #8
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7ff ff4c 	bl	8004d34 <__NVIC_SetPriorityGrouping>
}
 8004e9c:	bf00      	nop
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	4603      	mov	r3, r0
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
 8004eb0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004eb2:	f7ff ff63 	bl	8004d7c <__NVIC_GetPriorityGrouping>
 8004eb6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	68b9      	ldr	r1, [r7, #8]
 8004ebc:	6978      	ldr	r0, [r7, #20]
 8004ebe:	f7ff ffb3 	bl	8004e28 <NVIC_EncodePriority>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ec8:	4611      	mov	r1, r2
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff ff82 	bl	8004dd4 <__NVIC_SetPriority>
}
 8004ed0:	bf00      	nop
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	4603      	mov	r3, r0
 8004ee0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7ff ff56 	bl	8004d98 <__NVIC_EnableIRQ>
}
 8004eec:	bf00      	nop
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e054      	b.n	8004fb0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	7f5b      	ldrb	r3, [r3, #29]
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d105      	bne.n	8004f1c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7fc f88e 	bl	8001038 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	791b      	ldrb	r3, [r3, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10c      	bne.n	8004f44 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a22      	ldr	r2, [pc, #136]	@ (8004fb8 <HAL_CRC_Init+0xc4>)
 8004f30:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0218 	bic.w	r2, r2, #24
 8004f40:	609a      	str	r2, [r3, #8]
 8004f42:	e00c      	b.n	8004f5e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6899      	ldr	r1, [r3, #8]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f834 	bl	8004fbc <HAL_CRCEx_Polynomial_Set>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d001      	beq.n	8004f5e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e028      	b.n	8004fb0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	795b      	ldrb	r3, [r3, #5]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d105      	bne.n	8004f72 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f6e:	611a      	str	r2, [r3, #16]
 8004f70:	e004      	b.n	8004f7c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6912      	ldr	r2, [r2, #16]
 8004f7a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	699a      	ldr	r2, [r3, #24]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3708      	adds	r7, #8
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	04c11db7 	.word	0x04c11db7

08004fbc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b087      	sub	sp, #28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004fcc:	231f      	movs	r3, #31
 8004fce:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d102      	bne.n	8004fe0 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	75fb      	strb	r3, [r7, #23]
 8004fde:	e063      	b.n	80050a8 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004fe0:	bf00      	nop
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1e5a      	subs	r2, r3, #1
 8004fe6:	613a      	str	r2, [r7, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d009      	beq.n	8005000 <HAL_CRCEx_Polynomial_Set+0x44>
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	f003 031f 	and.w	r3, r3, #31
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d0f0      	beq.n	8004fe2 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b18      	cmp	r3, #24
 8005004:	d846      	bhi.n	8005094 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005006:	a201      	add	r2, pc, #4	@ (adr r2, 800500c <HAL_CRCEx_Polynomial_Set+0x50>)
 8005008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500c:	0800509b 	.word	0x0800509b
 8005010:	08005095 	.word	0x08005095
 8005014:	08005095 	.word	0x08005095
 8005018:	08005095 	.word	0x08005095
 800501c:	08005095 	.word	0x08005095
 8005020:	08005095 	.word	0x08005095
 8005024:	08005095 	.word	0x08005095
 8005028:	08005095 	.word	0x08005095
 800502c:	08005089 	.word	0x08005089
 8005030:	08005095 	.word	0x08005095
 8005034:	08005095 	.word	0x08005095
 8005038:	08005095 	.word	0x08005095
 800503c:	08005095 	.word	0x08005095
 8005040:	08005095 	.word	0x08005095
 8005044:	08005095 	.word	0x08005095
 8005048:	08005095 	.word	0x08005095
 800504c:	0800507d 	.word	0x0800507d
 8005050:	08005095 	.word	0x08005095
 8005054:	08005095 	.word	0x08005095
 8005058:	08005095 	.word	0x08005095
 800505c:	08005095 	.word	0x08005095
 8005060:	08005095 	.word	0x08005095
 8005064:	08005095 	.word	0x08005095
 8005068:	08005095 	.word	0x08005095
 800506c:	08005071 	.word	0x08005071
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	2b06      	cmp	r3, #6
 8005074:	d913      	bls.n	800509e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800507a:	e010      	b.n	800509e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	2b07      	cmp	r3, #7
 8005080:	d90f      	bls.n	80050a2 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005086:	e00c      	b.n	80050a2 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	2b0f      	cmp	r3, #15
 800508c:	d90b      	bls.n	80050a6 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005092:	e008      	b.n	80050a6 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	75fb      	strb	r3, [r7, #23]
        break;
 8005098:	e006      	b.n	80050a8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800509a:	bf00      	nop
 800509c:	e004      	b.n	80050a8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800509e:	bf00      	nop
 80050a0:	e002      	b.n	80050a8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80050a2:	bf00      	nop
 80050a4:	e000      	b.n	80050a8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80050a6:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80050a8:	7dfb      	ldrb	r3, [r7, #23]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10d      	bne.n	80050ca <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f023 0118 	bic.w	r1, r3, #24
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80050ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	371c      	adds	r7, #28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e08d      	b.n	8005206 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	461a      	mov	r2, r3
 80050f0:	4b47      	ldr	r3, [pc, #284]	@ (8005210 <HAL_DMA_Init+0x138>)
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d80f      	bhi.n	8005116 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	461a      	mov	r2, r3
 80050fc:	4b45      	ldr	r3, [pc, #276]	@ (8005214 <HAL_DMA_Init+0x13c>)
 80050fe:	4413      	add	r3, r2
 8005100:	4a45      	ldr	r2, [pc, #276]	@ (8005218 <HAL_DMA_Init+0x140>)
 8005102:	fba2 2303 	umull	r2, r3, r2, r3
 8005106:	091b      	lsrs	r3, r3, #4
 8005108:	009a      	lsls	r2, r3, #2
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a42      	ldr	r2, [pc, #264]	@ (800521c <HAL_DMA_Init+0x144>)
 8005112:	641a      	str	r2, [r3, #64]	@ 0x40
 8005114:	e00e      	b.n	8005134 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	461a      	mov	r2, r3
 800511c:	4b40      	ldr	r3, [pc, #256]	@ (8005220 <HAL_DMA_Init+0x148>)
 800511e:	4413      	add	r3, r2
 8005120:	4a3d      	ldr	r2, [pc, #244]	@ (8005218 <HAL_DMA_Init+0x140>)
 8005122:	fba2 2303 	umull	r2, r3, r2, r3
 8005126:	091b      	lsrs	r3, r3, #4
 8005128:	009a      	lsls	r2, r3, #2
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a3c      	ldr	r2, [pc, #240]	@ (8005224 <HAL_DMA_Init+0x14c>)
 8005132:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800514a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800514e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005158:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005164:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	699b      	ldr	r3, [r3, #24]
 800516a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005170:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68fa      	ldr	r2, [r7, #12]
 8005184:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 fa2c 	bl	80055e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005194:	d102      	bne.n	800519c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051a4:	b2d2      	uxtb	r2, r2
 80051a6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80051b0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d010      	beq.n	80051dc <HAL_DMA_Init+0x104>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b04      	cmp	r3, #4
 80051c0:	d80c      	bhi.n	80051dc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 fa4c 	bl	8005660 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80051d8:	605a      	str	r2, [r3, #4]
 80051da:	e008      	b.n	80051ee <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	40020407 	.word	0x40020407
 8005214:	bffdfff8 	.word	0xbffdfff8
 8005218:	cccccccd 	.word	0xcccccccd
 800521c:	40020000 	.word	0x40020000
 8005220:	bffdfbf8 	.word	0xbffdfbf8
 8005224:	40020400 	.word	0x40020400

08005228 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005236:	2300      	movs	r3, #0
 8005238:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005240:	2b01      	cmp	r3, #1
 8005242:	d101      	bne.n	8005248 <HAL_DMA_Start_IT+0x20>
 8005244:	2302      	movs	r3, #2
 8005246:	e066      	b.n	8005316 <HAL_DMA_Start_IT+0xee>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b01      	cmp	r3, #1
 800525a:	d155      	bne.n	8005308 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0201 	bic.w	r2, r2, #1
 8005278:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	68b9      	ldr	r1, [r7, #8]
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f000 f970 	bl	8005566 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528a:	2b00      	cmp	r3, #0
 800528c:	d008      	beq.n	80052a0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f042 020e 	orr.w	r2, r2, #14
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	e00f      	b.n	80052c0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0204 	bic.w	r2, r2, #4
 80052ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 020a 	orr.w	r2, r2, #10
 80052be:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d007      	beq.n	80052de <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052dc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d007      	beq.n	80052f6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052f4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f042 0201 	orr.w	r2, r2, #1
 8005304:	601a      	str	r2, [r3, #0]
 8005306:	e005      	b.n	8005314 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005310:	2302      	movs	r3, #2
 8005312:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005314:	7dfb      	ldrb	r3, [r7, #23]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3718      	adds	r7, #24
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b084      	sub	sp, #16
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005326:	2300      	movs	r3, #0
 8005328:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005330:	b2db      	uxtb	r3, r3
 8005332:	2b02      	cmp	r3, #2
 8005334:	d00d      	beq.n	8005352 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2204      	movs	r2, #4
 800533a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	73fb      	strb	r3, [r7, #15]
 8005350:	e047      	b.n	80053e2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 020e 	bic.w	r2, r2, #14
 8005360:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0201 	bic.w	r2, r2, #1
 8005370:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800537c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005380:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005386:	f003 021f 	and.w	r2, r3, #31
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	2101      	movs	r1, #1
 8005390:	fa01 f202 	lsl.w	r2, r1, r2
 8005394:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800539e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00c      	beq.n	80053c2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053b6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80053c0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d003      	beq.n	80053e2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	4798      	blx	r3
    }
  }
  return status;
 80053e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3710      	adds	r7, #16
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005408:	f003 031f 	and.w	r3, r3, #31
 800540c:	2204      	movs	r2, #4
 800540e:	409a      	lsls	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	4013      	ands	r3, r2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d026      	beq.n	8005466 <HAL_DMA_IRQHandler+0x7a>
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b00      	cmp	r3, #0
 8005420:	d021      	beq.n	8005466 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b00      	cmp	r3, #0
 800542e:	d107      	bne.n	8005440 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f022 0204 	bic.w	r2, r2, #4
 800543e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005444:	f003 021f 	and.w	r2, r3, #31
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544c:	2104      	movs	r1, #4
 800544e:	fa01 f202 	lsl.w	r2, r1, r2
 8005452:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005458:	2b00      	cmp	r3, #0
 800545a:	d071      	beq.n	8005540 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005464:	e06c      	b.n	8005540 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546a:	f003 031f 	and.w	r3, r3, #31
 800546e:	2202      	movs	r2, #2
 8005470:	409a      	lsls	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	4013      	ands	r3, r2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d02e      	beq.n	80054d8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d029      	beq.n	80054d8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0320 	and.w	r3, r3, #32
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10b      	bne.n	80054aa <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 020a 	bic.w	r2, r2, #10
 80054a0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ae:	f003 021f 	and.w	r2, r3, #31
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b6:	2102      	movs	r1, #2
 80054b8:	fa01 f202 	lsl.w	r2, r1, r2
 80054bc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d038      	beq.n	8005540 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80054d6:	e033      	b.n	8005540 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054dc:	f003 031f 	and.w	r3, r3, #31
 80054e0:	2208      	movs	r2, #8
 80054e2:	409a      	lsls	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d02a      	beq.n	8005542 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f003 0308 	and.w	r3, r3, #8
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d025      	beq.n	8005542 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f022 020e 	bic.w	r2, r2, #14
 8005504:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550a:	f003 021f 	and.w	r2, r3, #31
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005512:	2101      	movs	r1, #1
 8005514:	fa01 f202 	lsl.w	r2, r1, r2
 8005518:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005534:	2b00      	cmp	r3, #0
 8005536:	d004      	beq.n	8005542 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005540:	bf00      	nop
 8005542:	bf00      	nop
}
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800554a:	b480      	push	{r7}
 800554c:	b083      	sub	sp, #12
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005558:	b2db      	uxtb	r3, r3
}
 800555a:	4618      	mov	r0, r3
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005566:	b480      	push	{r7}
 8005568:	b085      	sub	sp, #20
 800556a:	af00      	add	r7, sp, #0
 800556c:	60f8      	str	r0, [r7, #12]
 800556e:	60b9      	str	r1, [r7, #8]
 8005570:	607a      	str	r2, [r7, #4]
 8005572:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005578:	68fa      	ldr	r2, [r7, #12]
 800557a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800557c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005582:	2b00      	cmp	r3, #0
 8005584:	d004      	beq.n	8005590 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800558e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005594:	f003 021f 	and.w	r2, r3, #31
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559c:	2101      	movs	r1, #1
 800559e:	fa01 f202 	lsl.w	r2, r1, r2
 80055a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	683a      	ldr	r2, [r7, #0]
 80055aa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	2b10      	cmp	r3, #16
 80055b2:	d108      	bne.n	80055c6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80055c4:	e007      	b.n	80055d6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	60da      	str	r2, [r3, #12]
}
 80055d6:	bf00      	nop
 80055d8:	3714      	adds	r7, #20
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
	...

080055e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b087      	sub	sp, #28
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	461a      	mov	r2, r3
 80055f2:	4b16      	ldr	r3, [pc, #88]	@ (800564c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d802      	bhi.n	80055fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80055f8:	4b15      	ldr	r3, [pc, #84]	@ (8005650 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	e001      	b.n	8005602 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80055fe:	4b15      	ldr	r3, [pc, #84]	@ (8005654 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005600:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	b2db      	uxtb	r3, r3
 800560c:	3b08      	subs	r3, #8
 800560e:	4a12      	ldr	r2, [pc, #72]	@ (8005658 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005610:	fba2 2303 	umull	r2, r3, r2, r3
 8005614:	091b      	lsrs	r3, r3, #4
 8005616:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561c:	089b      	lsrs	r3, r3, #2
 800561e:	009a      	lsls	r2, r3, #2
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	4413      	add	r3, r2
 8005624:	461a      	mov	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a0b      	ldr	r2, [pc, #44]	@ (800565c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800562e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f003 031f 	and.w	r3, r3, #31
 8005636:	2201      	movs	r2, #1
 8005638:	409a      	lsls	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	40020407 	.word	0x40020407
 8005650:	40020800 	.word	0x40020800
 8005654:	40020820 	.word	0x40020820
 8005658:	cccccccd 	.word	0xcccccccd
 800565c:	40020880 	.word	0x40020880

08005660 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	b2db      	uxtb	r3, r3
 800566e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	4b0b      	ldr	r3, [pc, #44]	@ (80056a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005674:	4413      	add	r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	461a      	mov	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a08      	ldr	r2, [pc, #32]	@ (80056a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005682:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	3b01      	subs	r3, #1
 8005688:	f003 031f 	and.w	r3, r3, #31
 800568c:	2201      	movs	r2, #1
 800568e:	409a      	lsls	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005694:	bf00      	nop
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	1000823f 	.word	0x1000823f
 80056a4:	40020940 	.word	0x40020940

080056a8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d101      	bne.n	80056ba <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e147      	b.n	800594a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d106      	bne.n	80056d4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7fb fd5a 	bl	8001188 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699a      	ldr	r2, [r3, #24]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0210 	bic.w	r2, r2, #16
 80056e2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056e4:	f7fd fcde 	bl	80030a4 <HAL_GetTick>
 80056e8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80056ea:	e012      	b.n	8005712 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80056ec:	f7fd fcda 	bl	80030a4 <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	2b0a      	cmp	r3, #10
 80056f8:	d90b      	bls.n	8005712 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056fe:	f043 0201 	orr.w	r2, r3, #1
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2203      	movs	r2, #3
 800570a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e11b      	b.n	800594a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	f003 0308 	and.w	r3, r3, #8
 800571c:	2b08      	cmp	r3, #8
 800571e:	d0e5      	beq.n	80056ec <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699a      	ldr	r2, [r3, #24]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0201 	orr.w	r2, r2, #1
 800572e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005730:	f7fd fcb8 	bl	80030a4 <HAL_GetTick>
 8005734:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005736:	e012      	b.n	800575e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005738:	f7fd fcb4 	bl	80030a4 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b0a      	cmp	r3, #10
 8005744:	d90b      	bls.n	800575e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800574a:	f043 0201 	orr.w	r2, r3, #1
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2203      	movs	r2, #3
 8005756:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e0f5      	b.n	800594a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	f003 0301 	and.w	r3, r3, #1
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0e5      	beq.n	8005738 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	699a      	ldr	r2, [r3, #24]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0202 	orr.w	r2, r2, #2
 800577a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a74      	ldr	r2, [pc, #464]	@ (8005954 <HAL_FDCAN_Init+0x2ac>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d103      	bne.n	800578e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005786:	4a74      	ldr	r2, [pc, #464]	@ (8005958 <HAL_FDCAN_Init+0x2b0>)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	7c1b      	ldrb	r3, [r3, #16]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d108      	bne.n	80057a8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	699a      	ldr	r2, [r3, #24]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057a4:	619a      	str	r2, [r3, #24]
 80057a6:	e007      	b.n	80057b8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	699a      	ldr	r2, [r3, #24]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057b6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	7c5b      	ldrb	r3, [r3, #17]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d108      	bne.n	80057d2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	699a      	ldr	r2, [r3, #24]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057ce:	619a      	str	r2, [r3, #24]
 80057d0:	e007      	b.n	80057e2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	699a      	ldr	r2, [r3, #24]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80057e0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	7c9b      	ldrb	r3, [r3, #18]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d108      	bne.n	80057fc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	699a      	ldr	r2, [r3, #24]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057f8:	619a      	str	r2, [r3, #24]
 80057fa:	e007      	b.n	800580c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	699a      	ldr	r2, [r3, #24]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800580a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	699a      	ldr	r2, [r3, #24]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005830:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	691a      	ldr	r2, [r3, #16]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0210 	bic.w	r2, r2, #16
 8005840:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	2b01      	cmp	r3, #1
 8005848:	d108      	bne.n	800585c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	699a      	ldr	r2, [r3, #24]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0204 	orr.w	r2, r2, #4
 8005858:	619a      	str	r2, [r3, #24]
 800585a:	e02c      	b.n	80058b6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d028      	beq.n	80058b6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b02      	cmp	r3, #2
 800586a:	d01c      	beq.n	80058a6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	699a      	ldr	r2, [r3, #24]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800587a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	691a      	ldr	r2, [r3, #16]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0210 	orr.w	r2, r2, #16
 800588a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	2b03      	cmp	r3, #3
 8005892:	d110      	bne.n	80058b6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0220 	orr.w	r2, r2, #32
 80058a2:	619a      	str	r2, [r3, #24]
 80058a4:	e007      	b.n	80058b6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	699a      	ldr	r2, [r3, #24]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f042 0220 	orr.w	r2, r2, #32
 80058b4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	3b01      	subs	r3, #1
 80058bc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80058c6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a1b      	ldr	r3, [r3, #32]
 80058cc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80058ce:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	3b01      	subs	r3, #1
 80058d8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80058de:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80058e0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058ea:	d115      	bne.n	8005918 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f6:	3b01      	subs	r3, #1
 80058f8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80058fa:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005900:	3b01      	subs	r3, #1
 8005902:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005904:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590c:	3b01      	subs	r3, #1
 800590e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005914:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005916:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	430a      	orrs	r2, r1
 800592a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f9d6 	bl	8005ce0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	40006400 	.word	0x40006400
 8005958:	40006500 	.word	0x40006500

0800595c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b01      	cmp	r3, #1
 800596e:	d110      	bne.n	8005992 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699a      	ldr	r2, [r3, #24]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f022 0201 	bic.w	r2, r2, #1
 8005986:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800598e:	2300      	movs	r3, #0
 8005990:	e006      	b.n	80059a0 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005996:	f043 0204 	orr.w	r2, r3, #4
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
  }
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08c      	sub	sp, #48	@ 0x30
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ba:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80059be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059c8:	4013      	ands	r3, r2
 80059ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059d2:	f003 0307 	and.w	r3, r3, #7
 80059d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059e0:	4013      	ands	r3, r2
 80059e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059ee:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059f8:	4013      	ands	r3, r2
 80059fa:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a02:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005a06:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a0e:	6a3a      	ldr	r2, [r7, #32]
 8005a10:	4013      	ands	r3, r2
 8005a12:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a1a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005a1e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a26:	69fa      	ldr	r2, [r7, #28]
 8005a28:	4013      	ands	r3, r2
 8005a2a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a32:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a3a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00b      	beq.n	8005a5e <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d006      	beq.n	8005a5e <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2240      	movs	r2, #64	@ 0x40
 8005a56:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 f921 	bl	8005ca0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d019      	beq.n	8005a9c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d014      	beq.n	8005a9c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005a7a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	4013      	ands	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a92:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005a94:	6939      	ldr	r1, [r7, #16]
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f8e3 	bl	8005c62 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d007      	beq.n	8005ab2 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aa8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005aaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f8a2 	bl	8005bf6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d007      	beq.n	8005ac8 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005abe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f8a2 	bl	8005c0c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d007      	beq.n	8005ade <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ad4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005ad6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f8a2 	bl	8005c22 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00c      	beq.n	8005b02 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d007      	beq.n	8005b02 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005afa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 f89b 	bl	8005c38 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d018      	beq.n	8005b3e <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d013      	beq.n	8005b3e <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005b1e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2280      	movs	r2, #128	@ 0x80
 8005b34:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005b36:	68f9      	ldr	r1, [r7, #12]
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f887 	bl	8005c4c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d00c      	beq.n	8005b62 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d007      	beq.n	8005b62 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b5a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 f88b 	bl	8005c78 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00c      	beq.n	8005b86 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d007      	beq.n	8005b86 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005b7e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f883 	bl	8005c8c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00f      	beq.n	8005bb0 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00a      	beq.n	8005bb0 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005ba2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ba8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d007      	beq.n	8005bc6 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	69fa      	ldr	r2, [r7, #28]
 8005bbc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005bbe:	69f9      	ldr	r1, [r7, #28]
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 f881 	bl	8005cc8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005bc6:	6a3b      	ldr	r3, [r7, #32]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d009      	beq.n	8005be0 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6a3a      	ldr	r2, [r7, #32]
 8005bd2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005bd8:	6a3b      	ldr	r3, [r7, #32]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d002      	beq.n	8005bee <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f863 	bl	8005cb4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005bee:	bf00      	nop
 8005bf0:	3730      	adds	r7, #48	@ 0x30
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b083      	sub	sp, #12
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
 8005bfe:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005c16:	bf00      	nop
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005c22:	b480      	push	{r7}
 8005c24:	b083      	sub	sp, #12
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
 8005c2a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr

08005c62 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b083      	sub	sp, #12
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
 8005c6a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005cd2:	bf00      	nop
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
	...

08005ce0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005ce8:	4b30      	ldr	r3, [pc, #192]	@ (8005dac <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005cea:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a2f      	ldr	r2, [pc, #188]	@ (8005db0 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d103      	bne.n	8005cfe <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005cfc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a2c      	ldr	r2, [pc, #176]	@ (8005db4 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d103      	bne.n	8005d10 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8005d0e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d1e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d26:	041a      	lsls	r2, r3, #16
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	430a      	orrs	r2, r1
 8005d2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d44:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d4c:	061a      	lsls	r2, r3, #24
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	430a      	orrs	r2, r1
 8005d54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	e005      	b.n	8005d92 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	3304      	adds	r3, #4
 8005d90:	60fb      	str	r3, [r7, #12]
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d3f3      	bcc.n	8005d86 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	4000a400 	.word	0x4000a400
 8005db0:	40006800 	.word	0x40006800
 8005db4:	40006c00 	.word	0x40006c00

08005db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005dc6:	e15a      	b.n	800607e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	2101      	movs	r1, #1
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 814c 	beq.w	8006078 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f003 0303 	and.w	r3, r3, #3
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d005      	beq.n	8005df8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d130      	bne.n	8005e5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	005b      	lsls	r3, r3, #1
 8005e02:	2203      	movs	r2, #3
 8005e04:	fa02 f303 	lsl.w	r3, r2, r3
 8005e08:	43db      	mvns	r3, r3
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	68da      	ldr	r2, [r3, #12]
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	005b      	lsls	r3, r3, #1
 8005e18:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e2e:	2201      	movs	r2, #1
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	fa02 f303 	lsl.w	r3, r2, r3
 8005e36:	43db      	mvns	r3, r3
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	091b      	lsrs	r3, r3, #4
 8005e44:	f003 0201 	and.w	r2, r3, #1
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	2b03      	cmp	r3, #3
 8005e64:	d017      	beq.n	8005e96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	2203      	movs	r2, #3
 8005e72:	fa02 f303 	lsl.w	r3, r2, r3
 8005e76:	43db      	mvns	r3, r3
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	689a      	ldr	r2, [r3, #8]
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f003 0303 	and.w	r3, r3, #3
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d123      	bne.n	8005eea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	08da      	lsrs	r2, r3, #3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	3208      	adds	r2, #8
 8005eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f003 0307 	and.w	r3, r3, #7
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	220f      	movs	r2, #15
 8005eba:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebe:	43db      	mvns	r3, r3
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	691a      	ldr	r2, [r3, #16]
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f003 0307 	and.w	r3, r3, #7
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	08da      	lsrs	r2, r3, #3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3208      	adds	r2, #8
 8005ee4:	6939      	ldr	r1, [r7, #16]
 8005ee6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	2203      	movs	r2, #3
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	43db      	mvns	r3, r3
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4013      	ands	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f003 0203 	and.w	r2, r3, #3
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	005b      	lsls	r3, r3, #1
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 80a6 	beq.w	8006078 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f2c:	4b5b      	ldr	r3, [pc, #364]	@ (800609c <HAL_GPIO_Init+0x2e4>)
 8005f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f30:	4a5a      	ldr	r2, [pc, #360]	@ (800609c <HAL_GPIO_Init+0x2e4>)
 8005f32:	f043 0301 	orr.w	r3, r3, #1
 8005f36:	6613      	str	r3, [r2, #96]	@ 0x60
 8005f38:	4b58      	ldr	r3, [pc, #352]	@ (800609c <HAL_GPIO_Init+0x2e4>)
 8005f3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	60bb      	str	r3, [r7, #8]
 8005f42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f44:	4a56      	ldr	r2, [pc, #344]	@ (80060a0 <HAL_GPIO_Init+0x2e8>)
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	089b      	lsrs	r3, r3, #2
 8005f4a:	3302      	adds	r3, #2
 8005f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	f003 0303 	and.w	r3, r3, #3
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	220f      	movs	r2, #15
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	43db      	mvns	r3, r3
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4013      	ands	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005f6e:	d01f      	beq.n	8005fb0 <HAL_GPIO_Init+0x1f8>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a4c      	ldr	r2, [pc, #304]	@ (80060a4 <HAL_GPIO_Init+0x2ec>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d019      	beq.n	8005fac <HAL_GPIO_Init+0x1f4>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a4b      	ldr	r2, [pc, #300]	@ (80060a8 <HAL_GPIO_Init+0x2f0>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d013      	beq.n	8005fa8 <HAL_GPIO_Init+0x1f0>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a4a      	ldr	r2, [pc, #296]	@ (80060ac <HAL_GPIO_Init+0x2f4>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d00d      	beq.n	8005fa4 <HAL_GPIO_Init+0x1ec>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a49      	ldr	r2, [pc, #292]	@ (80060b0 <HAL_GPIO_Init+0x2f8>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d007      	beq.n	8005fa0 <HAL_GPIO_Init+0x1e8>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a48      	ldr	r2, [pc, #288]	@ (80060b4 <HAL_GPIO_Init+0x2fc>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d101      	bne.n	8005f9c <HAL_GPIO_Init+0x1e4>
 8005f98:	2305      	movs	r3, #5
 8005f9a:	e00a      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005f9c:	2306      	movs	r3, #6
 8005f9e:	e008      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fa0:	2304      	movs	r3, #4
 8005fa2:	e006      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e004      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e002      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fac:	2301      	movs	r3, #1
 8005fae:	e000      	b.n	8005fb2 <HAL_GPIO_Init+0x1fa>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	f002 0203 	and.w	r2, r2, #3
 8005fb8:	0092      	lsls	r2, r2, #2
 8005fba:	4093      	lsls	r3, r2
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fc2:	4937      	ldr	r1, [pc, #220]	@ (80060a0 <HAL_GPIO_Init+0x2e8>)
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	089b      	lsrs	r3, r3, #2
 8005fc8:	3302      	adds	r3, #2
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005fd0:	4b39      	ldr	r3, [pc, #228]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	4013      	ands	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d003      	beq.n	8005ff4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005ff4:	4a30      	ldr	r2, [pc, #192]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	43db      	mvns	r3, r3
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4013      	ands	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4313      	orrs	r3, r2
 800601c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800601e:	4a26      	ldr	r2, [pc, #152]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006024:	4b24      	ldr	r3, [pc, #144]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	43db      	mvns	r3, r3
 800602e:	693a      	ldr	r2, [r7, #16]
 8006030:	4013      	ands	r3, r2
 8006032:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800603c:	2b00      	cmp	r3, #0
 800603e:	d003      	beq.n	8006048 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4313      	orrs	r3, r2
 8006046:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006048:	4a1b      	ldr	r2, [pc, #108]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800604e:	4b1a      	ldr	r3, [pc, #104]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	43db      	mvns	r3, r3
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4013      	ands	r3, r2
 800605c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d003      	beq.n	8006072 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006072:	4a11      	ldr	r2, [pc, #68]	@ (80060b8 <HAL_GPIO_Init+0x300>)
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	3301      	adds	r3, #1
 800607c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	fa22 f303 	lsr.w	r3, r2, r3
 8006088:	2b00      	cmp	r3, #0
 800608a:	f47f ae9d 	bne.w	8005dc8 <HAL_GPIO_Init+0x10>
  }
}
 800608e:	bf00      	nop
 8006090:	bf00      	nop
 8006092:	371c      	adds	r7, #28
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	40021000 	.word	0x40021000
 80060a0:	40010000 	.word	0x40010000
 80060a4:	48000400 	.word	0x48000400
 80060a8:	48000800 	.word	0x48000800
 80060ac:	48000c00 	.word	0x48000c00
 80060b0:	48001000 	.word	0x48001000
 80060b4:	48001400 	.word	0x48001400
 80060b8:	40010400 	.word	0x40010400

080060bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	460b      	mov	r3, r1
 80060c6:	807b      	strh	r3, [r7, #2]
 80060c8:	4613      	mov	r3, r2
 80060ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80060cc:	787b      	ldrb	r3, [r7, #1]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80060d2:	887a      	ldrh	r2, [r7, #2]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80060d8:	e002      	b.n	80060e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80060da:	887a      	ldrh	r2, [r7, #2]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	460b      	mov	r3, r1
 80060f6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	695b      	ldr	r3, [r3, #20]
 80060fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80060fe:	887a      	ldrh	r2, [r7, #2]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	4013      	ands	r3, r2
 8006104:	041a      	lsls	r2, r3, #16
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	43d9      	mvns	r1, r3
 800610a:	887b      	ldrh	r3, [r7, #2]
 800610c:	400b      	ands	r3, r1
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	619a      	str	r2, [r3, #24]
}
 8006114:	bf00      	nop
 8006116:	3714      	adds	r7, #20
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	4603      	mov	r3, r0
 8006128:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800612a:	4b08      	ldr	r3, [pc, #32]	@ (800614c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800612c:	695a      	ldr	r2, [r3, #20]
 800612e:	88fb      	ldrh	r3, [r7, #6]
 8006130:	4013      	ands	r3, r2
 8006132:	2b00      	cmp	r3, #0
 8006134:	d006      	beq.n	8006144 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006136:	4a05      	ldr	r2, [pc, #20]	@ (800614c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006138:	88fb      	ldrh	r3, [r7, #6]
 800613a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800613c:	88fb      	ldrh	r3, [r7, #6]
 800613e:	4618      	mov	r0, r3
 8006140:	f7fc fbaa 	bl	8002898 <HAL_GPIO_EXTI_Callback>
  }
}
 8006144:	bf00      	nop
 8006146:	3708      	adds	r7, #8
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	40010400 	.word	0x40010400

08006150 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e08d      	b.n	800627e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d106      	bne.n	800617c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fb f9e8 	bl	800154c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2224      	movs	r2, #36	@ 0x24
 8006180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f022 0201 	bic.w	r2, r2, #1
 8006192:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80061a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80061b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d107      	bne.n	80061ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80061c6:	609a      	str	r2, [r3, #8]
 80061c8:	e006      	b.n	80061d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80061d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d108      	bne.n	80061f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685a      	ldr	r2, [r3, #4]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061ee:	605a      	str	r2, [r3, #4]
 80061f0:	e007      	b.n	8006202 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	685a      	ldr	r2, [r3, #4]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006200:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	6812      	ldr	r2, [r2, #0]
 800620c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006210:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006214:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68da      	ldr	r2, [r3, #12]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006224:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	691a      	ldr	r2, [r3, #16]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	430a      	orrs	r2, r1
 800623e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	69d9      	ldr	r1, [r3, #28]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a1a      	ldr	r2, [r3, #32]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0201 	orr.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3708      	adds	r7, #8
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af02      	add	r7, sp, #8
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	607a      	str	r2, [r7, #4]
 8006292:	461a      	mov	r2, r3
 8006294:	460b      	mov	r3, r1
 8006296:	817b      	strh	r3, [r7, #10]
 8006298:	4613      	mov	r3, r2
 800629a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b20      	cmp	r3, #32
 80062a6:	f040 80fd 	bne.w	80064a4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d101      	bne.n	80062b8 <HAL_I2C_Master_Transmit+0x30>
 80062b4:	2302      	movs	r3, #2
 80062b6:	e0f6      	b.n	80064a6 <HAL_I2C_Master_Transmit+0x21e>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80062c0:	f7fc fef0 	bl	80030a4 <HAL_GetTick>
 80062c4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	2319      	movs	r3, #25
 80062cc:	2201      	movs	r2, #1
 80062ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f000 fe8f 	bl	8006ff6 <I2C_WaitOnFlagUntilTimeout>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e0e1      	b.n	80064a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2221      	movs	r2, #33	@ 0x21
 80062e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2210      	movs	r2, #16
 80062ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	893a      	ldrh	r2, [r7, #8]
 8006302:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800630e:	b29b      	uxth	r3, r3
 8006310:	2bff      	cmp	r3, #255	@ 0xff
 8006312:	d906      	bls.n	8006322 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	22ff      	movs	r2, #255	@ 0xff
 8006318:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800631a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800631e:	617b      	str	r3, [r7, #20]
 8006320:	e007      	b.n	8006332 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006326:	b29a      	uxth	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800632c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006330:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006336:	2b00      	cmp	r3, #0
 8006338:	d024      	beq.n	8006384 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633e:	781a      	ldrb	r2, [r3, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b29a      	uxth	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006362:	3b01      	subs	r3, #1
 8006364:	b29a      	uxth	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800636e:	b2db      	uxtb	r3, r3
 8006370:	3301      	adds	r3, #1
 8006372:	b2da      	uxtb	r2, r3
 8006374:	8979      	ldrh	r1, [r7, #10]
 8006376:	4b4e      	ldr	r3, [pc, #312]	@ (80064b0 <HAL_I2C_Master_Transmit+0x228>)
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	68f8      	ldr	r0, [r7, #12]
 800637e:	f000 fffd 	bl	800737c <I2C_TransferConfig>
 8006382:	e066      	b.n	8006452 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006388:	b2da      	uxtb	r2, r3
 800638a:	8979      	ldrh	r1, [r7, #10]
 800638c:	4b48      	ldr	r3, [pc, #288]	@ (80064b0 <HAL_I2C_Master_Transmit+0x228>)
 800638e:	9300      	str	r3, [sp, #0]
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f000 fff2 	bl	800737c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006398:	e05b      	b.n	8006452 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	6a39      	ldr	r1, [r7, #32]
 800639e:	68f8      	ldr	r0, [r7, #12]
 80063a0:	f000 fe82 	bl	80070a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d001      	beq.n	80063ae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e07b      	b.n	80064a6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b2:	781a      	ldrb	r2, [r3, #0]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063be:	1c5a      	adds	r2, r3, #1
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	3b01      	subs	r3, #1
 80063cc:	b29a      	uxth	r2, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d034      	beq.n	8006452 <HAL_I2C_Master_Transmit+0x1ca>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d130      	bne.n	8006452 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	6a3b      	ldr	r3, [r7, #32]
 80063f6:	2200      	movs	r2, #0
 80063f8:	2180      	movs	r1, #128	@ 0x80
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 fdfb 	bl	8006ff6 <I2C_WaitOnFlagUntilTimeout>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e04d      	b.n	80064a6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800640e:	b29b      	uxth	r3, r3
 8006410:	2bff      	cmp	r3, #255	@ 0xff
 8006412:	d90e      	bls.n	8006432 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	22ff      	movs	r2, #255	@ 0xff
 8006418:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800641e:	b2da      	uxtb	r2, r3
 8006420:	8979      	ldrh	r1, [r7, #10]
 8006422:	2300      	movs	r3, #0
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f000 ffa6 	bl	800737c <I2C_TransferConfig>
 8006430:	e00f      	b.n	8006452 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006436:	b29a      	uxth	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006440:	b2da      	uxtb	r2, r3
 8006442:	8979      	ldrh	r1, [r7, #10]
 8006444:	2300      	movs	r3, #0
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f000 ff95 	bl	800737c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006456:	b29b      	uxth	r3, r3
 8006458:	2b00      	cmp	r3, #0
 800645a:	d19e      	bne.n	800639a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	6a39      	ldr	r1, [r7, #32]
 8006460:	68f8      	ldr	r0, [r7, #12]
 8006462:	f000 fe68 	bl	8007136 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d001      	beq.n	8006470 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e01a      	b.n	80064a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2220      	movs	r2, #32
 8006476:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	6859      	ldr	r1, [r3, #4]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	4b0c      	ldr	r3, [pc, #48]	@ (80064b4 <HAL_I2C_Master_Transmit+0x22c>)
 8006484:	400b      	ands	r3, r1
 8006486:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2220      	movs	r2, #32
 800648c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80064a0:	2300      	movs	r3, #0
 80064a2:	e000      	b.n	80064a6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80064a4:	2302      	movs	r3, #2
  }
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3718      	adds	r7, #24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop
 80064b0:	80002000 	.word	0x80002000
 80064b4:	fe00e800 	.word	0xfe00e800

080064b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d005      	beq.n	80064e4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	68f9      	ldr	r1, [r7, #12]
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	4798      	blx	r3
  }
}
 80064e4:	bf00      	nop
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	699b      	ldr	r3, [r3, #24]
 80064fa:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00f      	beq.n	800652e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00a      	beq.n	800652e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800651c:	f043 0201 	orr.w	r2, r3, #1
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800652c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00f      	beq.n	8006558 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00a      	beq.n	8006558 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006546:	f043 0208 	orr.w	r2, r3, #8
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006556:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00f      	beq.n	8006582 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00a      	beq.n	8006582 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006570:	f043 0202 	orr.w	r2, r3, #2
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006580:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006586:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f003 030b 	and.w	r3, r3, #11
 800658e:	2b00      	cmp	r3, #0
 8006590:	d003      	beq.n	800659a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8006592:	68f9      	ldr	r1, [r7, #12]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fbd5 	bl	8006d44 <I2C_ITError>
  }
}
 800659a:	bf00      	nop
 800659c:	3718      	adds	r7, #24
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}

080065a2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b083      	sub	sp, #12
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80065be:	bf00      	nop
 80065c0:	370c      	adds	r7, #12
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr

080065ca <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
 80065d2:	460b      	mov	r3, r1
 80065d4:	70fb      	strb	r3, [r7, #3]
 80065d6:	4613      	mov	r3, r2
 80065d8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80065da:	bf00      	nop
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr

080065e6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b083      	sub	sp, #12
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800660e:	b480      	push	{r7}
 8006610:	b083      	sub	sp, #12
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006616:	bf00      	nop
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr

08006622 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b086      	sub	sp, #24
 8006626:	af00      	add	r7, sp, #0
 8006628:	60f8      	str	r0, [r7, #12]
 800662a:	60b9      	str	r1, [r7, #8]
 800662c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006632:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800663e:	2b01      	cmp	r3, #1
 8006640:	d101      	bne.n	8006646 <I2C_Slave_ISR_IT+0x24>
 8006642:	2302      	movs	r3, #2
 8006644:	e0e2      	b.n	800680c <I2C_Slave_ISR_IT+0x1ea>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2201      	movs	r2, #1
 800664a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f003 0320 	and.w	r3, r3, #32
 8006654:	2b00      	cmp	r3, #0
 8006656:	d009      	beq.n	800666c <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800665e:	2b00      	cmp	r3, #0
 8006660:	d004      	beq.n	800666c <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006662:	6939      	ldr	r1, [r7, #16]
 8006664:	68f8      	ldr	r0, [r7, #12]
 8006666:	f000 f9b5 	bl	80069d4 <I2C_ITSlaveCplt>
 800666a:	e0ca      	b.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	f003 0310 	and.w	r3, r3, #16
 8006672:	2b00      	cmp	r3, #0
 8006674:	d04b      	beq.n	800670e <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800667c:	2b00      	cmp	r3, #0
 800667e:	d046      	beq.n	800670e <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006684:	b29b      	uxth	r3, r3
 8006686:	2b00      	cmp	r3, #0
 8006688:	d128      	bne.n	80066dc <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b28      	cmp	r3, #40	@ 0x28
 8006694:	d108      	bne.n	80066a8 <I2C_Slave_ISR_IT+0x86>
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800669c:	d104      	bne.n	80066a8 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800669e:	6939      	ldr	r1, [r7, #16]
 80066a0:	68f8      	ldr	r0, [r7, #12]
 80066a2:	f000 fafb 	bl	8006c9c <I2C_ITListenCplt>
 80066a6:	e031      	b.n	800670c <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	2b29      	cmp	r3, #41	@ 0x29
 80066b2:	d10e      	bne.n	80066d2 <I2C_Slave_ISR_IT+0xb0>
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80066ba:	d00a      	beq.n	80066d2 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2210      	movs	r2, #16
 80066c2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 fc54 	bl	8006f72 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f000 f926 	bl	800691c <I2C_ITSlaveSeqCplt>
 80066d0:	e01c      	b.n	800670c <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2210      	movs	r2, #16
 80066d8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80066da:	e08f      	b.n	80067fc <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2210      	movs	r2, #16
 80066e2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e8:	f043 0204 	orr.w	r2, r3, #4
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <I2C_Slave_ISR_IT+0xdc>
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066fc:	d17e      	bne.n	80067fc <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006702:	4619      	mov	r1, r3
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f000 fb1d 	bl	8006d44 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800670a:	e077      	b.n	80067fc <I2C_Slave_ISR_IT+0x1da>
 800670c:	e076      	b.n	80067fc <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f003 0304 	and.w	r3, r3, #4
 8006714:	2b00      	cmp	r3, #0
 8006716:	d02f      	beq.n	8006778 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800671e:	2b00      	cmp	r3, #0
 8006720:	d02a      	beq.n	8006778 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006726:	b29b      	uxth	r3, r3
 8006728:	2b00      	cmp	r3, #0
 800672a:	d018      	beq.n	800675e <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006736:	b2d2      	uxtb	r2, r2
 8006738:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673e:	1c5a      	adds	r2, r3, #1
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006748:	3b01      	subs	r3, #1
 800674a:	b29a      	uxth	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006754:	b29b      	uxth	r3, r3
 8006756:	3b01      	subs	r3, #1
 8006758:	b29a      	uxth	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006762:	b29b      	uxth	r3, r3
 8006764:	2b00      	cmp	r3, #0
 8006766:	d14b      	bne.n	8006800 <I2C_Slave_ISR_IT+0x1de>
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800676e:	d047      	beq.n	8006800 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 f8d3 	bl	800691c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006776:	e043      	b.n	8006800 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	f003 0308 	and.w	r3, r3, #8
 800677e:	2b00      	cmp	r3, #0
 8006780:	d009      	beq.n	8006796 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006788:	2b00      	cmp	r3, #0
 800678a:	d004      	beq.n	8006796 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800678c:	6939      	ldr	r1, [r7, #16]
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 f840 	bl	8006814 <I2C_ITAddrCplt>
 8006794:	e035      	b.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	f003 0302 	and.w	r3, r3, #2
 800679c:	2b00      	cmp	r3, #0
 800679e:	d030      	beq.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d02b      	beq.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d018      	beq.n	80067e6 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b8:	781a      	ldrb	r2, [r3, #0]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067dc:	3b01      	subs	r3, #1
 80067de:	b29a      	uxth	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	851a      	strh	r2, [r3, #40]	@ 0x28
 80067e4:	e00d      	b.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ec:	d002      	beq.n	80067f4 <I2C_Slave_ISR_IT+0x1d2>
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d106      	bne.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 f891 	bl	800691c <I2C_ITSlaveSeqCplt>
 80067fa:	e002      	b.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80067fc:	bf00      	nop
 80067fe:	e000      	b.n	8006802 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8006800:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006824:	b2db      	uxtb	r3, r3
 8006826:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800682a:	2b28      	cmp	r3, #40	@ 0x28
 800682c:	d16a      	bne.n	8006904 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	0c1b      	lsrs	r3, r3, #16
 8006836:	b2db      	uxtb	r3, r3
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	699b      	ldr	r3, [r3, #24]
 8006844:	0c1b      	lsrs	r3, r3, #16
 8006846:	b29b      	uxth	r3, r3
 8006848:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800684c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	b29b      	uxth	r3, r3
 8006856:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800685a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	b29b      	uxth	r3, r3
 8006864:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006868:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	2b02      	cmp	r3, #2
 8006870:	d138      	bne.n	80068e4 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006872:	897b      	ldrh	r3, [r7, #10]
 8006874:	09db      	lsrs	r3, r3, #7
 8006876:	b29a      	uxth	r2, r3
 8006878:	89bb      	ldrh	r3, [r7, #12]
 800687a:	4053      	eors	r3, r2
 800687c:	b29b      	uxth	r3, r3
 800687e:	f003 0306 	and.w	r3, r3, #6
 8006882:	2b00      	cmp	r3, #0
 8006884:	d11c      	bne.n	80068c0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006886:	897b      	ldrh	r3, [r7, #10]
 8006888:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800688e:	1c5a      	adds	r2, r3, #1
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006898:	2b02      	cmp	r3, #2
 800689a:	d13b      	bne.n	8006914 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2208      	movs	r2, #8
 80068a8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80068b2:	89ba      	ldrh	r2, [r7, #12]
 80068b4:	7bfb      	ldrb	r3, [r7, #15]
 80068b6:	4619      	mov	r1, r3
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f7ff fe86 	bl	80065ca <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80068be:	e029      	b.n	8006914 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80068c0:	893b      	ldrh	r3, [r7, #8]
 80068c2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80068c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 fd89 	bl	80073e0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80068d6:	89ba      	ldrh	r2, [r7, #12]
 80068d8:	7bfb      	ldrb	r3, [r7, #15]
 80068da:	4619      	mov	r1, r3
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f7ff fe74 	bl	80065ca <HAL_I2C_AddrCallback>
}
 80068e2:	e017      	b.n	8006914 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80068e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 fd79 	bl	80073e0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80068f6:	89ba      	ldrh	r2, [r7, #12]
 80068f8:	7bfb      	ldrb	r3, [r7, #15]
 80068fa:	4619      	mov	r1, r3
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7ff fe64 	bl	80065ca <HAL_I2C_AddrCallback>
}
 8006902:	e007      	b.n	8006914 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2208      	movs	r2, #8
 800690a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8006914:	bf00      	nop
 8006916:	3710      	adds	r7, #16
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d008      	beq.n	8006950 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800694c:	601a      	str	r2, [r3, #0]
 800694e:	e00c      	b.n	800696a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006956:	2b00      	cmp	r3, #0
 8006958:	d007      	beq.n	800696a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006968:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b29      	cmp	r3, #41	@ 0x29
 8006974:	d112      	bne.n	800699c <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2228      	movs	r2, #40	@ 0x28
 800697a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2221      	movs	r2, #33	@ 0x21
 8006982:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006984:	2101      	movs	r1, #1
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fd2a 	bl	80073e0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7ff fe04 	bl	80065a2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800699a:	e017      	b.n	80069cc <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80069a6:	d111      	bne.n	80069cc <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2228      	movs	r2, #40	@ 0x28
 80069ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2222      	movs	r2, #34	@ 0x22
 80069b4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80069b6:	2102      	movs	r1, #2
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 fd11 	bl	80073e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f7ff fdf5 	bl	80065b6 <HAL_I2C_SlaveRxCpltCallback>
}
 80069cc:	bf00      	nop
 80069ce:	3710      	adds	r7, #16
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b086      	sub	sp, #24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ee:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069f6:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2220      	movs	r2, #32
 80069fe:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006a00:	7afb      	ldrb	r3, [r7, #11]
 8006a02:	2b21      	cmp	r3, #33	@ 0x21
 8006a04:	d002      	beq.n	8006a0c <I2C_ITSlaveCplt+0x38>
 8006a06:	7afb      	ldrb	r3, [r7, #11]
 8006a08:	2b29      	cmp	r3, #41	@ 0x29
 8006a0a:	d108      	bne.n	8006a1e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006a0c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 fce5 	bl	80073e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2221      	movs	r2, #33	@ 0x21
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a1c:	e019      	b.n	8006a52 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006a1e:	7afb      	ldrb	r3, [r7, #11]
 8006a20:	2b22      	cmp	r3, #34	@ 0x22
 8006a22:	d002      	beq.n	8006a2a <I2C_ITSlaveCplt+0x56>
 8006a24:	7afb      	ldrb	r3, [r7, #11]
 8006a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a28:	d108      	bne.n	8006a3c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006a2a:	f248 0102 	movw	r1, #32770	@ 0x8002
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 fcd6 	bl	80073e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2222      	movs	r2, #34	@ 0x22
 8006a38:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a3a:	e00a      	b.n	8006a52 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8006a3c:	7afb      	ldrb	r3, [r7, #11]
 8006a3e:	2b28      	cmp	r3, #40	@ 0x28
 8006a40:	d107      	bne.n	8006a52 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8006a42:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 fcca 	bl	80073e0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a60:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	6859      	ldr	r1, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	4b89      	ldr	r3, [pc, #548]	@ (8006c94 <I2C_ITSlaveCplt+0x2c0>)
 8006a6e:	400b      	ands	r3, r1
 8006a70:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 fa7d 	bl	8006f72 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d013      	beq.n	8006aaa <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006a90:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d01f      	beq.n	8006ada <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006aa8:	e017      	b.n	8006ada <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d012      	beq.n	8006ada <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ac2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d006      	beq.n	8006ada <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f003 0304 	and.w	r3, r3, #4
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d020      	beq.n	8006b26 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	f023 0304 	bic.w	r3, r3, #4
 8006aea:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00c      	beq.n	8006b26 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b10:	3b01      	subs	r3, #1
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d005      	beq.n	8006b3c <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b34:	f043 0204 	orr.w	r2, r3, #4
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f003 0310 	and.w	r3, r3, #16
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d049      	beq.n	8006bda <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d044      	beq.n	8006bda <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d128      	bne.n	8006bac <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b28      	cmp	r3, #40	@ 0x28
 8006b64:	d108      	bne.n	8006b78 <I2C_ITSlaveCplt+0x1a4>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b6c:	d104      	bne.n	8006b78 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006b6e:	6979      	ldr	r1, [r7, #20]
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 f893 	bl	8006c9c <I2C_ITListenCplt>
 8006b76:	e030      	b.n	8006bda <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b29      	cmp	r3, #41	@ 0x29
 8006b82:	d10e      	bne.n	8006ba2 <I2C_ITSlaveCplt+0x1ce>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b8a:	d00a      	beq.n	8006ba2 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2210      	movs	r2, #16
 8006b92:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 f9ec 	bl	8006f72 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7ff febe 	bl	800691c <I2C_ITSlaveSeqCplt>
 8006ba0:	e01b      	b.n	8006bda <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2210      	movs	r2, #16
 8006ba8:	61da      	str	r2, [r3, #28]
 8006baa:	e016      	b.n	8006bda <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2210      	movs	r2, #16
 8006bb2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bb8:	f043 0204 	orr.w	r2, r3, #4
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d003      	beq.n	8006bce <I2C_ITSlaveCplt+0x1fa>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bcc:	d105      	bne.n	8006bda <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f8b5 	bl	8006d44 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d010      	beq.n	8006c12 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f8a4 	bl	8006d44 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	2b28      	cmp	r3, #40	@ 0x28
 8006c06:	d141      	bne.n	8006c8c <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006c08:	6979      	ldr	r1, [r7, #20]
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f846 	bl	8006c9c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006c10:	e03c      	b.n	8006c8c <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006c1a:	d014      	beq.n	8006c46 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f7ff fe7d 	bl	800691c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a1c      	ldr	r2, [pc, #112]	@ (8006c98 <I2C_ITSlaveCplt+0x2c4>)
 8006c26:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f7ff fcd1 	bl	80065e6 <HAL_I2C_ListenCpltCallback>
}
 8006c44:	e022      	b.n	8006c8c <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	2b22      	cmp	r3, #34	@ 0x22
 8006c50:	d10e      	bne.n	8006c70 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2220      	movs	r2, #32
 8006c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f7ff fca4 	bl	80065b6 <HAL_I2C_SlaveRxCpltCallback>
}
 8006c6e:	e00d      	b.n	8006c8c <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7ff fc8b 	bl	80065a2 <HAL_I2C_SlaveTxCpltCallback>
}
 8006c8c:	bf00      	nop
 8006c8e:	3718      	adds	r7, #24
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	fe00e800 	.word	0xfe00e800
 8006c98:	ffff0000 	.word	0xffff0000

08006c9c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a25      	ldr	r2, [pc, #148]	@ (8006d40 <I2C_ITListenCplt+0xa4>)
 8006caa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2220      	movs	r2, #32
 8006cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	f003 0304 	and.w	r3, r3, #4
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d022      	beq.n	8006d18 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cdc:	b2d2      	uxtb	r2, r2
 8006cde:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce4:	1c5a      	adds	r2, r3, #1
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d012      	beq.n	8006d18 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	b29a      	uxth	r2, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	3b01      	subs	r3, #1
 8006d06:	b29a      	uxth	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d10:	f043 0204 	orr.w	r2, r3, #4
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006d18:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fb5f 	bl	80073e0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2210      	movs	r2, #16
 8006d28:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f7ff fc57 	bl	80065e6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006d38:	bf00      	nop
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	ffff0000 	.word	0xffff0000

08006d44 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d54:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a6d      	ldr	r2, [pc, #436]	@ (8006f18 <I2C_ITError+0x1d4>)
 8006d62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	431a      	orrs	r2, r3
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006d76:	7bfb      	ldrb	r3, [r7, #15]
 8006d78:	2b28      	cmp	r3, #40	@ 0x28
 8006d7a:	d005      	beq.n	8006d88 <I2C_ITError+0x44>
 8006d7c:	7bfb      	ldrb	r3, [r7, #15]
 8006d7e:	2b29      	cmp	r3, #41	@ 0x29
 8006d80:	d002      	beq.n	8006d88 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006d82:	7bfb      	ldrb	r3, [r7, #15]
 8006d84:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d86:	d10b      	bne.n	8006da0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006d88:	2103      	movs	r1, #3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 fb28 	bl	80073e0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2228      	movs	r2, #40	@ 0x28
 8006d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a60      	ldr	r2, [pc, #384]	@ (8006f1c <I2C_ITError+0x1d8>)
 8006d9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8006d9e:	e030      	b.n	8006e02 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006da0:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 fb1b 	bl	80073e0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f8e1 	bl	8006f72 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	2b60      	cmp	r3, #96	@ 0x60
 8006dba:	d01f      	beq.n	8006dfc <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2220      	movs	r2, #32
 8006dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b20      	cmp	r3, #32
 8006dd0:	d114      	bne.n	8006dfc <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	f003 0310 	and.w	r3, r3, #16
 8006ddc:	2b10      	cmp	r3, #16
 8006dde:	d109      	bne.n	8006df4 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2210      	movs	r2, #16
 8006de6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dec:	f043 0204 	orr.w	r2, r3, #4
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e06:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d039      	beq.n	8006e84 <I2C_ITError+0x140>
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	2b11      	cmp	r3, #17
 8006e14:	d002      	beq.n	8006e1c <I2C_ITError+0xd8>
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	2b21      	cmp	r3, #33	@ 0x21
 8006e1a:	d133      	bne.n	8006e84 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e2a:	d107      	bne.n	8006e3c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e3a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7fe fb82 	bl	800554a <HAL_DMA_GetState>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d017      	beq.n	8006e7c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e50:	4a33      	ldr	r2, [pc, #204]	@ (8006f20 <I2C_ITError+0x1dc>)
 8006e52:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7fe fa5c 	bl	800531e <HAL_DMA_Abort_IT>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d04d      	beq.n	8006f08 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006e76:	4610      	mov	r0, r2
 8006e78:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e7a:	e045      	b.n	8006f08 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 f851 	bl	8006f24 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e82:	e041      	b.n	8006f08 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d039      	beq.n	8006f00 <I2C_ITError+0x1bc>
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	2b12      	cmp	r3, #18
 8006e90:	d002      	beq.n	8006e98 <I2C_ITError+0x154>
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	2b22      	cmp	r3, #34	@ 0x22
 8006e96:	d133      	bne.n	8006f00 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ea2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ea6:	d107      	bne.n	8006eb8 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006eb6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7fe fb44 	bl	800554a <HAL_DMA_GetState>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d017      	beq.n	8006ef8 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ecc:	4a14      	ldr	r2, [pc, #80]	@ (8006f20 <I2C_ITError+0x1dc>)
 8006ece:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006edc:	4618      	mov	r0, r3
 8006ede:	f7fe fa1e 	bl	800531e <HAL_DMA_Abort_IT>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d011      	beq.n	8006f0c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006ef2:	4610      	mov	r0, r2
 8006ef4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ef6:	e009      	b.n	8006f0c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f813 	bl	8006f24 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006efe:	e005      	b.n	8006f0c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f80f 	bl	8006f24 <I2C_TreatErrorCallback>
  }
}
 8006f06:	e002      	b.n	8006f0e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006f08:	bf00      	nop
 8006f0a:	e000      	b.n	8006f0e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006f0c:	bf00      	nop
}
 8006f0e:	bf00      	nop
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	ffff0000 	.word	0xffff0000
 8006f1c:	08006623 	.word	0x08006623
 8006f20:	08006fbb 	.word	0x08006fbb

08006f24 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	2b60      	cmp	r3, #96	@ 0x60
 8006f36:	d10e      	bne.n	8006f56 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f7ff fb5d 	bl	800660e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006f54:	e009      	b.n	8006f6a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f7ff fb48 	bl	80065fa <HAL_I2C_ErrorCallback>
}
 8006f6a:	bf00      	nop
 8006f6c:	3708      	adds	r7, #8
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006f72:	b480      	push	{r7}
 8006f74:	b083      	sub	sp, #12
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	699b      	ldr	r3, [r3, #24]
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d103      	bne.n	8006f90 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d007      	beq.n	8006fae <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	699a      	ldr	r2, [r3, #24]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f042 0201 	orr.w	r2, r2, #1
 8006fac:	619a      	str	r2, [r3, #24]
  }
}
 8006fae:	bf00      	nop
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr

08006fba <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b084      	sub	sp, #16
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d003      	beq.n	8006fd8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d003      	beq.n	8006fe8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006fe8:	68f8      	ldr	r0, [r7, #12]
 8006fea:	f7ff ff9b 	bl	8006f24 <I2C_TreatErrorCallback>
}
 8006fee:	bf00      	nop
 8006ff0:	3710      	adds	r7, #16
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b084      	sub	sp, #16
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	60f8      	str	r0, [r7, #12]
 8006ffe:	60b9      	str	r1, [r7, #8]
 8007000:	603b      	str	r3, [r7, #0]
 8007002:	4613      	mov	r3, r2
 8007004:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007006:	e03b      	b.n	8007080 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007008:	69ba      	ldr	r2, [r7, #24]
 800700a:	6839      	ldr	r1, [r7, #0]
 800700c:	68f8      	ldr	r0, [r7, #12]
 800700e:	f000 f8d5 	bl	80071bc <I2C_IsErrorOccurred>
 8007012:	4603      	mov	r3, r0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d001      	beq.n	800701c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e041      	b.n	80070a0 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007022:	d02d      	beq.n	8007080 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007024:	f7fc f83e 	bl	80030a4 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	69bb      	ldr	r3, [r7, #24]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d302      	bcc.n	800703a <I2C_WaitOnFlagUntilTimeout+0x44>
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d122      	bne.n	8007080 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	699a      	ldr	r2, [r3, #24]
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	4013      	ands	r3, r2
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	429a      	cmp	r2, r3
 8007048:	bf0c      	ite	eq
 800704a:	2301      	moveq	r3, #1
 800704c:	2300      	movne	r3, #0
 800704e:	b2db      	uxtb	r3, r3
 8007050:	461a      	mov	r2, r3
 8007052:	79fb      	ldrb	r3, [r7, #7]
 8007054:	429a      	cmp	r2, r3
 8007056:	d113      	bne.n	8007080 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800705c:	f043 0220 	orr.w	r2, r3, #32
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2220      	movs	r2, #32
 8007068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2200      	movs	r2, #0
 8007070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e00f      	b.n	80070a0 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	699a      	ldr	r2, [r3, #24]
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	4013      	ands	r3, r2
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	429a      	cmp	r2, r3
 800708e:	bf0c      	ite	eq
 8007090:	2301      	moveq	r3, #1
 8007092:	2300      	movne	r3, #0
 8007094:	b2db      	uxtb	r3, r3
 8007096:	461a      	mov	r2, r3
 8007098:	79fb      	ldrb	r3, [r7, #7]
 800709a:	429a      	cmp	r2, r3
 800709c:	d0b4      	beq.n	8007008 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80070b4:	e033      	b.n	800711e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	68b9      	ldr	r1, [r7, #8]
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f000 f87e 	bl	80071bc <I2C_IsErrorOccurred>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d001      	beq.n	80070ca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e031      	b.n	800712e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d0:	d025      	beq.n	800711e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070d2:	f7fb ffe7 	bl	80030a4 <HAL_GetTick>
 80070d6:	4602      	mov	r2, r0
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	1ad3      	subs	r3, r2, r3
 80070dc:	68ba      	ldr	r2, [r7, #8]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d302      	bcc.n	80070e8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d11a      	bne.n	800711e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	699b      	ldr	r3, [r3, #24]
 80070ee:	f003 0302 	and.w	r3, r3, #2
 80070f2:	2b02      	cmp	r3, #2
 80070f4:	d013      	beq.n	800711e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070fa:	f043 0220 	orr.w	r2, r3, #32
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2220      	movs	r2, #32
 8007106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e007      	b.n	800712e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	f003 0302 	and.w	r3, r3, #2
 8007128:	2b02      	cmp	r3, #2
 800712a:	d1c4      	bne.n	80070b6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b084      	sub	sp, #16
 800713a:	af00      	add	r7, sp, #0
 800713c:	60f8      	str	r0, [r7, #12]
 800713e:	60b9      	str	r1, [r7, #8]
 8007140:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007142:	e02f      	b.n	80071a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	68b9      	ldr	r1, [r7, #8]
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f000 f837 	bl	80071bc <I2C_IsErrorOccurred>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d001      	beq.n	8007158 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e02d      	b.n	80071b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007158:	f7fb ffa4 	bl	80030a4 <HAL_GetTick>
 800715c:	4602      	mov	r2, r0
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	429a      	cmp	r2, r3
 8007166:	d302      	bcc.n	800716e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d11a      	bne.n	80071a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	699b      	ldr	r3, [r3, #24]
 8007174:	f003 0320 	and.w	r3, r3, #32
 8007178:	2b20      	cmp	r3, #32
 800717a:	d013      	beq.n	80071a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007180:	f043 0220 	orr.w	r2, r3, #32
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2220      	movs	r2, #32
 800718c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e007      	b.n	80071b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699b      	ldr	r3, [r3, #24]
 80071aa:	f003 0320 	and.w	r3, r3, #32
 80071ae:	2b20      	cmp	r3, #32
 80071b0:	d1c8      	bne.n	8007144 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b08a      	sub	sp, #40	@ 0x28
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071c8:	2300      	movs	r3, #0
 80071ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	699b      	ldr	r3, [r3, #24]
 80071d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80071d6:	2300      	movs	r3, #0
 80071d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	f003 0310 	and.w	r3, r3, #16
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d068      	beq.n	80072ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2210      	movs	r2, #16
 80071ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80071f0:	e049      	b.n	8007286 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f8:	d045      	beq.n	8007286 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80071fa:	f7fb ff53 	bl	80030a4 <HAL_GetTick>
 80071fe:	4602      	mov	r2, r0
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	68ba      	ldr	r2, [r7, #8]
 8007206:	429a      	cmp	r2, r3
 8007208:	d302      	bcc.n	8007210 <I2C_IsErrorOccurred+0x54>
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d13a      	bne.n	8007286 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800721a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007222:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	699b      	ldr	r3, [r3, #24]
 800722a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800722e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007232:	d121      	bne.n	8007278 <I2C_IsErrorOccurred+0xbc>
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800723a:	d01d      	beq.n	8007278 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800723c:	7cfb      	ldrb	r3, [r7, #19]
 800723e:	2b20      	cmp	r3, #32
 8007240:	d01a      	beq.n	8007278 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007250:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007252:	f7fb ff27 	bl	80030a4 <HAL_GetTick>
 8007256:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007258:	e00e      	b.n	8007278 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800725a:	f7fb ff23 	bl	80030a4 <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	2b19      	cmp	r3, #25
 8007266:	d907      	bls.n	8007278 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007268:	6a3b      	ldr	r3, [r7, #32]
 800726a:	f043 0320 	orr.w	r3, r3, #32
 800726e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007276:	e006      	b.n	8007286 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	699b      	ldr	r3, [r3, #24]
 800727e:	f003 0320 	and.w	r3, r3, #32
 8007282:	2b20      	cmp	r3, #32
 8007284:	d1e9      	bne.n	800725a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	f003 0320 	and.w	r3, r3, #32
 8007290:	2b20      	cmp	r3, #32
 8007292:	d003      	beq.n	800729c <I2C_IsErrorOccurred+0xe0>
 8007294:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007298:	2b00      	cmp	r3, #0
 800729a:	d0aa      	beq.n	80071f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800729c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d103      	bne.n	80072ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2220      	movs	r2, #32
 80072aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80072ac:	6a3b      	ldr	r3, [r7, #32]
 80072ae:	f043 0304 	orr.w	r3, r3, #4
 80072b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	699b      	ldr	r3, [r3, #24]
 80072c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d00b      	beq.n	80072e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	f043 0301 	orr.w	r3, r3, #1
 80072d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00b      	beq.n	8007306 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80072ee:	6a3b      	ldr	r3, [r7, #32]
 80072f0:	f043 0308 	orr.w	r3, r3, #8
 80072f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80072fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00b      	beq.n	8007328 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007310:	6a3b      	ldr	r3, [r7, #32]
 8007312:	f043 0302 	orr.w	r3, r3, #2
 8007316:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007320:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007328:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800732c:	2b00      	cmp	r3, #0
 800732e:	d01c      	beq.n	800736a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007330:	68f8      	ldr	r0, [r7, #12]
 8007332:	f7ff fe1e 	bl	8006f72 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	6859      	ldr	r1, [r3, #4]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	4b0d      	ldr	r3, [pc, #52]	@ (8007378 <I2C_IsErrorOccurred+0x1bc>)
 8007342:	400b      	ands	r3, r1
 8007344:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800734a:	6a3b      	ldr	r3, [r7, #32]
 800734c:	431a      	orrs	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2220      	movs	r2, #32
 8007356:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800736a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800736e:	4618      	mov	r0, r3
 8007370:	3728      	adds	r7, #40	@ 0x28
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	fe00e800 	.word	0xfe00e800

0800737c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800737c:	b480      	push	{r7}
 800737e:	b087      	sub	sp, #28
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	607b      	str	r3, [r7, #4]
 8007386:	460b      	mov	r3, r1
 8007388:	817b      	strh	r3, [r7, #10]
 800738a:	4613      	mov	r3, r2
 800738c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800738e:	897b      	ldrh	r3, [r7, #10]
 8007390:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007394:	7a7b      	ldrb	r3, [r7, #9]
 8007396:	041b      	lsls	r3, r3, #16
 8007398:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800739c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80073a2:	6a3b      	ldr	r3, [r7, #32]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073aa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	6a3b      	ldr	r3, [r7, #32]
 80073b4:	0d5b      	lsrs	r3, r3, #21
 80073b6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80073ba:	4b08      	ldr	r3, [pc, #32]	@ (80073dc <I2C_TransferConfig+0x60>)
 80073bc:	430b      	orrs	r3, r1
 80073be:	43db      	mvns	r3, r3
 80073c0:	ea02 0103 	and.w	r1, r2, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	697a      	ldr	r2, [r7, #20]
 80073ca:	430a      	orrs	r2, r1
 80073cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80073ce:	bf00      	nop
 80073d0:	371c      	adds	r7, #28
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	03ff63ff 	.word	0x03ff63ff

080073e0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b085      	sub	sp, #20
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	460b      	mov	r3, r1
 80073ea:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80073ec:	2300      	movs	r3, #0
 80073ee:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80073f0:	887b      	ldrh	r3, [r7, #2]
 80073f2:	f003 0301 	and.w	r3, r3, #1
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00f      	beq.n	800741a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007400:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007408:	b2db      	uxtb	r3, r3
 800740a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800740e:	2b28      	cmp	r3, #40	@ 0x28
 8007410:	d003      	beq.n	800741a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007418:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800741a:	887b      	ldrh	r3, [r7, #2]
 800741c:	f003 0302 	and.w	r3, r3, #2
 8007420:	2b00      	cmp	r3, #0
 8007422:	d00f      	beq.n	8007444 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800742a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007432:	b2db      	uxtb	r3, r3
 8007434:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007438:	2b28      	cmp	r3, #40	@ 0x28
 800743a:	d003      	beq.n	8007444 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007442:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007444:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007448:	2b00      	cmp	r3, #0
 800744a:	da03      	bge.n	8007454 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007452:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007454:	887b      	ldrh	r3, [r7, #2]
 8007456:	2b10      	cmp	r3, #16
 8007458:	d103      	bne.n	8007462 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007460:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007462:	887b      	ldrh	r3, [r7, #2]
 8007464:	2b20      	cmp	r3, #32
 8007466:	d103      	bne.n	8007470 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f043 0320 	orr.w	r3, r3, #32
 800746e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007470:	887b      	ldrh	r3, [r7, #2]
 8007472:	2b40      	cmp	r3, #64	@ 0x40
 8007474:	d103      	bne.n	800747e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800747c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6819      	ldr	r1, [r3, #0]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	43da      	mvns	r2, r3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	400a      	ands	r2, r1
 800748e:	601a      	str	r2, [r3, #0]
}
 8007490:	bf00      	nop
 8007492:	3714      	adds	r7, #20
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	2b20      	cmp	r3, #32
 80074b0:	d138      	bne.n	8007524 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d101      	bne.n	80074c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80074bc:	2302      	movs	r3, #2
 80074be:	e032      	b.n	8007526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2224      	movs	r2, #36	@ 0x24
 80074cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f022 0201 	bic.w	r2, r2, #1
 80074de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80074ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6819      	ldr	r1, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	430a      	orrs	r2, r1
 80074fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f042 0201 	orr.w	r2, r2, #1
 800750e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2220      	movs	r2, #32
 8007514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007520:	2300      	movs	r3, #0
 8007522:	e000      	b.n	8007526 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007524:	2302      	movs	r3, #2
  }
}
 8007526:	4618      	mov	r0, r3
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007532:	b480      	push	{r7}
 8007534:	b085      	sub	sp, #20
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b20      	cmp	r3, #32
 8007546:	d139      	bne.n	80075bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800754e:	2b01      	cmp	r3, #1
 8007550:	d101      	bne.n	8007556 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007552:	2302      	movs	r3, #2
 8007554:	e033      	b.n	80075be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2224      	movs	r2, #36	@ 0x24
 8007562:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f022 0201 	bic.w	r2, r2, #1
 8007574:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007584:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	021b      	lsls	r3, r3, #8
 800758a:	68fa      	ldr	r2, [r7, #12]
 800758c:	4313      	orrs	r3, r2
 800758e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 0201 	orr.w	r2, r2, #1
 80075a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2220      	movs	r2, #32
 80075ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80075b8:	2300      	movs	r3, #0
 80075ba:	e000      	b.n	80075be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80075bc:	2302      	movs	r3, #2
  }
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr
	...

080075cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d141      	bne.n	800765e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80075da:	4b4b      	ldr	r3, [pc, #300]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80075e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075e6:	d131      	bne.n	800764c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80075e8:	4b47      	ldr	r3, [pc, #284]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ee:	4a46      	ldr	r2, [pc, #280]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80075f8:	4b43      	ldr	r3, [pc, #268]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007600:	4a41      	ldr	r2, [pc, #260]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007602:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007606:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007608:	4b40      	ldr	r3, [pc, #256]	@ (800770c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2232      	movs	r2, #50	@ 0x32
 800760e:	fb02 f303 	mul.w	r3, r2, r3
 8007612:	4a3f      	ldr	r2, [pc, #252]	@ (8007710 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007614:	fba2 2303 	umull	r2, r3, r2, r3
 8007618:	0c9b      	lsrs	r3, r3, #18
 800761a:	3301      	adds	r3, #1
 800761c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800761e:	e002      	b.n	8007626 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	3b01      	subs	r3, #1
 8007624:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007626:	4b38      	ldr	r3, [pc, #224]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800762e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007632:	d102      	bne.n	800763a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1f2      	bne.n	8007620 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800763a:	4b33      	ldr	r3, [pc, #204]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007646:	d158      	bne.n	80076fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e057      	b.n	80076fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800764c:	4b2e      	ldr	r3, [pc, #184]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800764e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007652:	4a2d      	ldr	r2, [pc, #180]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007654:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007658:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800765c:	e04d      	b.n	80076fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007664:	d141      	bne.n	80076ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007666:	4b28      	ldr	r3, [pc, #160]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800766e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007672:	d131      	bne.n	80076d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007674:	4b24      	ldr	r3, [pc, #144]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800767a:	4a23      	ldr	r2, [pc, #140]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800767c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007680:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007684:	4b20      	ldr	r3, [pc, #128]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800768c:	4a1e      	ldr	r2, [pc, #120]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800768e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007692:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007694:	4b1d      	ldr	r3, [pc, #116]	@ (800770c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2232      	movs	r2, #50	@ 0x32
 800769a:	fb02 f303 	mul.w	r3, r2, r3
 800769e:	4a1c      	ldr	r2, [pc, #112]	@ (8007710 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80076a0:	fba2 2303 	umull	r2, r3, r2, r3
 80076a4:	0c9b      	lsrs	r3, r3, #18
 80076a6:	3301      	adds	r3, #1
 80076a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80076aa:	e002      	b.n	80076b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	3b01      	subs	r3, #1
 80076b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80076b2:	4b15      	ldr	r3, [pc, #84]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076be:	d102      	bne.n	80076c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f2      	bne.n	80076ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80076c6:	4b10      	ldr	r3, [pc, #64]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076c8:	695b      	ldr	r3, [r3, #20]
 80076ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076d2:	d112      	bne.n	80076fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	e011      	b.n	80076fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80076d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076de:	4a0a      	ldr	r2, [pc, #40]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80076e8:	e007      	b.n	80076fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80076ea:	4b07      	ldr	r3, [pc, #28]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80076f2:	4a05      	ldr	r2, [pc, #20]	@ (8007708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80076f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3714      	adds	r7, #20
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr
 8007708:	40007000 	.word	0x40007000
 800770c:	20000000 	.word	0x20000000
 8007710:	431bde83 	.word	0x431bde83

08007714 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007714:	b480      	push	{r7}
 8007716:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007718:	4b05      	ldr	r3, [pc, #20]	@ (8007730 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	4a04      	ldr	r2, [pc, #16]	@ (8007730 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800771e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007722:	6093      	str	r3, [r2, #8]
}
 8007724:	bf00      	nop
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	40007000 	.word	0x40007000

08007734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b088      	sub	sp, #32
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d101      	bne.n	8007746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007742:	2301      	movs	r3, #1
 8007744:	e2fe      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0301 	and.w	r3, r3, #1
 800774e:	2b00      	cmp	r3, #0
 8007750:	d075      	beq.n	800783e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007752:	4b97      	ldr	r3, [pc, #604]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f003 030c 	and.w	r3, r3, #12
 800775a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800775c:	4b94      	ldr	r3, [pc, #592]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	f003 0303 	and.w	r3, r3, #3
 8007764:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	2b0c      	cmp	r3, #12
 800776a:	d102      	bne.n	8007772 <HAL_RCC_OscConfig+0x3e>
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	2b03      	cmp	r3, #3
 8007770:	d002      	beq.n	8007778 <HAL_RCC_OscConfig+0x44>
 8007772:	69bb      	ldr	r3, [r7, #24]
 8007774:	2b08      	cmp	r3, #8
 8007776:	d10b      	bne.n	8007790 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007778:	4b8d      	ldr	r3, [pc, #564]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007780:	2b00      	cmp	r3, #0
 8007782:	d05b      	beq.n	800783c <HAL_RCC_OscConfig+0x108>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d157      	bne.n	800783c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e2d9      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007798:	d106      	bne.n	80077a8 <HAL_RCC_OscConfig+0x74>
 800779a:	4b85      	ldr	r3, [pc, #532]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a84      	ldr	r2, [pc, #528]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077a4:	6013      	str	r3, [r2, #0]
 80077a6:	e01d      	b.n	80077e4 <HAL_RCC_OscConfig+0xb0>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80077b0:	d10c      	bne.n	80077cc <HAL_RCC_OscConfig+0x98>
 80077b2:	4b7f      	ldr	r3, [pc, #508]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a7e      	ldr	r2, [pc, #504]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80077bc:	6013      	str	r3, [r2, #0]
 80077be:	4b7c      	ldr	r3, [pc, #496]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a7b      	ldr	r2, [pc, #492]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	e00b      	b.n	80077e4 <HAL_RCC_OscConfig+0xb0>
 80077cc:	4b78      	ldr	r3, [pc, #480]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a77      	ldr	r2, [pc, #476]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077d6:	6013      	str	r3, [r2, #0]
 80077d8:	4b75      	ldr	r3, [pc, #468]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a74      	ldr	r2, [pc, #464]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80077de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80077e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d013      	beq.n	8007814 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ec:	f7fb fc5a 	bl	80030a4 <HAL_GetTick>
 80077f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80077f2:	e008      	b.n	8007806 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077f4:	f7fb fc56 	bl	80030a4 <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b64      	cmp	r3, #100	@ 0x64
 8007800:	d901      	bls.n	8007806 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e29e      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007806:	4b6a      	ldr	r3, [pc, #424]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d0f0      	beq.n	80077f4 <HAL_RCC_OscConfig+0xc0>
 8007812:	e014      	b.n	800783e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007814:	f7fb fc46 	bl	80030a4 <HAL_GetTick>
 8007818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800781a:	e008      	b.n	800782e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800781c:	f7fb fc42 	bl	80030a4 <HAL_GetTick>
 8007820:	4602      	mov	r2, r0
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	2b64      	cmp	r3, #100	@ 0x64
 8007828:	d901      	bls.n	800782e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e28a      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800782e:	4b60      	ldr	r3, [pc, #384]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1f0      	bne.n	800781c <HAL_RCC_OscConfig+0xe8>
 800783a:	e000      	b.n	800783e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800783c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	2b00      	cmp	r3, #0
 8007848:	d075      	beq.n	8007936 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800784a:	4b59      	ldr	r3, [pc, #356]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	f003 030c 	and.w	r3, r3, #12
 8007852:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007854:	4b56      	ldr	r3, [pc, #344]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	f003 0303 	and.w	r3, r3, #3
 800785c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	2b0c      	cmp	r3, #12
 8007862:	d102      	bne.n	800786a <HAL_RCC_OscConfig+0x136>
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	2b02      	cmp	r3, #2
 8007868:	d002      	beq.n	8007870 <HAL_RCC_OscConfig+0x13c>
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	2b04      	cmp	r3, #4
 800786e:	d11f      	bne.n	80078b0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007870:	4b4f      	ldr	r3, [pc, #316]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007878:	2b00      	cmp	r3, #0
 800787a:	d005      	beq.n	8007888 <HAL_RCC_OscConfig+0x154>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d101      	bne.n	8007888 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	e25d      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007888:	4b49      	ldr	r3, [pc, #292]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	691b      	ldr	r3, [r3, #16]
 8007894:	061b      	lsls	r3, r3, #24
 8007896:	4946      	ldr	r1, [pc, #280]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007898:	4313      	orrs	r3, r2
 800789a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800789c:	4b45      	ldr	r3, [pc, #276]	@ (80079b4 <HAL_RCC_OscConfig+0x280>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7fa f8dd 	bl	8001a60 <HAL_InitTick>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d043      	beq.n	8007934 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	e249      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d023      	beq.n	8007900 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80078b8:	4b3d      	ldr	r3, [pc, #244]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a3c      	ldr	r2, [pc, #240]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80078be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078c4:	f7fb fbee 	bl	80030a4 <HAL_GetTick>
 80078c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078ca:	e008      	b.n	80078de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078cc:	f7fb fbea 	bl	80030a4 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d901      	bls.n	80078de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	e232      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80078de:	4b34      	ldr	r3, [pc, #208]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d0f0      	beq.n	80078cc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078ea:	4b31      	ldr	r3, [pc, #196]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	061b      	lsls	r3, r3, #24
 80078f8:	492d      	ldr	r1, [pc, #180]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	604b      	str	r3, [r1, #4]
 80078fe:	e01a      	b.n	8007936 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007900:	4b2b      	ldr	r3, [pc, #172]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a2a      	ldr	r2, [pc, #168]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007906:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800790a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800790c:	f7fb fbca 	bl	80030a4 <HAL_GetTick>
 8007910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007912:	e008      	b.n	8007926 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007914:	f7fb fbc6 	bl	80030a4 <HAL_GetTick>
 8007918:	4602      	mov	r2, r0
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	1ad3      	subs	r3, r2, r3
 800791e:	2b02      	cmp	r3, #2
 8007920:	d901      	bls.n	8007926 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007922:	2303      	movs	r3, #3
 8007924:	e20e      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007926:	4b22      	ldr	r3, [pc, #136]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1f0      	bne.n	8007914 <HAL_RCC_OscConfig+0x1e0>
 8007932:	e000      	b.n	8007936 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007934:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 0308 	and.w	r3, r3, #8
 800793e:	2b00      	cmp	r3, #0
 8007940:	d041      	beq.n	80079c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	695b      	ldr	r3, [r3, #20]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d01c      	beq.n	8007984 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800794a:	4b19      	ldr	r3, [pc, #100]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 800794c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007950:	4a17      	ldr	r2, [pc, #92]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007952:	f043 0301 	orr.w	r3, r3, #1
 8007956:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800795a:	f7fb fba3 	bl	80030a4 <HAL_GetTick>
 800795e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007960:	e008      	b.n	8007974 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007962:	f7fb fb9f 	bl	80030a4 <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	2b02      	cmp	r3, #2
 800796e:	d901      	bls.n	8007974 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	e1e7      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007974:	4b0e      	ldr	r3, [pc, #56]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800797a:	f003 0302 	and.w	r3, r3, #2
 800797e:	2b00      	cmp	r3, #0
 8007980:	d0ef      	beq.n	8007962 <HAL_RCC_OscConfig+0x22e>
 8007982:	e020      	b.n	80079c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007984:	4b0a      	ldr	r3, [pc, #40]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 8007986:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800798a:	4a09      	ldr	r2, [pc, #36]	@ (80079b0 <HAL_RCC_OscConfig+0x27c>)
 800798c:	f023 0301 	bic.w	r3, r3, #1
 8007990:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007994:	f7fb fb86 	bl	80030a4 <HAL_GetTick>
 8007998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800799a:	e00d      	b.n	80079b8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800799c:	f7fb fb82 	bl	80030a4 <HAL_GetTick>
 80079a0:	4602      	mov	r2, r0
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	1ad3      	subs	r3, r2, r3
 80079a6:	2b02      	cmp	r3, #2
 80079a8:	d906      	bls.n	80079b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80079aa:	2303      	movs	r3, #3
 80079ac:	e1ca      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
 80079ae:	bf00      	nop
 80079b0:	40021000 	.word	0x40021000
 80079b4:	20000044 	.word	0x20000044
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80079b8:	4b8c      	ldr	r3, [pc, #560]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 80079ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079be:	f003 0302 	and.w	r3, r3, #2
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1ea      	bne.n	800799c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 0304 	and.w	r3, r3, #4
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	f000 80a6 	beq.w	8007b20 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079d4:	2300      	movs	r3, #0
 80079d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80079d8:	4b84      	ldr	r3, [pc, #528]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 80079da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d101      	bne.n	80079e8 <HAL_RCC_OscConfig+0x2b4>
 80079e4:	2301      	movs	r3, #1
 80079e6:	e000      	b.n	80079ea <HAL_RCC_OscConfig+0x2b6>
 80079e8:	2300      	movs	r3, #0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00d      	beq.n	8007a0a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079ee:	4b7f      	ldr	r3, [pc, #508]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 80079f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079f2:	4a7e      	ldr	r2, [pc, #504]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 80079f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80079fa:	4b7c      	ldr	r3, [pc, #496]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 80079fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a02:	60fb      	str	r3, [r7, #12]
 8007a04:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007a06:	2301      	movs	r3, #1
 8007a08:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a0a:	4b79      	ldr	r3, [pc, #484]	@ (8007bf0 <HAL_RCC_OscConfig+0x4bc>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d118      	bne.n	8007a48 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a16:	4b76      	ldr	r3, [pc, #472]	@ (8007bf0 <HAL_RCC_OscConfig+0x4bc>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a75      	ldr	r2, [pc, #468]	@ (8007bf0 <HAL_RCC_OscConfig+0x4bc>)
 8007a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a22:	f7fb fb3f 	bl	80030a4 <HAL_GetTick>
 8007a26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a28:	e008      	b.n	8007a3c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a2a:	f7fb fb3b 	bl	80030a4 <HAL_GetTick>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	1ad3      	subs	r3, r2, r3
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	d901      	bls.n	8007a3c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007a38:	2303      	movs	r3, #3
 8007a3a:	e183      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a3c:	4b6c      	ldr	r3, [pc, #432]	@ (8007bf0 <HAL_RCC_OscConfig+0x4bc>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d0f0      	beq.n	8007a2a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d108      	bne.n	8007a62 <HAL_RCC_OscConfig+0x32e>
 8007a50:	4b66      	ldr	r3, [pc, #408]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a56:	4a65      	ldr	r2, [pc, #404]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a58:	f043 0301 	orr.w	r3, r3, #1
 8007a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a60:	e024      	b.n	8007aac <HAL_RCC_OscConfig+0x378>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	2b05      	cmp	r3, #5
 8007a68:	d110      	bne.n	8007a8c <HAL_RCC_OscConfig+0x358>
 8007a6a:	4b60      	ldr	r3, [pc, #384]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a70:	4a5e      	ldr	r2, [pc, #376]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a72:	f043 0304 	orr.w	r3, r3, #4
 8007a76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a7a:	4b5c      	ldr	r3, [pc, #368]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a80:	4a5a      	ldr	r2, [pc, #360]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a82:	f043 0301 	orr.w	r3, r3, #1
 8007a86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a8a:	e00f      	b.n	8007aac <HAL_RCC_OscConfig+0x378>
 8007a8c:	4b57      	ldr	r3, [pc, #348]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a92:	4a56      	ldr	r2, [pc, #344]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a94:	f023 0301 	bic.w	r3, r3, #1
 8007a98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a9c:	4b53      	ldr	r3, [pc, #332]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aa2:	4a52      	ldr	r2, [pc, #328]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007aa4:	f023 0304 	bic.w	r3, r3, #4
 8007aa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d016      	beq.n	8007ae2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ab4:	f7fb faf6 	bl	80030a4 <HAL_GetTick>
 8007ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007aba:	e00a      	b.n	8007ad2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007abc:	f7fb faf2 	bl	80030a4 <HAL_GetTick>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d901      	bls.n	8007ad2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e138      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ad2:	4b46      	ldr	r3, [pc, #280]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d0ed      	beq.n	8007abc <HAL_RCC_OscConfig+0x388>
 8007ae0:	e015      	b.n	8007b0e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ae2:	f7fb fadf 	bl	80030a4 <HAL_GetTick>
 8007ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007ae8:	e00a      	b.n	8007b00 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007aea:	f7fb fadb 	bl	80030a4 <HAL_GetTick>
 8007aee:	4602      	mov	r2, r0
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d901      	bls.n	8007b00 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007afc:	2303      	movs	r3, #3
 8007afe:	e121      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007b00:	4b3a      	ldr	r3, [pc, #232]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b06:	f003 0302 	and.w	r3, r3, #2
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d1ed      	bne.n	8007aea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007b0e:	7ffb      	ldrb	r3, [r7, #31]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d105      	bne.n	8007b20 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b14:	4b35      	ldr	r3, [pc, #212]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b18:	4a34      	ldr	r2, [pc, #208]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b1e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 0320 	and.w	r3, r3, #32
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d03c      	beq.n	8007ba6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	699b      	ldr	r3, [r3, #24]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d01c      	beq.n	8007b6e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007b34:	4b2d      	ldr	r3, [pc, #180]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b3c:	f043 0301 	orr.w	r3, r3, #1
 8007b40:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b44:	f7fb faae 	bl	80030a4 <HAL_GetTick>
 8007b48:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b4a:	e008      	b.n	8007b5e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b4c:	f7fb faaa 	bl	80030a4 <HAL_GetTick>
 8007b50:	4602      	mov	r2, r0
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d901      	bls.n	8007b5e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e0f2      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007b5e:	4b23      	ldr	r3, [pc, #140]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b64:	f003 0302 	and.w	r3, r3, #2
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d0ef      	beq.n	8007b4c <HAL_RCC_OscConfig+0x418>
 8007b6c:	e01b      	b.n	8007ba6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b74:	4a1d      	ldr	r2, [pc, #116]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b76:	f023 0301 	bic.w	r3, r3, #1
 8007b7a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b7e:	f7fb fa91 	bl	80030a4 <HAL_GetTick>
 8007b82:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b84:	e008      	b.n	8007b98 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b86:	f7fb fa8d 	bl	80030a4 <HAL_GetTick>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	1ad3      	subs	r3, r2, r3
 8007b90:	2b02      	cmp	r3, #2
 8007b92:	d901      	bls.n	8007b98 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e0d5      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b98:	4b14      	ldr	r3, [pc, #80]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007b9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b9e:	f003 0302 	and.w	r3, r3, #2
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1ef      	bne.n	8007b86 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	69db      	ldr	r3, [r3, #28]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	f000 80c9 	beq.w	8007d42 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	f003 030c 	and.w	r3, r3, #12
 8007bb8:	2b0c      	cmp	r3, #12
 8007bba:	f000 8083 	beq.w	8007cc4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	69db      	ldr	r3, [r3, #28]
 8007bc2:	2b02      	cmp	r3, #2
 8007bc4:	d15e      	bne.n	8007c84 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bc6:	4b09      	ldr	r3, [pc, #36]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a08      	ldr	r2, [pc, #32]	@ (8007bec <HAL_RCC_OscConfig+0x4b8>)
 8007bcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd2:	f7fb fa67 	bl	80030a4 <HAL_GetTick>
 8007bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007bd8:	e00c      	b.n	8007bf4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bda:	f7fb fa63 	bl	80030a4 <HAL_GetTick>
 8007bde:	4602      	mov	r2, r0
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	1ad3      	subs	r3, r2, r3
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d905      	bls.n	8007bf4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007be8:	2303      	movs	r3, #3
 8007bea:	e0ab      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
 8007bec:	40021000 	.word	0x40021000
 8007bf0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007bf4:	4b55      	ldr	r3, [pc, #340]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1ec      	bne.n	8007bda <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c00:	4b52      	ldr	r3, [pc, #328]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c02:	68da      	ldr	r2, [r3, #12]
 8007c04:	4b52      	ldr	r3, [pc, #328]	@ (8007d50 <HAL_RCC_OscConfig+0x61c>)
 8007c06:	4013      	ands	r3, r2
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	6a11      	ldr	r1, [r2, #32]
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007c10:	3a01      	subs	r2, #1
 8007c12:	0112      	lsls	r2, r2, #4
 8007c14:	4311      	orrs	r1, r2
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c1a:	0212      	lsls	r2, r2, #8
 8007c1c:	4311      	orrs	r1, r2
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007c22:	0852      	lsrs	r2, r2, #1
 8007c24:	3a01      	subs	r2, #1
 8007c26:	0552      	lsls	r2, r2, #21
 8007c28:	4311      	orrs	r1, r2
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007c2e:	0852      	lsrs	r2, r2, #1
 8007c30:	3a01      	subs	r2, #1
 8007c32:	0652      	lsls	r2, r2, #25
 8007c34:	4311      	orrs	r1, r2
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007c3a:	06d2      	lsls	r2, r2, #27
 8007c3c:	430a      	orrs	r2, r1
 8007c3e:	4943      	ldr	r1, [pc, #268]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c40:	4313      	orrs	r3, r2
 8007c42:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c44:	4b41      	ldr	r3, [pc, #260]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a40      	ldr	r2, [pc, #256]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c4e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007c50:	4b3e      	ldr	r3, [pc, #248]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c52:	68db      	ldr	r3, [r3, #12]
 8007c54:	4a3d      	ldr	r2, [pc, #244]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c5c:	f7fb fa22 	bl	80030a4 <HAL_GetTick>
 8007c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c62:	e008      	b.n	8007c76 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c64:	f7fb fa1e 	bl	80030a4 <HAL_GetTick>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	1ad3      	subs	r3, r2, r3
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d901      	bls.n	8007c76 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e066      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c76:	4b35      	ldr	r3, [pc, #212]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d0f0      	beq.n	8007c64 <HAL_RCC_OscConfig+0x530>
 8007c82:	e05e      	b.n	8007d42 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c84:	4b31      	ldr	r3, [pc, #196]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a30      	ldr	r2, [pc, #192]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007c8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c90:	f7fb fa08 	bl	80030a4 <HAL_GetTick>
 8007c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c96:	e008      	b.n	8007caa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c98:	f7fb fa04 	bl	80030a4 <HAL_GetTick>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	1ad3      	subs	r3, r2, r3
 8007ca2:	2b02      	cmp	r3, #2
 8007ca4:	d901      	bls.n	8007caa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007ca6:	2303      	movs	r3, #3
 8007ca8:	e04c      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007caa:	4b28      	ldr	r3, [pc, #160]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d1f0      	bne.n	8007c98 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007cb6:	4b25      	ldr	r3, [pc, #148]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007cb8:	68da      	ldr	r2, [r3, #12]
 8007cba:	4924      	ldr	r1, [pc, #144]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007cbc:	4b25      	ldr	r3, [pc, #148]	@ (8007d54 <HAL_RCC_OscConfig+0x620>)
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	60cb      	str	r3, [r1, #12]
 8007cc2:	e03e      	b.n	8007d42 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	69db      	ldr	r3, [r3, #28]
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d101      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e039      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8007d4c <HAL_RCC_OscConfig+0x618>)
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f003 0203 	and.w	r2, r3, #3
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a1b      	ldr	r3, [r3, #32]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d12c      	bne.n	8007d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cee:	3b01      	subs	r3, #1
 8007cf0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d123      	bne.n	8007d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d00:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d11b      	bne.n	8007d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d10:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d113      	bne.n	8007d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d20:	085b      	lsrs	r3, r3, #1
 8007d22:	3b01      	subs	r3, #1
 8007d24:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d109      	bne.n	8007d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d34:	085b      	lsrs	r3, r3, #1
 8007d36:	3b01      	subs	r3, #1
 8007d38:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d001      	beq.n	8007d42 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e000      	b.n	8007d44 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007d42:	2300      	movs	r3, #0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3720      	adds	r7, #32
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	40021000 	.word	0x40021000
 8007d50:	019f800c 	.word	0x019f800c
 8007d54:	feeefffc 	.word	0xfeeefffc

08007d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b086      	sub	sp, #24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007d62:	2300      	movs	r3, #0
 8007d64:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d101      	bne.n	8007d70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e11e      	b.n	8007fae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d70:	4b91      	ldr	r3, [pc, #580]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f003 030f 	and.w	r3, r3, #15
 8007d78:	683a      	ldr	r2, [r7, #0]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d910      	bls.n	8007da0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d7e:	4b8e      	ldr	r3, [pc, #568]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f023 020f 	bic.w	r2, r3, #15
 8007d86:	498c      	ldr	r1, [pc, #560]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d8e:	4b8a      	ldr	r3, [pc, #552]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 030f 	and.w	r3, r3, #15
 8007d96:	683a      	ldr	r2, [r7, #0]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d001      	beq.n	8007da0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e106      	b.n	8007fae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d073      	beq.n	8007e94 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	2b03      	cmp	r3, #3
 8007db2:	d129      	bne.n	8007e08 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007db4:	4b81      	ldr	r3, [pc, #516]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d101      	bne.n	8007dc4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e0f4      	b.n	8007fae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007dc4:	f000 f9d0 	bl	8008168 <RCC_GetSysClockFreqFromPLLSource>
 8007dc8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	4a7c      	ldr	r2, [pc, #496]	@ (8007fc0 <HAL_RCC_ClockConfig+0x268>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d93f      	bls.n	8007e52 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007dd2:	4b7a      	ldr	r3, [pc, #488]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d009      	beq.n	8007df2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d033      	beq.n	8007e52 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d12f      	bne.n	8007e52 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007df2:	4b72      	ldr	r3, [pc, #456]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007dfa:	4a70      	ldr	r2, [pc, #448]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007e02:	2380      	movs	r3, #128	@ 0x80
 8007e04:	617b      	str	r3, [r7, #20]
 8007e06:	e024      	b.n	8007e52 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d107      	bne.n	8007e20 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e10:	4b6a      	ldr	r3, [pc, #424]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d109      	bne.n	8007e30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	e0c6      	b.n	8007fae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e20:	4b66      	ldr	r3, [pc, #408]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d101      	bne.n	8007e30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e0be      	b.n	8007fae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007e30:	f000 f8ce 	bl	8007fd0 <HAL_RCC_GetSysClockFreq>
 8007e34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	4a61      	ldr	r2, [pc, #388]	@ (8007fc0 <HAL_RCC_ClockConfig+0x268>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d909      	bls.n	8007e52 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007e3e:	4b5f      	ldr	r3, [pc, #380]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e46:	4a5d      	ldr	r2, [pc, #372]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e4c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007e4e:	2380      	movs	r3, #128	@ 0x80
 8007e50:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007e52:	4b5a      	ldr	r3, [pc, #360]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f023 0203 	bic.w	r2, r3, #3
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	4957      	ldr	r1, [pc, #348]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007e60:	4313      	orrs	r3, r2
 8007e62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e64:	f7fb f91e 	bl	80030a4 <HAL_GetTick>
 8007e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e6a:	e00a      	b.n	8007e82 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e6c:	f7fb f91a 	bl	80030a4 <HAL_GetTick>
 8007e70:	4602      	mov	r2, r0
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d901      	bls.n	8007e82 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007e7e:	2303      	movs	r3, #3
 8007e80:	e095      	b.n	8007fae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e82:	4b4e      	ldr	r3, [pc, #312]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	f003 020c 	and.w	r2, r3, #12
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d1eb      	bne.n	8007e6c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 0302 	and.w	r3, r3, #2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d023      	beq.n	8007ee8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f003 0304 	and.w	r3, r3, #4
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d005      	beq.n	8007eb8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007eac:	4b43      	ldr	r3, [pc, #268]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	4a42      	ldr	r2, [pc, #264]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007eb2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007eb6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 0308 	and.w	r3, r3, #8
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d007      	beq.n	8007ed4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007ec4:	4b3d      	ldr	r3, [pc, #244]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007ecc:	4a3b      	ldr	r2, [pc, #236]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007ece:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007ed2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ed4:	4b39      	ldr	r3, [pc, #228]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	4936      	ldr	r1, [pc, #216]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	608b      	str	r3, [r1, #8]
 8007ee6:	e008      	b.n	8007efa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	2b80      	cmp	r3, #128	@ 0x80
 8007eec:	d105      	bne.n	8007efa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007eee:	4b33      	ldr	r3, [pc, #204]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	4a32      	ldr	r2, [pc, #200]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007ef4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ef8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007efa:	4b2f      	ldr	r3, [pc, #188]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f003 030f 	and.w	r3, r3, #15
 8007f02:	683a      	ldr	r2, [r7, #0]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d21d      	bcs.n	8007f44 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f08:	4b2b      	ldr	r3, [pc, #172]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f023 020f 	bic.w	r2, r3, #15
 8007f10:	4929      	ldr	r1, [pc, #164]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007f18:	f7fb f8c4 	bl	80030a4 <HAL_GetTick>
 8007f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f1e:	e00a      	b.n	8007f36 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f20:	f7fb f8c0 	bl	80030a4 <HAL_GetTick>
 8007f24:	4602      	mov	r2, r0
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	1ad3      	subs	r3, r2, r3
 8007f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d901      	bls.n	8007f36 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e03b      	b.n	8007fae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f36:	4b20      	ldr	r3, [pc, #128]	@ (8007fb8 <HAL_RCC_ClockConfig+0x260>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 030f 	and.w	r3, r3, #15
 8007f3e:	683a      	ldr	r2, [r7, #0]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d1ed      	bne.n	8007f20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 0304 	and.w	r3, r3, #4
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d008      	beq.n	8007f62 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f50:	4b1a      	ldr	r3, [pc, #104]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	4917      	ldr	r1, [pc, #92]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 0308 	and.w	r3, r3, #8
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d009      	beq.n	8007f82 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f6e:	4b13      	ldr	r3, [pc, #76]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	691b      	ldr	r3, [r3, #16]
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	490f      	ldr	r1, [pc, #60]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f82:	f000 f825 	bl	8007fd0 <HAL_RCC_GetSysClockFreq>
 8007f86:	4602      	mov	r2, r0
 8007f88:	4b0c      	ldr	r3, [pc, #48]	@ (8007fbc <HAL_RCC_ClockConfig+0x264>)
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	091b      	lsrs	r3, r3, #4
 8007f8e:	f003 030f 	and.w	r3, r3, #15
 8007f92:	490c      	ldr	r1, [pc, #48]	@ (8007fc4 <HAL_RCC_ClockConfig+0x26c>)
 8007f94:	5ccb      	ldrb	r3, [r1, r3]
 8007f96:	f003 031f 	and.w	r3, r3, #31
 8007f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8007fc8 <HAL_RCC_ClockConfig+0x270>)
 8007fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8007fcc <HAL_RCC_ClockConfig+0x274>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7f9 fd5a 	bl	8001a60 <HAL_InitTick>
 8007fac:	4603      	mov	r3, r0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3718      	adds	r7, #24
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	40022000 	.word	0x40022000
 8007fbc:	40021000 	.word	0x40021000
 8007fc0:	04c4b400 	.word	0x04c4b400
 8007fc4:	0800cb5c 	.word	0x0800cb5c
 8007fc8:	20000000 	.word	0x20000000
 8007fcc:	20000044 	.word	0x20000044

08007fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b087      	sub	sp, #28
 8007fd4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007fd6:	4b2c      	ldr	r3, [pc, #176]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	f003 030c 	and.w	r3, r3, #12
 8007fde:	2b04      	cmp	r3, #4
 8007fe0:	d102      	bne.n	8007fe8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007fe2:	4b2a      	ldr	r3, [pc, #168]	@ (800808c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007fe4:	613b      	str	r3, [r7, #16]
 8007fe6:	e047      	b.n	8008078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007fe8:	4b27      	ldr	r3, [pc, #156]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f003 030c 	and.w	r3, r3, #12
 8007ff0:	2b08      	cmp	r3, #8
 8007ff2:	d102      	bne.n	8007ffa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007ff4:	4b26      	ldr	r3, [pc, #152]	@ (8008090 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007ff6:	613b      	str	r3, [r7, #16]
 8007ff8:	e03e      	b.n	8008078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007ffa:	4b23      	ldr	r3, [pc, #140]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	f003 030c 	and.w	r3, r3, #12
 8008002:	2b0c      	cmp	r3, #12
 8008004:	d136      	bne.n	8008074 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008006:	4b20      	ldr	r3, [pc, #128]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	f003 0303 	and.w	r3, r3, #3
 800800e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008010:	4b1d      	ldr	r3, [pc, #116]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	091b      	lsrs	r3, r3, #4
 8008016:	f003 030f 	and.w	r3, r3, #15
 800801a:	3301      	adds	r3, #1
 800801c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	2b03      	cmp	r3, #3
 8008022:	d10c      	bne.n	800803e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008024:	4a1a      	ldr	r2, [pc, #104]	@ (8008090 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	fbb2 f3f3 	udiv	r3, r2, r3
 800802c:	4a16      	ldr	r2, [pc, #88]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 800802e:	68d2      	ldr	r2, [r2, #12]
 8008030:	0a12      	lsrs	r2, r2, #8
 8008032:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008036:	fb02 f303 	mul.w	r3, r2, r3
 800803a:	617b      	str	r3, [r7, #20]
      break;
 800803c:	e00c      	b.n	8008058 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800803e:	4a13      	ldr	r2, [pc, #76]	@ (800808c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	fbb2 f3f3 	udiv	r3, r2, r3
 8008046:	4a10      	ldr	r2, [pc, #64]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008048:	68d2      	ldr	r2, [r2, #12]
 800804a:	0a12      	lsrs	r2, r2, #8
 800804c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008050:	fb02 f303 	mul.w	r3, r2, r3
 8008054:	617b      	str	r3, [r7, #20]
      break;
 8008056:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008058:	4b0b      	ldr	r3, [pc, #44]	@ (8008088 <HAL_RCC_GetSysClockFreq+0xb8>)
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	0e5b      	lsrs	r3, r3, #25
 800805e:	f003 0303 	and.w	r3, r3, #3
 8008062:	3301      	adds	r3, #1
 8008064:	005b      	lsls	r3, r3, #1
 8008066:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008070:	613b      	str	r3, [r7, #16]
 8008072:	e001      	b.n	8008078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008074:	2300      	movs	r3, #0
 8008076:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008078:	693b      	ldr	r3, [r7, #16]
}
 800807a:	4618      	mov	r0, r3
 800807c:	371c      	adds	r7, #28
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	40021000 	.word	0x40021000
 800808c:	00f42400 	.word	0x00f42400
 8008090:	016e3600 	.word	0x016e3600

08008094 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008094:	b480      	push	{r7}
 8008096:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008098:	4b03      	ldr	r3, [pc, #12]	@ (80080a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800809a:	681b      	ldr	r3, [r3, #0]
}
 800809c:	4618      	mov	r0, r3
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	20000000 	.word	0x20000000

080080ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80080b0:	f7ff fff0 	bl	8008094 <HAL_RCC_GetHCLKFreq>
 80080b4:	4602      	mov	r2, r0
 80080b6:	4b06      	ldr	r3, [pc, #24]	@ (80080d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	0a1b      	lsrs	r3, r3, #8
 80080bc:	f003 0307 	and.w	r3, r3, #7
 80080c0:	4904      	ldr	r1, [pc, #16]	@ (80080d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80080c2:	5ccb      	ldrb	r3, [r1, r3]
 80080c4:	f003 031f 	and.w	r3, r3, #31
 80080c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	40021000 	.word	0x40021000
 80080d4:	0800cb6c 	.word	0x0800cb6c

080080d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80080dc:	f7ff ffda 	bl	8008094 <HAL_RCC_GetHCLKFreq>
 80080e0:	4602      	mov	r2, r0
 80080e2:	4b06      	ldr	r3, [pc, #24]	@ (80080fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	0adb      	lsrs	r3, r3, #11
 80080e8:	f003 0307 	and.w	r3, r3, #7
 80080ec:	4904      	ldr	r1, [pc, #16]	@ (8008100 <HAL_RCC_GetPCLK2Freq+0x28>)
 80080ee:	5ccb      	ldrb	r3, [r1, r3]
 80080f0:	f003 031f 	and.w	r3, r3, #31
 80080f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	40021000 	.word	0x40021000
 8008100:	0800cb6c 	.word	0x0800cb6c

08008104 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
 800810c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	220f      	movs	r2, #15
 8008112:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008114:	4b12      	ldr	r3, [pc, #72]	@ (8008160 <HAL_RCC_GetClockConfig+0x5c>)
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	f003 0203 	and.w	r2, r3, #3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008120:	4b0f      	ldr	r3, [pc, #60]	@ (8008160 <HAL_RCC_GetClockConfig+0x5c>)
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800812c:	4b0c      	ldr	r3, [pc, #48]	@ (8008160 <HAL_RCC_GetClockConfig+0x5c>)
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008138:	4b09      	ldr	r3, [pc, #36]	@ (8008160 <HAL_RCC_GetClockConfig+0x5c>)
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	08db      	lsrs	r3, r3, #3
 800813e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008146:	4b07      	ldr	r3, [pc, #28]	@ (8008164 <HAL_RCC_GetClockConfig+0x60>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 020f 	and.w	r2, r3, #15
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	601a      	str	r2, [r3, #0]
}
 8008152:	bf00      	nop
 8008154:	370c      	adds	r7, #12
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	40021000 	.word	0x40021000
 8008164:	40022000 	.word	0x40022000

08008168 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008168:	b480      	push	{r7}
 800816a:	b087      	sub	sp, #28
 800816c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800816e:	4b1e      	ldr	r3, [pc, #120]	@ (80081e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	f003 0303 	and.w	r3, r3, #3
 8008176:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008178:	4b1b      	ldr	r3, [pc, #108]	@ (80081e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	091b      	lsrs	r3, r3, #4
 800817e:	f003 030f 	and.w	r3, r3, #15
 8008182:	3301      	adds	r3, #1
 8008184:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	2b03      	cmp	r3, #3
 800818a:	d10c      	bne.n	80081a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800818c:	4a17      	ldr	r2, [pc, #92]	@ (80081ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	fbb2 f3f3 	udiv	r3, r2, r3
 8008194:	4a14      	ldr	r2, [pc, #80]	@ (80081e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008196:	68d2      	ldr	r2, [r2, #12]
 8008198:	0a12      	lsrs	r2, r2, #8
 800819a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800819e:	fb02 f303 	mul.w	r3, r2, r3
 80081a2:	617b      	str	r3, [r7, #20]
    break;
 80081a4:	e00c      	b.n	80081c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80081a6:	4a12      	ldr	r2, [pc, #72]	@ (80081f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80081ae:	4a0e      	ldr	r2, [pc, #56]	@ (80081e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80081b0:	68d2      	ldr	r2, [r2, #12]
 80081b2:	0a12      	lsrs	r2, r2, #8
 80081b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80081b8:	fb02 f303 	mul.w	r3, r2, r3
 80081bc:	617b      	str	r3, [r7, #20]
    break;
 80081be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80081c0:	4b09      	ldr	r3, [pc, #36]	@ (80081e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	0e5b      	lsrs	r3, r3, #25
 80081c6:	f003 0303 	and.w	r3, r3, #3
 80081ca:	3301      	adds	r3, #1
 80081cc:	005b      	lsls	r3, r3, #1
 80081ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80081d0:	697a      	ldr	r2, [r7, #20]
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80081da:	687b      	ldr	r3, [r7, #4]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	371c      	adds	r7, #28
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr
 80081e8:	40021000 	.word	0x40021000
 80081ec:	016e3600 	.word	0x016e3600
 80081f0:	00f42400 	.word	0x00f42400

080081f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b086      	sub	sp, #24
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80081fc:	2300      	movs	r3, #0
 80081fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008200:	2300      	movs	r3, #0
 8008202:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800820c:	2b00      	cmp	r3, #0
 800820e:	f000 8098 	beq.w	8008342 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008212:	2300      	movs	r3, #0
 8008214:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008216:	4b43      	ldr	r3, [pc, #268]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800821a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800821e:	2b00      	cmp	r3, #0
 8008220:	d10d      	bne.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008222:	4b40      	ldr	r3, [pc, #256]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008226:	4a3f      	ldr	r2, [pc, #252]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800822c:	6593      	str	r3, [r2, #88]	@ 0x58
 800822e:	4b3d      	ldr	r3, [pc, #244]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008236:	60bb      	str	r3, [r7, #8]
 8008238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800823a:	2301      	movs	r3, #1
 800823c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800823e:	4b3a      	ldr	r3, [pc, #232]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a39      	ldr	r2, [pc, #228]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008244:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008248:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800824a:	f7fa ff2b 	bl	80030a4 <HAL_GetTick>
 800824e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008250:	e009      	b.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008252:	f7fa ff27 	bl	80030a4 <HAL_GetTick>
 8008256:	4602      	mov	r2, r0
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	2b02      	cmp	r3, #2
 800825e:	d902      	bls.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008260:	2303      	movs	r3, #3
 8008262:	74fb      	strb	r3, [r7, #19]
        break;
 8008264:	e005      	b.n	8008272 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008266:	4b30      	ldr	r3, [pc, #192]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800826e:	2b00      	cmp	r3, #0
 8008270:	d0ef      	beq.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008272:	7cfb      	ldrb	r3, [r7, #19]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d159      	bne.n	800832c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008278:	4b2a      	ldr	r3, [pc, #168]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800827a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800827e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008282:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d01e      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800828e:	697a      	ldr	r2, [r7, #20]
 8008290:	429a      	cmp	r2, r3
 8008292:	d019      	beq.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008294:	4b23      	ldr	r3, [pc, #140]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800829a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800829e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80082a0:	4b20      	ldr	r3, [pc, #128]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082a6:	4a1f      	ldr	r2, [pc, #124]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80082b0:	4b1c      	ldr	r3, [pc, #112]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80082c0:	4a18      	ldr	r2, [pc, #96]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	f003 0301 	and.w	r3, r3, #1
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d016      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082d2:	f7fa fee7 	bl	80030a4 <HAL_GetTick>
 80082d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80082d8:	e00b      	b.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082da:	f7fa fee3 	bl	80030a4 <HAL_GetTick>
 80082de:	4602      	mov	r2, r0
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	1ad3      	subs	r3, r2, r3
 80082e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d902      	bls.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80082ec:	2303      	movs	r3, #3
 80082ee:	74fb      	strb	r3, [r7, #19]
            break;
 80082f0:	e006      	b.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80082f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082f8:	f003 0302 	and.w	r3, r3, #2
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d0ec      	beq.n	80082da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008300:	7cfb      	ldrb	r3, [r7, #19]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10b      	bne.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008306:	4b07      	ldr	r3, [pc, #28]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800830c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008314:	4903      	ldr	r1, [pc, #12]	@ (8008324 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008316:	4313      	orrs	r3, r2
 8008318:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800831c:	e008      	b.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800831e:	7cfb      	ldrb	r3, [r7, #19]
 8008320:	74bb      	strb	r3, [r7, #18]
 8008322:	e005      	b.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008324:	40021000 	.word	0x40021000
 8008328:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800832c:	7cfb      	ldrb	r3, [r7, #19]
 800832e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008330:	7c7b      	ldrb	r3, [r7, #17]
 8008332:	2b01      	cmp	r3, #1
 8008334:	d105      	bne.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008336:	4ba7      	ldr	r3, [pc, #668]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800833a:	4aa6      	ldr	r2, [pc, #664]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800833c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008340:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0301 	and.w	r3, r3, #1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d00a      	beq.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800834e:	4ba1      	ldr	r3, [pc, #644]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008354:	f023 0203 	bic.w	r2, r3, #3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	499d      	ldr	r1, [pc, #628]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800835e:	4313      	orrs	r3, r2
 8008360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f003 0302 	and.w	r3, r3, #2
 800836c:	2b00      	cmp	r3, #0
 800836e:	d00a      	beq.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008370:	4b98      	ldr	r3, [pc, #608]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008376:	f023 020c 	bic.w	r2, r3, #12
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	4995      	ldr	r1, [pc, #596]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008380:	4313      	orrs	r3, r2
 8008382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0304 	and.w	r3, r3, #4
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00a      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008392:	4b90      	ldr	r3, [pc, #576]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008398:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	68db      	ldr	r3, [r3, #12]
 80083a0:	498c      	ldr	r1, [pc, #560]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 0308 	and.w	r3, r3, #8
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d00a      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80083b4:	4b87      	ldr	r3, [pc, #540]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	691b      	ldr	r3, [r3, #16]
 80083c2:	4984      	ldr	r1, [pc, #528]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083c4:	4313      	orrs	r3, r2
 80083c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 0310 	and.w	r3, r3, #16
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00a      	beq.n	80083ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80083d6:	4b7f      	ldr	r3, [pc, #508]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	695b      	ldr	r3, [r3, #20]
 80083e4:	497b      	ldr	r1, [pc, #492]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0320 	and.w	r3, r3, #32
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d00a      	beq.n	800840e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80083f8:	4b76      	ldr	r3, [pc, #472]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	4973      	ldr	r1, [pc, #460]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008408:	4313      	orrs	r3, r2
 800840a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00a      	beq.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800841a:	4b6e      	ldr	r3, [pc, #440]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800841c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008420:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	69db      	ldr	r3, [r3, #28]
 8008428:	496a      	ldr	r1, [pc, #424]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800842a:	4313      	orrs	r3, r2
 800842c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00a      	beq.n	8008452 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800843c:	4b65      	ldr	r3, [pc, #404]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800843e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008442:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a1b      	ldr	r3, [r3, #32]
 800844a:	4962      	ldr	r1, [pc, #392]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800844c:	4313      	orrs	r3, r2
 800844e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800845a:	2b00      	cmp	r3, #0
 800845c:	d00a      	beq.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800845e:	4b5d      	ldr	r3, [pc, #372]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008464:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800846c:	4959      	ldr	r1, [pc, #356]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800846e:	4313      	orrs	r3, r2
 8008470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800847c:	2b00      	cmp	r3, #0
 800847e:	d00a      	beq.n	8008496 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008480:	4b54      	ldr	r3, [pc, #336]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008486:	f023 0203 	bic.w	r2, r3, #3
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800848e:	4951      	ldr	r1, [pc, #324]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008490:	4313      	orrs	r3, r2
 8008492:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d00a      	beq.n	80084b8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80084a2:	4b4c      	ldr	r3, [pc, #304]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084b0:	4948      	ldr	r1, [pc, #288]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084b2:	4313      	orrs	r3, r2
 80084b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d015      	beq.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80084c4:	4b43      	ldr	r3, [pc, #268]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d2:	4940      	ldr	r1, [pc, #256]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084d4:	4313      	orrs	r3, r2
 80084d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084e2:	d105      	bne.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084e4:	4b3b      	ldr	r3, [pc, #236]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	4a3a      	ldr	r2, [pc, #232]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084ee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d015      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80084fc:	4b35      	ldr	r3, [pc, #212]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008502:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800850a:	4932      	ldr	r1, [pc, #200]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800850c:	4313      	orrs	r3, r2
 800850e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008516:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800851a:	d105      	bne.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800851c:	4b2d      	ldr	r3, [pc, #180]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800851e:	68db      	ldr	r3, [r3, #12]
 8008520:	4a2c      	ldr	r2, [pc, #176]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008526:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d015      	beq.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008534:	4b27      	ldr	r3, [pc, #156]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800853a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008542:	4924      	ldr	r1, [pc, #144]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008544:	4313      	orrs	r3, r2
 8008546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800854e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008552:	d105      	bne.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008554:	4b1f      	ldr	r3, [pc, #124]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	4a1e      	ldr	r2, [pc, #120]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800855a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800855e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008568:	2b00      	cmp	r3, #0
 800856a:	d015      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800856c:	4b19      	ldr	r3, [pc, #100]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800856e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008572:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800857a:	4916      	ldr	r1, [pc, #88]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800857c:	4313      	orrs	r3, r2
 800857e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008586:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800858a:	d105      	bne.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800858c:	4b11      	ldr	r3, [pc, #68]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	4a10      	ldr	r2, [pc, #64]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008596:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d019      	beq.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80085a4:	4b0b      	ldr	r3, [pc, #44]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085b2:	4908      	ldr	r1, [pc, #32]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085b4:	4313      	orrs	r3, r2
 80085b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085c2:	d109      	bne.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085c4:	4b03      	ldr	r3, [pc, #12]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	4a02      	ldr	r2, [pc, #8]	@ (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085ce:	60d3      	str	r3, [r2, #12]
 80085d0:	e002      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80085d2:	bf00      	nop
 80085d4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d015      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80085e4:	4b29      	ldr	r3, [pc, #164]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085f2:	4926      	ldr	r1, [pc, #152]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085f4:	4313      	orrs	r3, r2
 80085f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008602:	d105      	bne.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008604:	4b21      	ldr	r3, [pc, #132]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	4a20      	ldr	r2, [pc, #128]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800860a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800860e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d015      	beq.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800861c:	4b1b      	ldr	r3, [pc, #108]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800861e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008622:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800862a:	4918      	ldr	r1, [pc, #96]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800862c:	4313      	orrs	r3, r2
 800862e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800863a:	d105      	bne.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800863c:	4b13      	ldr	r3, [pc, #76]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	4a12      	ldr	r2, [pc, #72]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008642:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008646:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008650:	2b00      	cmp	r3, #0
 8008652:	d015      	beq.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008654:	4b0d      	ldr	r3, [pc, #52]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008656:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800865a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008662:	490a      	ldr	r1, [pc, #40]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008664:	4313      	orrs	r3, r2
 8008666:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800866e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008672:	d105      	bne.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008674:	4b05      	ldr	r3, [pc, #20]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	4a04      	ldr	r2, [pc, #16]	@ (800868c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800867a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800867e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008680:	7cbb      	ldrb	r3, [r7, #18]
}
 8008682:	4618      	mov	r0, r3
 8008684:	3718      	adds	r7, #24
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	40021000 	.word	0x40021000

08008690 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d101      	bne.n	80086a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e09d      	b.n	80087de <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d108      	bne.n	80086bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80086b2:	d009      	beq.n	80086c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	61da      	str	r2, [r3, #28]
 80086ba:	e005      	b.n	80086c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d106      	bne.n	80086e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f7f9 f91a 	bl	800191c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2202      	movs	r2, #2
 80086ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	68db      	ldr	r3, [r3, #12]
 8008704:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008708:	d902      	bls.n	8008710 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800870a:	2300      	movs	r3, #0
 800870c:	60fb      	str	r3, [r7, #12]
 800870e:	e002      	b.n	8008716 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008714:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	68db      	ldr	r3, [r3, #12]
 800871a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800871e:	d007      	beq.n	8008730 <HAL_SPI_Init+0xa0>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008728:	d002      	beq.n	8008730 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2200      	movs	r2, #0
 800872e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008740:	431a      	orrs	r2, r3
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	691b      	ldr	r3, [r3, #16]
 8008746:	f003 0302 	and.w	r3, r3, #2
 800874a:	431a      	orrs	r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	695b      	ldr	r3, [r3, #20]
 8008750:	f003 0301 	and.w	r3, r3, #1
 8008754:	431a      	orrs	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800875e:	431a      	orrs	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	69db      	ldr	r3, [r3, #28]
 8008764:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008768:	431a      	orrs	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a1b      	ldr	r3, [r3, #32]
 800876e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008772:	ea42 0103 	orr.w	r1, r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800877a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	430a      	orrs	r2, r1
 8008784:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	699b      	ldr	r3, [r3, #24]
 800878a:	0c1b      	lsrs	r3, r3, #16
 800878c:	f003 0204 	and.w	r2, r3, #4
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008794:	f003 0310 	and.w	r3, r3, #16
 8008798:	431a      	orrs	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800879e:	f003 0308 	and.w	r3, r3, #8
 80087a2:	431a      	orrs	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80087ac:	ea42 0103 	orr.w	r1, r2, r3
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	430a      	orrs	r2, r1
 80087bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	69da      	ldr	r2, [r3, #28]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80087cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80087dc:	2300      	movs	r3, #0
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
	...

080087e8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b088      	sub	sp, #32
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008806:	2b00      	cmp	r3, #0
 8008808:	d10e      	bne.n	8008828 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008810:	2b00      	cmp	r3, #0
 8008812:	d009      	beq.n	8008828 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800881a:	2b00      	cmp	r3, #0
 800881c:	d004      	beq.n	8008828 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	4798      	blx	r3
    return;
 8008826:	e0ce      	b.n	80089c6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b00      	cmp	r3, #0
 8008830:	d009      	beq.n	8008846 <HAL_SPI_IRQHandler+0x5e>
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008838:	2b00      	cmp	r3, #0
 800883a:	d004      	beq.n	8008846 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	4798      	blx	r3
    return;
 8008844:	e0bf      	b.n	80089c6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	f003 0320 	and.w	r3, r3, #32
 800884c:	2b00      	cmp	r3, #0
 800884e:	d10a      	bne.n	8008866 <HAL_SPI_IRQHandler+0x7e>
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008856:	2b00      	cmp	r3, #0
 8008858:	d105      	bne.n	8008866 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008860:	2b00      	cmp	r3, #0
 8008862:	f000 80b0 	beq.w	80089c6 <HAL_SPI_IRQHandler+0x1de>
 8008866:	69fb      	ldr	r3, [r7, #28]
 8008868:	f003 0320 	and.w	r3, r3, #32
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 80aa 	beq.w	80089c6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008872:	69bb      	ldr	r3, [r7, #24]
 8008874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008878:	2b00      	cmp	r3, #0
 800887a:	d023      	beq.n	80088c4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008882:	b2db      	uxtb	r3, r3
 8008884:	2b03      	cmp	r3, #3
 8008886:	d011      	beq.n	80088ac <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800888c:	f043 0204 	orr.w	r2, r3, #4
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008894:	2300      	movs	r3, #0
 8008896:	617b      	str	r3, [r7, #20]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	617b      	str	r3, [r7, #20]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	617b      	str	r3, [r7, #20]
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	e00b      	b.n	80088c4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80088ac:	2300      	movs	r3, #0
 80088ae:	613b      	str	r3, [r7, #16]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	613b      	str	r3, [r7, #16]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	689b      	ldr	r3, [r3, #8]
 80088be:	613b      	str	r3, [r7, #16]
 80088c0:	693b      	ldr	r3, [r7, #16]
        return;
 80088c2:	e080      	b.n	80089c6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80088c4:	69bb      	ldr	r3, [r7, #24]
 80088c6:	f003 0320 	and.w	r3, r3, #32
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d014      	beq.n	80088f8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088d2:	f043 0201 	orr.w	r2, r3, #1
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80088da:	2300      	movs	r3, #0
 80088dc:	60fb      	str	r3, [r7, #12]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	60fb      	str	r3, [r7, #12]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80088f4:	601a      	str	r2, [r3, #0]
 80088f6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80088f8:	69bb      	ldr	r3, [r7, #24]
 80088fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00c      	beq.n	800891c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008906:	f043 0208 	orr.w	r2, r3, #8
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800890e:	2300      	movs	r3, #0
 8008910:	60bb      	str	r3, [r7, #8]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	60bb      	str	r3, [r7, #8]
 800891a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008920:	2b00      	cmp	r3, #0
 8008922:	d04f      	beq.n	80089c4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	685a      	ldr	r2, [r3, #4]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008932:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	f003 0302 	and.w	r3, r3, #2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d104      	bne.n	8008950 <HAL_SPI_IRQHandler+0x168>
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d034      	beq.n	80089ba <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685a      	ldr	r2, [r3, #4]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 0203 	bic.w	r2, r2, #3
 800895e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008964:	2b00      	cmp	r3, #0
 8008966:	d011      	beq.n	800898c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800896c:	4a17      	ldr	r2, [pc, #92]	@ (80089cc <HAL_SPI_IRQHandler+0x1e4>)
 800896e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008974:	4618      	mov	r0, r3
 8008976:	f7fc fcd2 	bl	800531e <HAL_DMA_Abort_IT>
 800897a:	4603      	mov	r3, r0
 800897c:	2b00      	cmp	r3, #0
 800897e:	d005      	beq.n	800898c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008984:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008990:	2b00      	cmp	r3, #0
 8008992:	d016      	beq.n	80089c2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008998:	4a0c      	ldr	r2, [pc, #48]	@ (80089cc <HAL_SPI_IRQHandler+0x1e4>)
 800899a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7fc fcbc 	bl	800531e <HAL_DMA_Abort_IT>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d00a      	beq.n	80089c2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80089b8:	e003      	b.n	80089c2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 f808 	bl	80089d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80089c0:	e000      	b.n	80089c4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80089c2:	bf00      	nop
    return;
 80089c4:	bf00      	nop
  }
}
 80089c6:	3720      	adds	r7, #32
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	080089e5 	.word	0x080089e5

080089d0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b084      	sub	sp, #16
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089f0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2200      	movs	r2, #0
 80089f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f7ff ffe5 	bl	80089d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008a06:	bf00      	nop
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a0e:	b580      	push	{r7, lr}
 8008a10:	b082      	sub	sp, #8
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d101      	bne.n	8008a20 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e049      	b.n	8008ab4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d106      	bne.n	8008a3a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 f841 	bl	8008abc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2202      	movs	r2, #2
 8008a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	3304      	adds	r3, #4
 8008a4a:	4619      	mov	r1, r3
 8008a4c:	4610      	mov	r0, r2
 8008a4e:	f000 fcad 	bl	80093ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2201      	movs	r2, #1
 8008a56:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2201      	movs	r2, #1
 8008a86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3708      	adds	r7, #8
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d001      	beq.n	8008ae8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	e054      	b.n	8008b92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	68da      	ldr	r2, [r3, #12]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f042 0201 	orr.w	r2, r2, #1
 8008afe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a26      	ldr	r2, [pc, #152]	@ (8008ba0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d022      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x80>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b12:	d01d      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x80>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a22      	ldr	r2, [pc, #136]	@ (8008ba4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d018      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x80>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a21      	ldr	r2, [pc, #132]	@ (8008ba8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d013      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x80>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8008bac <HAL_TIM_Base_Start_IT+0xdc>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d00e      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x80>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a1e      	ldr	r2, [pc, #120]	@ (8008bb0 <HAL_TIM_Base_Start_IT+0xe0>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d009      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x80>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a1c      	ldr	r2, [pc, #112]	@ (8008bb4 <HAL_TIM_Base_Start_IT+0xe4>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d004      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x80>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8008bb8 <HAL_TIM_Base_Start_IT+0xe8>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d115      	bne.n	8008b7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	689a      	ldr	r2, [r3, #8]
 8008b56:	4b19      	ldr	r3, [pc, #100]	@ (8008bbc <HAL_TIM_Base_Start_IT+0xec>)
 8008b58:	4013      	ands	r3, r2
 8008b5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2b06      	cmp	r3, #6
 8008b60:	d015      	beq.n	8008b8e <HAL_TIM_Base_Start_IT+0xbe>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b68:	d011      	beq.n	8008b8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f042 0201 	orr.w	r2, r2, #1
 8008b78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b7a:	e008      	b.n	8008b8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f042 0201 	orr.w	r2, r2, #1
 8008b8a:	601a      	str	r2, [r3, #0]
 8008b8c:	e000      	b.n	8008b90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3714      	adds	r7, #20
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop
 8008ba0:	40012c00 	.word	0x40012c00
 8008ba4:	40000400 	.word	0x40000400
 8008ba8:	40000800 	.word	0x40000800
 8008bac:	40000c00 	.word	0x40000c00
 8008bb0:	40013400 	.word	0x40013400
 8008bb4:	40014000 	.word	0x40014000
 8008bb8:	40015000 	.word	0x40015000
 8008bbc:	00010007 	.word	0x00010007

08008bc0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d101      	bne.n	8008bd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e049      	b.n	8008c66 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d106      	bne.n	8008bec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f7f9 f8ce 	bl	8001d88 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681a      	ldr	r2, [r3, #0]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	4610      	mov	r0, r2
 8008c00:	f000 fbd4 	bl	80093ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2201      	movs	r2, #1
 8008c18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2201      	movs	r2, #1
 8008c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2201      	movs	r2, #1
 8008c58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3708      	adds	r7, #8
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
	...

08008c70 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d104      	bne.n	8008c8e <HAL_TIM_IC_Start_IT+0x1e>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	e023      	b.n	8008cd6 <HAL_TIM_IC_Start_IT+0x66>
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	2b04      	cmp	r3, #4
 8008c92:	d104      	bne.n	8008c9e <HAL_TIM_IC_Start_IT+0x2e>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	e01b      	b.n	8008cd6 <HAL_TIM_IC_Start_IT+0x66>
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	2b08      	cmp	r3, #8
 8008ca2:	d104      	bne.n	8008cae <HAL_TIM_IC_Start_IT+0x3e>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	e013      	b.n	8008cd6 <HAL_TIM_IC_Start_IT+0x66>
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	2b0c      	cmp	r3, #12
 8008cb2:	d104      	bne.n	8008cbe <HAL_TIM_IC_Start_IT+0x4e>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cba:	b2db      	uxtb	r3, r3
 8008cbc:	e00b      	b.n	8008cd6 <HAL_TIM_IC_Start_IT+0x66>
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	2b10      	cmp	r3, #16
 8008cc2:	d104      	bne.n	8008cce <HAL_TIM_IC_Start_IT+0x5e>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	e003      	b.n	8008cd6 <HAL_TIM_IC_Start_IT+0x66>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d104      	bne.n	8008ce8 <HAL_TIM_IC_Start_IT+0x78>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	e013      	b.n	8008d10 <HAL_TIM_IC_Start_IT+0xa0>
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	2b04      	cmp	r3, #4
 8008cec:	d104      	bne.n	8008cf8 <HAL_TIM_IC_Start_IT+0x88>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	e00b      	b.n	8008d10 <HAL_TIM_IC_Start_IT+0xa0>
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	2b08      	cmp	r3, #8
 8008cfc:	d104      	bne.n	8008d08 <HAL_TIM_IC_Start_IT+0x98>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	e003      	b.n	8008d10 <HAL_TIM_IC_Start_IT+0xa0>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008d0e:	b2db      	uxtb	r3, r3
 8008d10:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008d12:	7bbb      	ldrb	r3, [r7, #14]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d102      	bne.n	8008d1e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008d18:	7b7b      	ldrb	r3, [r7, #13]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d001      	beq.n	8008d22 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	e0e2      	b.n	8008ee8 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d104      	bne.n	8008d32 <HAL_TIM_IC_Start_IT+0xc2>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2202      	movs	r2, #2
 8008d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d30:	e023      	b.n	8008d7a <HAL_TIM_IC_Start_IT+0x10a>
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2b04      	cmp	r3, #4
 8008d36:	d104      	bne.n	8008d42 <HAL_TIM_IC_Start_IT+0xd2>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2202      	movs	r2, #2
 8008d3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d40:	e01b      	b.n	8008d7a <HAL_TIM_IC_Start_IT+0x10a>
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	2b08      	cmp	r3, #8
 8008d46:	d104      	bne.n	8008d52 <HAL_TIM_IC_Start_IT+0xe2>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2202      	movs	r2, #2
 8008d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d50:	e013      	b.n	8008d7a <HAL_TIM_IC_Start_IT+0x10a>
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	2b0c      	cmp	r3, #12
 8008d56:	d104      	bne.n	8008d62 <HAL_TIM_IC_Start_IT+0xf2>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2202      	movs	r2, #2
 8008d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d60:	e00b      	b.n	8008d7a <HAL_TIM_IC_Start_IT+0x10a>
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	2b10      	cmp	r3, #16
 8008d66:	d104      	bne.n	8008d72 <HAL_TIM_IC_Start_IT+0x102>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2202      	movs	r2, #2
 8008d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d70:	e003      	b.n	8008d7a <HAL_TIM_IC_Start_IT+0x10a>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2202      	movs	r2, #2
 8008d76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d104      	bne.n	8008d8a <HAL_TIM_IC_Start_IT+0x11a>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2202      	movs	r2, #2
 8008d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d88:	e013      	b.n	8008db2 <HAL_TIM_IC_Start_IT+0x142>
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	2b04      	cmp	r3, #4
 8008d8e:	d104      	bne.n	8008d9a <HAL_TIM_IC_Start_IT+0x12a>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2202      	movs	r2, #2
 8008d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d98:	e00b      	b.n	8008db2 <HAL_TIM_IC_Start_IT+0x142>
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	2b08      	cmp	r3, #8
 8008d9e:	d104      	bne.n	8008daa <HAL_TIM_IC_Start_IT+0x13a>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2202      	movs	r2, #2
 8008da4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008da8:	e003      	b.n	8008db2 <HAL_TIM_IC_Start_IT+0x142>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2202      	movs	r2, #2
 8008dae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	2b0c      	cmp	r3, #12
 8008db6:	d841      	bhi.n	8008e3c <HAL_TIM_IC_Start_IT+0x1cc>
 8008db8:	a201      	add	r2, pc, #4	@ (adr r2, 8008dc0 <HAL_TIM_IC_Start_IT+0x150>)
 8008dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dbe:	bf00      	nop
 8008dc0:	08008df5 	.word	0x08008df5
 8008dc4:	08008e3d 	.word	0x08008e3d
 8008dc8:	08008e3d 	.word	0x08008e3d
 8008dcc:	08008e3d 	.word	0x08008e3d
 8008dd0:	08008e07 	.word	0x08008e07
 8008dd4:	08008e3d 	.word	0x08008e3d
 8008dd8:	08008e3d 	.word	0x08008e3d
 8008ddc:	08008e3d 	.word	0x08008e3d
 8008de0:	08008e19 	.word	0x08008e19
 8008de4:	08008e3d 	.word	0x08008e3d
 8008de8:	08008e3d 	.word	0x08008e3d
 8008dec:	08008e3d 	.word	0x08008e3d
 8008df0:	08008e2b 	.word	0x08008e2b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	68da      	ldr	r2, [r3, #12]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f042 0202 	orr.w	r2, r2, #2
 8008e02:	60da      	str	r2, [r3, #12]
      break;
 8008e04:	e01d      	b.n	8008e42 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68da      	ldr	r2, [r3, #12]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f042 0204 	orr.w	r2, r2, #4
 8008e14:	60da      	str	r2, [r3, #12]
      break;
 8008e16:	e014      	b.n	8008e42 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f042 0208 	orr.w	r2, r2, #8
 8008e26:	60da      	str	r2, [r3, #12]
      break;
 8008e28:	e00b      	b.n	8008e42 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68da      	ldr	r2, [r3, #12]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f042 0210 	orr.w	r2, r2, #16
 8008e38:	60da      	str	r2, [r3, #12]
      break;
 8008e3a:	e002      	b.n	8008e42 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e40:	bf00      	nop
  }

  if (status == HAL_OK)
 8008e42:	7bfb      	ldrb	r3, [r7, #15]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d14e      	bne.n	8008ee6 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	6839      	ldr	r1, [r7, #0]
 8008e50:	4618      	mov	r0, r3
 8008e52:	f000 fc89 	bl	8009768 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a25      	ldr	r2, [pc, #148]	@ (8008ef0 <HAL_TIM_IC_Start_IT+0x280>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d022      	beq.n	8008ea6 <HAL_TIM_IC_Start_IT+0x236>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e68:	d01d      	beq.n	8008ea6 <HAL_TIM_IC_Start_IT+0x236>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a21      	ldr	r2, [pc, #132]	@ (8008ef4 <HAL_TIM_IC_Start_IT+0x284>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d018      	beq.n	8008ea6 <HAL_TIM_IC_Start_IT+0x236>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a1f      	ldr	r2, [pc, #124]	@ (8008ef8 <HAL_TIM_IC_Start_IT+0x288>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d013      	beq.n	8008ea6 <HAL_TIM_IC_Start_IT+0x236>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a1e      	ldr	r2, [pc, #120]	@ (8008efc <HAL_TIM_IC_Start_IT+0x28c>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d00e      	beq.n	8008ea6 <HAL_TIM_IC_Start_IT+0x236>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a1c      	ldr	r2, [pc, #112]	@ (8008f00 <HAL_TIM_IC_Start_IT+0x290>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d009      	beq.n	8008ea6 <HAL_TIM_IC_Start_IT+0x236>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a1b      	ldr	r2, [pc, #108]	@ (8008f04 <HAL_TIM_IC_Start_IT+0x294>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d004      	beq.n	8008ea6 <HAL_TIM_IC_Start_IT+0x236>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a19      	ldr	r2, [pc, #100]	@ (8008f08 <HAL_TIM_IC_Start_IT+0x298>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d115      	bne.n	8008ed2 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	689a      	ldr	r2, [r3, #8]
 8008eac:	4b17      	ldr	r3, [pc, #92]	@ (8008f0c <HAL_TIM_IC_Start_IT+0x29c>)
 8008eae:	4013      	ands	r3, r2
 8008eb0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	2b06      	cmp	r3, #6
 8008eb6:	d015      	beq.n	8008ee4 <HAL_TIM_IC_Start_IT+0x274>
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ebe:	d011      	beq.n	8008ee4 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f042 0201 	orr.w	r2, r2, #1
 8008ece:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ed0:	e008      	b.n	8008ee4 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f042 0201 	orr.w	r2, r2, #1
 8008ee0:	601a      	str	r2, [r3, #0]
 8008ee2:	e000      	b.n	8008ee6 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ee4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3710      	adds	r7, #16
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}
 8008ef0:	40012c00 	.word	0x40012c00
 8008ef4:	40000400 	.word	0x40000400
 8008ef8:	40000800 	.word	0x40000800
 8008efc:	40000c00 	.word	0x40000c00
 8008f00:	40013400 	.word	0x40013400
 8008f04:	40014000 	.word	0x40014000
 8008f08:	40015000 	.word	0x40015000
 8008f0c:	00010007 	.word	0x00010007

08008f10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	68db      	ldr	r3, [r3, #12]
 8008f1e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	f003 0302 	and.w	r3, r3, #2
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d020      	beq.n	8008f74 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f003 0302 	and.w	r3, r3, #2
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d01b      	beq.n	8008f74 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f06f 0202 	mvn.w	r2, #2
 8008f44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2201      	movs	r2, #1
 8008f4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	699b      	ldr	r3, [r3, #24]
 8008f52:	f003 0303 	and.w	r3, r3, #3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d003      	beq.n	8008f62 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f7f9 fbb4 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 8008f60:	e005      	b.n	8008f6e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 fa04 	bl	8009370 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fa0b 	bl	8009384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	f003 0304 	and.w	r3, r3, #4
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d020      	beq.n	8008fc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f003 0304 	and.w	r3, r3, #4
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d01b      	beq.n	8008fc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f06f 0204 	mvn.w	r2, #4
 8008f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2202      	movs	r2, #2
 8008f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d003      	beq.n	8008fae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7f9 fb8e 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 8008fac:	e005      	b.n	8008fba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f000 f9de 	bl	8009370 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f000 f9e5 	bl	8009384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	f003 0308 	and.w	r3, r3, #8
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d020      	beq.n	800900c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f003 0308 	and.w	r3, r3, #8
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d01b      	beq.n	800900c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f06f 0208 	mvn.w	r2, #8
 8008fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2204      	movs	r2, #4
 8008fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	69db      	ldr	r3, [r3, #28]
 8008fea:	f003 0303 	and.w	r3, r3, #3
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d003      	beq.n	8008ffa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f7f9 fb68 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 8008ff8:	e005      	b.n	8009006 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f000 f9b8 	bl	8009370 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 f9bf 	bl	8009384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2200      	movs	r2, #0
 800900a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	f003 0310 	and.w	r3, r3, #16
 8009012:	2b00      	cmp	r3, #0
 8009014:	d020      	beq.n	8009058 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	f003 0310 	and.w	r3, r3, #16
 800901c:	2b00      	cmp	r3, #0
 800901e:	d01b      	beq.n	8009058 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f06f 0210 	mvn.w	r2, #16
 8009028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2208      	movs	r2, #8
 800902e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	69db      	ldr	r3, [r3, #28]
 8009036:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800903a:	2b00      	cmp	r3, #0
 800903c:	d003      	beq.n	8009046 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f7f9 fb42 	bl	80026c8 <HAL_TIM_IC_CaptureCallback>
 8009044:	e005      	b.n	8009052 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 f992 	bl	8009370 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 f999 	bl	8009384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	f003 0301 	and.w	r3, r3, #1
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00c      	beq.n	800907c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f003 0301 	and.w	r3, r3, #1
 8009068:	2b00      	cmp	r3, #0
 800906a:	d007      	beq.n	800907c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f06f 0201 	mvn.w	r2, #1
 8009074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f7f8 fbfa 	bl	8001870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009082:	2b00      	cmp	r3, #0
 8009084:	d104      	bne.n	8009090 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800908c:	2b00      	cmp	r3, #0
 800908e:	d00c      	beq.n	80090aa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009096:	2b00      	cmp	r3, #0
 8009098:	d007      	beq.n	80090aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80090a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f000 fc25 	bl	80098f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d00c      	beq.n	80090ce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d007      	beq.n	80090ce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80090c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 fc1d 	bl	8009908 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d00c      	beq.n	80090f2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d007      	beq.n	80090f2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80090ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 f953 	bl	8009398 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	f003 0320 	and.w	r3, r3, #32
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d00c      	beq.n	8009116 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f003 0320 	and.w	r3, r3, #32
 8009102:	2b00      	cmp	r3, #0
 8009104:	d007      	beq.n	8009116 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f06f 0220 	mvn.w	r2, #32
 800910e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f000 fbe5 	bl	80098e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00c      	beq.n	800913a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009126:	2b00      	cmp	r3, #0
 8009128:	d007      	beq.n	800913a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 fbf1 	bl	800991c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00c      	beq.n	800915e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800914a:	2b00      	cmp	r3, #0
 800914c:	d007      	beq.n	800915e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8009156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f000 fbe9 	bl	8009930 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009164:	2b00      	cmp	r3, #0
 8009166:	d00c      	beq.n	8009182 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800916e:	2b00      	cmp	r3, #0
 8009170:	d007      	beq.n	8009182 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800917a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 fbe1 	bl	8009944 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009188:	2b00      	cmp	r3, #0
 800918a:	d00c      	beq.n	80091a6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009192:	2b00      	cmp	r3, #0
 8009194:	d007      	beq.n	80091a6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800919e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 fbd9 	bl	8009958 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80091a6:	bf00      	nop
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}

080091ae <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80091ae:	b580      	push	{r7, lr}
 80091b0:	b086      	sub	sp, #24
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	60f8      	str	r0, [r7, #12]
 80091b6:	60b9      	str	r1, [r7, #8]
 80091b8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d101      	bne.n	80091cc <HAL_TIM_IC_ConfigChannel+0x1e>
 80091c8:	2302      	movs	r3, #2
 80091ca:	e088      	b.n	80092de <HAL_TIM_IC_ConfigChannel+0x130>
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d11b      	bne.n	8009212 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80091ea:	f000 f993 	bl	8009514 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	699a      	ldr	r2, [r3, #24]
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f022 020c 	bic.w	r2, r2, #12
 80091fc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	6999      	ldr	r1, [r3, #24]
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	689a      	ldr	r2, [r3, #8]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	430a      	orrs	r2, r1
 800920e:	619a      	str	r2, [r3, #24]
 8009210:	e060      	b.n	80092d4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b04      	cmp	r3, #4
 8009216:	d11c      	bne.n	8009252 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8009228:	f000 f9e8 	bl	80095fc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	699a      	ldr	r2, [r3, #24]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800923a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	6999      	ldr	r1, [r3, #24]
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	021a      	lsls	r2, r3, #8
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	430a      	orrs	r2, r1
 800924e:	619a      	str	r2, [r3, #24]
 8009250:	e040      	b.n	80092d4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2b08      	cmp	r3, #8
 8009256:	d11b      	bne.n	8009290 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8009268:	f000 fa05 	bl	8009676 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	69da      	ldr	r2, [r3, #28]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f022 020c 	bic.w	r2, r2, #12
 800927a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	69d9      	ldr	r1, [r3, #28]
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	689a      	ldr	r2, [r3, #8]
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	430a      	orrs	r2, r1
 800928c:	61da      	str	r2, [r3, #28]
 800928e:	e021      	b.n	80092d4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b0c      	cmp	r3, #12
 8009294:	d11c      	bne.n	80092d0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80092a6:	f000 fa22 	bl	80096ee <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	69da      	ldr	r2, [r3, #28]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80092b8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	69d9      	ldr	r1, [r3, #28]
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	021a      	lsls	r2, r3, #8
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	430a      	orrs	r2, r1
 80092cc:	61da      	str	r2, [r3, #28]
 80092ce:	e001      	b.n	80092d4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80092dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3718      	adds	r7, #24
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
	...

080092e8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80092f2:	2300      	movs	r3, #0
 80092f4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	2b0c      	cmp	r3, #12
 80092fa:	d831      	bhi.n	8009360 <HAL_TIM_ReadCapturedValue+0x78>
 80092fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009304 <HAL_TIM_ReadCapturedValue+0x1c>)
 80092fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009302:	bf00      	nop
 8009304:	08009339 	.word	0x08009339
 8009308:	08009361 	.word	0x08009361
 800930c:	08009361 	.word	0x08009361
 8009310:	08009361 	.word	0x08009361
 8009314:	08009343 	.word	0x08009343
 8009318:	08009361 	.word	0x08009361
 800931c:	08009361 	.word	0x08009361
 8009320:	08009361 	.word	0x08009361
 8009324:	0800934d 	.word	0x0800934d
 8009328:	08009361 	.word	0x08009361
 800932c:	08009361 	.word	0x08009361
 8009330:	08009361 	.word	0x08009361
 8009334:	08009357 	.word	0x08009357
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800933e:	60fb      	str	r3, [r7, #12]

      break;
 8009340:	e00f      	b.n	8009362 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009348:	60fb      	str	r3, [r7, #12]

      break;
 800934a:	e00a      	b.n	8009362 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009352:	60fb      	str	r3, [r7, #12]

      break;
 8009354:	e005      	b.n	8009362 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800935c:	60fb      	str	r3, [r7, #12]

      break;
 800935e:	e000      	b.n	8009362 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009360:	bf00      	nop
  }

  return tmpreg;
 8009362:	68fb      	ldr	r3, [r7, #12]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3714      	adds	r7, #20
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr

08009370 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009378:	bf00      	nop
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009384:	b480      	push	{r7}
 8009386:	b083      	sub	sp, #12
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800938c:	bf00      	nop
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr

08009398 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009398:	b480      	push	{r7}
 800939a:	b083      	sub	sp, #12
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093a0:	bf00      	nop
 80093a2:	370c      	adds	r7, #12
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr

080093ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b085      	sub	sp, #20
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a4c      	ldr	r2, [pc, #304]	@ (80094f0 <TIM_Base_SetConfig+0x144>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d017      	beq.n	80093f4 <TIM_Base_SetConfig+0x48>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093ca:	d013      	beq.n	80093f4 <TIM_Base_SetConfig+0x48>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a49      	ldr	r2, [pc, #292]	@ (80094f4 <TIM_Base_SetConfig+0x148>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d00f      	beq.n	80093f4 <TIM_Base_SetConfig+0x48>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a48      	ldr	r2, [pc, #288]	@ (80094f8 <TIM_Base_SetConfig+0x14c>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d00b      	beq.n	80093f4 <TIM_Base_SetConfig+0x48>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4a47      	ldr	r2, [pc, #284]	@ (80094fc <TIM_Base_SetConfig+0x150>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d007      	beq.n	80093f4 <TIM_Base_SetConfig+0x48>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4a46      	ldr	r2, [pc, #280]	@ (8009500 <TIM_Base_SetConfig+0x154>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d003      	beq.n	80093f4 <TIM_Base_SetConfig+0x48>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	4a45      	ldr	r2, [pc, #276]	@ (8009504 <TIM_Base_SetConfig+0x158>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d108      	bne.n	8009406 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	4313      	orrs	r3, r2
 8009404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a39      	ldr	r2, [pc, #228]	@ (80094f0 <TIM_Base_SetConfig+0x144>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d023      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009414:	d01f      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a36      	ldr	r2, [pc, #216]	@ (80094f4 <TIM_Base_SetConfig+0x148>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d01b      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a35      	ldr	r2, [pc, #212]	@ (80094f8 <TIM_Base_SetConfig+0x14c>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d017      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a34      	ldr	r2, [pc, #208]	@ (80094fc <TIM_Base_SetConfig+0x150>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d013      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a33      	ldr	r2, [pc, #204]	@ (8009500 <TIM_Base_SetConfig+0x154>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d00f      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a33      	ldr	r2, [pc, #204]	@ (8009508 <TIM_Base_SetConfig+0x15c>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d00b      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a32      	ldr	r2, [pc, #200]	@ (800950c <TIM_Base_SetConfig+0x160>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d007      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a31      	ldr	r2, [pc, #196]	@ (8009510 <TIM_Base_SetConfig+0x164>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d003      	beq.n	8009456 <TIM_Base_SetConfig+0xaa>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a2c      	ldr	r2, [pc, #176]	@ (8009504 <TIM_Base_SetConfig+0x158>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d108      	bne.n	8009468 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800945c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	68db      	ldr	r3, [r3, #12]
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	4313      	orrs	r3, r2
 8009466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	4313      	orrs	r3, r2
 8009474:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	68fa      	ldr	r2, [r7, #12]
 800947a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	689a      	ldr	r2, [r3, #8]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	4a18      	ldr	r2, [pc, #96]	@ (80094f0 <TIM_Base_SetConfig+0x144>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d013      	beq.n	80094bc <TIM_Base_SetConfig+0x110>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a1a      	ldr	r2, [pc, #104]	@ (8009500 <TIM_Base_SetConfig+0x154>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d00f      	beq.n	80094bc <TIM_Base_SetConfig+0x110>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a1a      	ldr	r2, [pc, #104]	@ (8009508 <TIM_Base_SetConfig+0x15c>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d00b      	beq.n	80094bc <TIM_Base_SetConfig+0x110>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a19      	ldr	r2, [pc, #100]	@ (800950c <TIM_Base_SetConfig+0x160>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d007      	beq.n	80094bc <TIM_Base_SetConfig+0x110>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a18      	ldr	r2, [pc, #96]	@ (8009510 <TIM_Base_SetConfig+0x164>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d003      	beq.n	80094bc <TIM_Base_SetConfig+0x110>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a13      	ldr	r2, [pc, #76]	@ (8009504 <TIM_Base_SetConfig+0x158>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d103      	bne.n	80094c4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	691a      	ldr	r2, [r3, #16]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	f003 0301 	and.w	r3, r3, #1
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d105      	bne.n	80094e2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	691b      	ldr	r3, [r3, #16]
 80094da:	f023 0201 	bic.w	r2, r3, #1
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	611a      	str	r2, [r3, #16]
  }
}
 80094e2:	bf00      	nop
 80094e4:	3714      	adds	r7, #20
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr
 80094ee:	bf00      	nop
 80094f0:	40012c00 	.word	0x40012c00
 80094f4:	40000400 	.word	0x40000400
 80094f8:	40000800 	.word	0x40000800
 80094fc:	40000c00 	.word	0x40000c00
 8009500:	40013400 	.word	0x40013400
 8009504:	40015000 	.word	0x40015000
 8009508:	40014000 	.word	0x40014000
 800950c:	40014400 	.word	0x40014400
 8009510:	40014800 	.word	0x40014800

08009514 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009514:	b480      	push	{r7}
 8009516:	b087      	sub	sp, #28
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	60b9      	str	r1, [r7, #8]
 800951e:	607a      	str	r2, [r7, #4]
 8009520:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6a1b      	ldr	r3, [r3, #32]
 8009526:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	6a1b      	ldr	r3, [r3, #32]
 800952c:	f023 0201 	bic.w	r2, r3, #1
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	699b      	ldr	r3, [r3, #24]
 8009538:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	4a28      	ldr	r2, [pc, #160]	@ (80095e0 <TIM_TI1_SetConfig+0xcc>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d01b      	beq.n	800957a <TIM_TI1_SetConfig+0x66>
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009548:	d017      	beq.n	800957a <TIM_TI1_SetConfig+0x66>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	4a25      	ldr	r2, [pc, #148]	@ (80095e4 <TIM_TI1_SetConfig+0xd0>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d013      	beq.n	800957a <TIM_TI1_SetConfig+0x66>
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	4a24      	ldr	r2, [pc, #144]	@ (80095e8 <TIM_TI1_SetConfig+0xd4>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d00f      	beq.n	800957a <TIM_TI1_SetConfig+0x66>
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	4a23      	ldr	r2, [pc, #140]	@ (80095ec <TIM_TI1_SetConfig+0xd8>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d00b      	beq.n	800957a <TIM_TI1_SetConfig+0x66>
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	4a22      	ldr	r2, [pc, #136]	@ (80095f0 <TIM_TI1_SetConfig+0xdc>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d007      	beq.n	800957a <TIM_TI1_SetConfig+0x66>
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	4a21      	ldr	r2, [pc, #132]	@ (80095f4 <TIM_TI1_SetConfig+0xe0>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d003      	beq.n	800957a <TIM_TI1_SetConfig+0x66>
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	4a20      	ldr	r2, [pc, #128]	@ (80095f8 <TIM_TI1_SetConfig+0xe4>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d101      	bne.n	800957e <TIM_TI1_SetConfig+0x6a>
 800957a:	2301      	movs	r3, #1
 800957c:	e000      	b.n	8009580 <TIM_TI1_SetConfig+0x6c>
 800957e:	2300      	movs	r3, #0
 8009580:	2b00      	cmp	r3, #0
 8009582:	d008      	beq.n	8009596 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	f023 0303 	bic.w	r3, r3, #3
 800958a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800958c:	697a      	ldr	r2, [r7, #20]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4313      	orrs	r3, r2
 8009592:	617b      	str	r3, [r7, #20]
 8009594:	e003      	b.n	800959e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	f043 0301 	orr.w	r3, r3, #1
 800959c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80095a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	011b      	lsls	r3, r3, #4
 80095aa:	b2db      	uxtb	r3, r3
 80095ac:	697a      	ldr	r2, [r7, #20]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	f023 030a 	bic.w	r3, r3, #10
 80095b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	f003 030a 	and.w	r3, r3, #10
 80095c0:	693a      	ldr	r2, [r7, #16]
 80095c2:	4313      	orrs	r3, r2
 80095c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	697a      	ldr	r2, [r7, #20]
 80095ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	693a      	ldr	r2, [r7, #16]
 80095d0:	621a      	str	r2, [r3, #32]
}
 80095d2:	bf00      	nop
 80095d4:	371c      	adds	r7, #28
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr
 80095de:	bf00      	nop
 80095e0:	40012c00 	.word	0x40012c00
 80095e4:	40000400 	.word	0x40000400
 80095e8:	40000800 	.word	0x40000800
 80095ec:	40000c00 	.word	0x40000c00
 80095f0:	40013400 	.word	0x40013400
 80095f4:	40014000 	.word	0x40014000
 80095f8:	40015000 	.word	0x40015000

080095fc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80095fc:	b480      	push	{r7}
 80095fe:	b087      	sub	sp, #28
 8009600:	af00      	add	r7, sp, #0
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	607a      	str	r2, [r7, #4]
 8009608:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6a1b      	ldr	r3, [r3, #32]
 800960e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6a1b      	ldr	r3, [r3, #32]
 8009614:	f023 0210 	bic.w	r2, r3, #16
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	699b      	ldr	r3, [r3, #24]
 8009620:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009628:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	021b      	lsls	r3, r3, #8
 800962e:	693a      	ldr	r2, [r7, #16]
 8009630:	4313      	orrs	r3, r2
 8009632:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800963a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	031b      	lsls	r3, r3, #12
 8009640:	b29b      	uxth	r3, r3
 8009642:	693a      	ldr	r2, [r7, #16]
 8009644:	4313      	orrs	r3, r2
 8009646:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800964e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	011b      	lsls	r3, r3, #4
 8009654:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	4313      	orrs	r3, r2
 800965c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	693a      	ldr	r2, [r7, #16]
 8009662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	697a      	ldr	r2, [r7, #20]
 8009668:	621a      	str	r2, [r3, #32]
}
 800966a:	bf00      	nop
 800966c:	371c      	adds	r7, #28
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr

08009676 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009676:	b480      	push	{r7}
 8009678:	b087      	sub	sp, #28
 800967a:	af00      	add	r7, sp, #0
 800967c:	60f8      	str	r0, [r7, #12]
 800967e:	60b9      	str	r1, [r7, #8]
 8009680:	607a      	str	r2, [r7, #4]
 8009682:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6a1b      	ldr	r3, [r3, #32]
 8009688:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	6a1b      	ldr	r3, [r3, #32]
 800968e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	69db      	ldr	r3, [r3, #28]
 800969a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	f023 0303 	bic.w	r3, r3, #3
 80096a2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80096a4:	693a      	ldr	r2, [r7, #16]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	011b      	lsls	r3, r3, #4
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	693a      	ldr	r2, [r7, #16]
 80096bc:	4313      	orrs	r3, r2
 80096be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80096c6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	021b      	lsls	r3, r3, #8
 80096cc:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80096d0:	697a      	ldr	r2, [r7, #20]
 80096d2:	4313      	orrs	r3, r2
 80096d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	693a      	ldr	r2, [r7, #16]
 80096da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	697a      	ldr	r2, [r7, #20]
 80096e0:	621a      	str	r2, [r3, #32]
}
 80096e2:	bf00      	nop
 80096e4:	371c      	adds	r7, #28
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr

080096ee <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80096ee:	b480      	push	{r7}
 80096f0:	b087      	sub	sp, #28
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	60f8      	str	r0, [r7, #12]
 80096f6:	60b9      	str	r1, [r7, #8]
 80096f8:	607a      	str	r2, [r7, #4]
 80096fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6a1b      	ldr	r3, [r3, #32]
 8009700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6a1b      	ldr	r3, [r3, #32]
 8009706:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	69db      	ldr	r3, [r3, #28]
 8009712:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800971a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	021b      	lsls	r3, r3, #8
 8009720:	693a      	ldr	r2, [r7, #16]
 8009722:	4313      	orrs	r3, r2
 8009724:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800972c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	031b      	lsls	r3, r3, #12
 8009732:	b29b      	uxth	r3, r3
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	4313      	orrs	r3, r2
 8009738:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009740:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	031b      	lsls	r3, r3, #12
 8009746:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	4313      	orrs	r3, r2
 800974e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	693a      	ldr	r2, [r7, #16]
 8009754:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	697a      	ldr	r2, [r7, #20]
 800975a:	621a      	str	r2, [r3, #32]
}
 800975c:	bf00      	nop
 800975e:	371c      	adds	r7, #28
 8009760:	46bd      	mov	sp, r7
 8009762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009766:	4770      	bx	lr

08009768 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009768:	b480      	push	{r7}
 800976a:	b087      	sub	sp, #28
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	f003 031f 	and.w	r3, r3, #31
 800977a:	2201      	movs	r2, #1
 800977c:	fa02 f303 	lsl.w	r3, r2, r3
 8009780:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	6a1a      	ldr	r2, [r3, #32]
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	43db      	mvns	r3, r3
 800978a:	401a      	ands	r2, r3
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6a1a      	ldr	r2, [r3, #32]
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	f003 031f 	and.w	r3, r3, #31
 800979a:	6879      	ldr	r1, [r7, #4]
 800979c:	fa01 f303 	lsl.w	r3, r1, r3
 80097a0:	431a      	orrs	r2, r3
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	621a      	str	r2, [r3, #32]
}
 80097a6:	bf00      	nop
 80097a8:	371c      	adds	r7, #28
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr
	...

080097b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b085      	sub	sp, #20
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d101      	bne.n	80097cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80097c8:	2302      	movs	r3, #2
 80097ca:	e074      	b.n	80098b6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2201      	movs	r2, #1
 80097d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2202      	movs	r2, #2
 80097d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a34      	ldr	r2, [pc, #208]	@ (80098c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d009      	beq.n	800980a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a33      	ldr	r2, [pc, #204]	@ (80098c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d004      	beq.n	800980a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a31      	ldr	r2, [pc, #196]	@ (80098cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d108      	bne.n	800981c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009810:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	4313      	orrs	r3, r2
 800981a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009826:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	68fa      	ldr	r2, [r7, #12]
 800982e:	4313      	orrs	r3, r2
 8009830:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68fa      	ldr	r2, [r7, #12]
 8009838:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a21      	ldr	r2, [pc, #132]	@ (80098c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d022      	beq.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800984c:	d01d      	beq.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4a1f      	ldr	r2, [pc, #124]	@ (80098d0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d018      	beq.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a1d      	ldr	r2, [pc, #116]	@ (80098d4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d013      	beq.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a1c      	ldr	r2, [pc, #112]	@ (80098d8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d00e      	beq.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a15      	ldr	r2, [pc, #84]	@ (80098c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d009      	beq.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a18      	ldr	r2, [pc, #96]	@ (80098dc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d004      	beq.n	800988a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a11      	ldr	r2, [pc, #68]	@ (80098cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d10c      	bne.n	80098a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009890:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	4313      	orrs	r3, r2
 800989a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	68ba      	ldr	r2, [r7, #8]
 80098a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2201      	movs	r2, #1
 80098a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2200      	movs	r2, #0
 80098b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80098b4:	2300      	movs	r3, #0
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3714      	adds	r7, #20
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr
 80098c2:	bf00      	nop
 80098c4:	40012c00 	.word	0x40012c00
 80098c8:	40013400 	.word	0x40013400
 80098cc:	40015000 	.word	0x40015000
 80098d0:	40000400 	.word	0x40000400
 80098d4:	40000800 	.word	0x40000800
 80098d8:	40000c00 	.word	0x40000c00
 80098dc:	40014000 	.word	0x40014000

080098e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b083      	sub	sp, #12
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80098e8:	bf00      	nop
 80098ea:	370c      	adds	r7, #12
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b083      	sub	sp, #12
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80098fc:	bf00      	nop
 80098fe:	370c      	adds	r7, #12
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr

08009908 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009908:	b480      	push	{r7}
 800990a:	b083      	sub	sp, #12
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009910:	bf00      	nop
 8009912:	370c      	adds	r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009938:	bf00      	nop
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800994c:	bf00      	nop
 800994e:	370c      	adds	r7, #12
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr

08009958 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009958:	b480      	push	{r7}
 800995a:	b083      	sub	sp, #12
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009960:	bf00      	nop
 8009962:	370c      	adds	r7, #12
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr

0800996c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e042      	b.n	8009a04 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009984:	2b00      	cmp	r3, #0
 8009986:	d106      	bne.n	8009996 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f7f8 fa8d 	bl	8001eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2224      	movs	r2, #36	@ 0x24
 800999a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f022 0201 	bic.w	r2, r2, #1
 80099ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d002      	beq.n	80099bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 fb24 	bl	800a004 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 f825 	bl	8009a0c <UART_SetConfig>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d101      	bne.n	80099cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80099c8:	2301      	movs	r3, #1
 80099ca:	e01b      	b.n	8009a04 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	685a      	ldr	r2, [r3, #4]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80099da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	689a      	ldr	r2, [r3, #8]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f042 0201 	orr.w	r2, r2, #1
 80099fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 fba3 	bl	800a148 <UART_CheckIdleState>
 8009a02:	4603      	mov	r3, r0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a10:	b08c      	sub	sp, #48	@ 0x30
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a16:	2300      	movs	r3, #0
 8009a18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	689a      	ldr	r2, [r3, #8]
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	431a      	orrs	r2, r3
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	695b      	ldr	r3, [r3, #20]
 8009a2a:	431a      	orrs	r2, r3
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	69db      	ldr	r3, [r3, #28]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	4baa      	ldr	r3, [pc, #680]	@ (8009ce4 <UART_SetConfig+0x2d8>)
 8009a3c:	4013      	ands	r3, r2
 8009a3e:	697a      	ldr	r2, [r7, #20]
 8009a40:	6812      	ldr	r2, [r2, #0]
 8009a42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a44:	430b      	orrs	r3, r1
 8009a46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	68da      	ldr	r2, [r3, #12]
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	430a      	orrs	r2, r1
 8009a5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	699b      	ldr	r3, [r3, #24]
 8009a62:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a9f      	ldr	r2, [pc, #636]	@ (8009ce8 <UART_SetConfig+0x2dc>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d004      	beq.n	8009a78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	6a1b      	ldr	r3, [r3, #32]
 8009a72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a74:	4313      	orrs	r3, r2
 8009a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009a82:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009a86:	697a      	ldr	r2, [r7, #20]
 8009a88:	6812      	ldr	r2, [r2, #0]
 8009a8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a8c:	430b      	orrs	r3, r1
 8009a8e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a96:	f023 010f 	bic.w	r1, r3, #15
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	430a      	orrs	r2, r1
 8009aa4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a90      	ldr	r2, [pc, #576]	@ (8009cec <UART_SetConfig+0x2e0>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d125      	bne.n	8009afc <UART_SetConfig+0xf0>
 8009ab0:	4b8f      	ldr	r3, [pc, #572]	@ (8009cf0 <UART_SetConfig+0x2e4>)
 8009ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ab6:	f003 0303 	and.w	r3, r3, #3
 8009aba:	2b03      	cmp	r3, #3
 8009abc:	d81a      	bhi.n	8009af4 <UART_SetConfig+0xe8>
 8009abe:	a201      	add	r2, pc, #4	@ (adr r2, 8009ac4 <UART_SetConfig+0xb8>)
 8009ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac4:	08009ad5 	.word	0x08009ad5
 8009ac8:	08009ae5 	.word	0x08009ae5
 8009acc:	08009add 	.word	0x08009add
 8009ad0:	08009aed 	.word	0x08009aed
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ada:	e116      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009adc:	2302      	movs	r3, #2
 8009ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ae2:	e112      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009ae4:	2304      	movs	r3, #4
 8009ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009aea:	e10e      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009aec:	2308      	movs	r3, #8
 8009aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009af2:	e10a      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009af4:	2310      	movs	r3, #16
 8009af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009afa:	e106      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a7c      	ldr	r2, [pc, #496]	@ (8009cf4 <UART_SetConfig+0x2e8>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d138      	bne.n	8009b78 <UART_SetConfig+0x16c>
 8009b06:	4b7a      	ldr	r3, [pc, #488]	@ (8009cf0 <UART_SetConfig+0x2e4>)
 8009b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b0c:	f003 030c 	and.w	r3, r3, #12
 8009b10:	2b0c      	cmp	r3, #12
 8009b12:	d82d      	bhi.n	8009b70 <UART_SetConfig+0x164>
 8009b14:	a201      	add	r2, pc, #4	@ (adr r2, 8009b1c <UART_SetConfig+0x110>)
 8009b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b1a:	bf00      	nop
 8009b1c:	08009b51 	.word	0x08009b51
 8009b20:	08009b71 	.word	0x08009b71
 8009b24:	08009b71 	.word	0x08009b71
 8009b28:	08009b71 	.word	0x08009b71
 8009b2c:	08009b61 	.word	0x08009b61
 8009b30:	08009b71 	.word	0x08009b71
 8009b34:	08009b71 	.word	0x08009b71
 8009b38:	08009b71 	.word	0x08009b71
 8009b3c:	08009b59 	.word	0x08009b59
 8009b40:	08009b71 	.word	0x08009b71
 8009b44:	08009b71 	.word	0x08009b71
 8009b48:	08009b71 	.word	0x08009b71
 8009b4c:	08009b69 	.word	0x08009b69
 8009b50:	2300      	movs	r3, #0
 8009b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b56:	e0d8      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009b58:	2302      	movs	r3, #2
 8009b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b5e:	e0d4      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009b60:	2304      	movs	r3, #4
 8009b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b66:	e0d0      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009b68:	2308      	movs	r3, #8
 8009b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b6e:	e0cc      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009b70:	2310      	movs	r3, #16
 8009b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b76:	e0c8      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a5e      	ldr	r2, [pc, #376]	@ (8009cf8 <UART_SetConfig+0x2ec>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d125      	bne.n	8009bce <UART_SetConfig+0x1c2>
 8009b82:	4b5b      	ldr	r3, [pc, #364]	@ (8009cf0 <UART_SetConfig+0x2e4>)
 8009b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b88:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009b8c:	2b30      	cmp	r3, #48	@ 0x30
 8009b8e:	d016      	beq.n	8009bbe <UART_SetConfig+0x1b2>
 8009b90:	2b30      	cmp	r3, #48	@ 0x30
 8009b92:	d818      	bhi.n	8009bc6 <UART_SetConfig+0x1ba>
 8009b94:	2b20      	cmp	r3, #32
 8009b96:	d00a      	beq.n	8009bae <UART_SetConfig+0x1a2>
 8009b98:	2b20      	cmp	r3, #32
 8009b9a:	d814      	bhi.n	8009bc6 <UART_SetConfig+0x1ba>
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d002      	beq.n	8009ba6 <UART_SetConfig+0x19a>
 8009ba0:	2b10      	cmp	r3, #16
 8009ba2:	d008      	beq.n	8009bb6 <UART_SetConfig+0x1aa>
 8009ba4:	e00f      	b.n	8009bc6 <UART_SetConfig+0x1ba>
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bac:	e0ad      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009bae:	2302      	movs	r3, #2
 8009bb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bb4:	e0a9      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009bb6:	2304      	movs	r3, #4
 8009bb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bbc:	e0a5      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009bbe:	2308      	movs	r3, #8
 8009bc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bc4:	e0a1      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009bc6:	2310      	movs	r3, #16
 8009bc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bcc:	e09d      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a4a      	ldr	r2, [pc, #296]	@ (8009cfc <UART_SetConfig+0x2f0>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d125      	bne.n	8009c24 <UART_SetConfig+0x218>
 8009bd8:	4b45      	ldr	r3, [pc, #276]	@ (8009cf0 <UART_SetConfig+0x2e4>)
 8009bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009be2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009be4:	d016      	beq.n	8009c14 <UART_SetConfig+0x208>
 8009be6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009be8:	d818      	bhi.n	8009c1c <UART_SetConfig+0x210>
 8009bea:	2b80      	cmp	r3, #128	@ 0x80
 8009bec:	d00a      	beq.n	8009c04 <UART_SetConfig+0x1f8>
 8009bee:	2b80      	cmp	r3, #128	@ 0x80
 8009bf0:	d814      	bhi.n	8009c1c <UART_SetConfig+0x210>
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d002      	beq.n	8009bfc <UART_SetConfig+0x1f0>
 8009bf6:	2b40      	cmp	r3, #64	@ 0x40
 8009bf8:	d008      	beq.n	8009c0c <UART_SetConfig+0x200>
 8009bfa:	e00f      	b.n	8009c1c <UART_SetConfig+0x210>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c02:	e082      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c04:	2302      	movs	r3, #2
 8009c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c0a:	e07e      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c0c:	2304      	movs	r3, #4
 8009c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c12:	e07a      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c14:	2308      	movs	r3, #8
 8009c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c1a:	e076      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c1c:	2310      	movs	r3, #16
 8009c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c22:	e072      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a35      	ldr	r2, [pc, #212]	@ (8009d00 <UART_SetConfig+0x2f4>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d12a      	bne.n	8009c84 <UART_SetConfig+0x278>
 8009c2e:	4b30      	ldr	r3, [pc, #192]	@ (8009cf0 <UART_SetConfig+0x2e4>)
 8009c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009c38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c3c:	d01a      	beq.n	8009c74 <UART_SetConfig+0x268>
 8009c3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c42:	d81b      	bhi.n	8009c7c <UART_SetConfig+0x270>
 8009c44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c48:	d00c      	beq.n	8009c64 <UART_SetConfig+0x258>
 8009c4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c4e:	d815      	bhi.n	8009c7c <UART_SetConfig+0x270>
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d003      	beq.n	8009c5c <UART_SetConfig+0x250>
 8009c54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c58:	d008      	beq.n	8009c6c <UART_SetConfig+0x260>
 8009c5a:	e00f      	b.n	8009c7c <UART_SetConfig+0x270>
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c62:	e052      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c64:	2302      	movs	r3, #2
 8009c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c6a:	e04e      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c6c:	2304      	movs	r3, #4
 8009c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c72:	e04a      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c74:	2308      	movs	r3, #8
 8009c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c7a:	e046      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c7c:	2310      	movs	r3, #16
 8009c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c82:	e042      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a17      	ldr	r2, [pc, #92]	@ (8009ce8 <UART_SetConfig+0x2dc>)
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d13a      	bne.n	8009d04 <UART_SetConfig+0x2f8>
 8009c8e:	4b18      	ldr	r3, [pc, #96]	@ (8009cf0 <UART_SetConfig+0x2e4>)
 8009c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009c98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c9c:	d01a      	beq.n	8009cd4 <UART_SetConfig+0x2c8>
 8009c9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ca2:	d81b      	bhi.n	8009cdc <UART_SetConfig+0x2d0>
 8009ca4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ca8:	d00c      	beq.n	8009cc4 <UART_SetConfig+0x2b8>
 8009caa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cae:	d815      	bhi.n	8009cdc <UART_SetConfig+0x2d0>
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d003      	beq.n	8009cbc <UART_SetConfig+0x2b0>
 8009cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cb8:	d008      	beq.n	8009ccc <UART_SetConfig+0x2c0>
 8009cba:	e00f      	b.n	8009cdc <UART_SetConfig+0x2d0>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cc2:	e022      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009cc4:	2302      	movs	r3, #2
 8009cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cca:	e01e      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009ccc:	2304      	movs	r3, #4
 8009cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cd2:	e01a      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009cd4:	2308      	movs	r3, #8
 8009cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cda:	e016      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009cdc:	2310      	movs	r3, #16
 8009cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ce2:	e012      	b.n	8009d0a <UART_SetConfig+0x2fe>
 8009ce4:	cfff69f3 	.word	0xcfff69f3
 8009ce8:	40008000 	.word	0x40008000
 8009cec:	40013800 	.word	0x40013800
 8009cf0:	40021000 	.word	0x40021000
 8009cf4:	40004400 	.word	0x40004400
 8009cf8:	40004800 	.word	0x40004800
 8009cfc:	40004c00 	.word	0x40004c00
 8009d00:	40005000 	.word	0x40005000
 8009d04:	2310      	movs	r3, #16
 8009d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4aae      	ldr	r2, [pc, #696]	@ (8009fc8 <UART_SetConfig+0x5bc>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	f040 8097 	bne.w	8009e44 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009d16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009d1a:	2b08      	cmp	r3, #8
 8009d1c:	d823      	bhi.n	8009d66 <UART_SetConfig+0x35a>
 8009d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d24 <UART_SetConfig+0x318>)
 8009d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d24:	08009d49 	.word	0x08009d49
 8009d28:	08009d67 	.word	0x08009d67
 8009d2c:	08009d51 	.word	0x08009d51
 8009d30:	08009d67 	.word	0x08009d67
 8009d34:	08009d57 	.word	0x08009d57
 8009d38:	08009d67 	.word	0x08009d67
 8009d3c:	08009d67 	.word	0x08009d67
 8009d40:	08009d67 	.word	0x08009d67
 8009d44:	08009d5f 	.word	0x08009d5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d48:	f7fe f9b0 	bl	80080ac <HAL_RCC_GetPCLK1Freq>
 8009d4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d4e:	e010      	b.n	8009d72 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d50:	4b9e      	ldr	r3, [pc, #632]	@ (8009fcc <UART_SetConfig+0x5c0>)
 8009d52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d54:	e00d      	b.n	8009d72 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d56:	f7fe f93b 	bl	8007fd0 <HAL_RCC_GetSysClockFreq>
 8009d5a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d5c:	e009      	b.n	8009d72 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d64:	e005      	b.n	8009d72 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009d66:	2300      	movs	r3, #0
 8009d68:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	f000 8130 	beq.w	8009fda <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d7e:	4a94      	ldr	r2, [pc, #592]	@ (8009fd0 <UART_SetConfig+0x5c4>)
 8009d80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d84:	461a      	mov	r2, r3
 8009d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d88:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d8c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	685a      	ldr	r2, [r3, #4]
 8009d92:	4613      	mov	r3, r2
 8009d94:	005b      	lsls	r3, r3, #1
 8009d96:	4413      	add	r3, r2
 8009d98:	69ba      	ldr	r2, [r7, #24]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d305      	bcc.n	8009daa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009da4:	69ba      	ldr	r2, [r7, #24]
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d903      	bls.n	8009db2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009daa:	2301      	movs	r3, #1
 8009dac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009db0:	e113      	b.n	8009fda <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db4:	2200      	movs	r2, #0
 8009db6:	60bb      	str	r3, [r7, #8]
 8009db8:	60fa      	str	r2, [r7, #12]
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dbe:	4a84      	ldr	r2, [pc, #528]	@ (8009fd0 <UART_SetConfig+0x5c4>)
 8009dc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	603b      	str	r3, [r7, #0]
 8009dca:	607a      	str	r2, [r7, #4]
 8009dcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009dd4:	f7f6 fd1c 	bl	8000810 <__aeabi_uldivmod>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	460b      	mov	r3, r1
 8009ddc:	4610      	mov	r0, r2
 8009dde:	4619      	mov	r1, r3
 8009de0:	f04f 0200 	mov.w	r2, #0
 8009de4:	f04f 0300 	mov.w	r3, #0
 8009de8:	020b      	lsls	r3, r1, #8
 8009dea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009dee:	0202      	lsls	r2, r0, #8
 8009df0:	6979      	ldr	r1, [r7, #20]
 8009df2:	6849      	ldr	r1, [r1, #4]
 8009df4:	0849      	lsrs	r1, r1, #1
 8009df6:	2000      	movs	r0, #0
 8009df8:	460c      	mov	r4, r1
 8009dfa:	4605      	mov	r5, r0
 8009dfc:	eb12 0804 	adds.w	r8, r2, r4
 8009e00:	eb43 0905 	adc.w	r9, r3, r5
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	469a      	mov	sl, r3
 8009e0c:	4693      	mov	fp, r2
 8009e0e:	4652      	mov	r2, sl
 8009e10:	465b      	mov	r3, fp
 8009e12:	4640      	mov	r0, r8
 8009e14:	4649      	mov	r1, r9
 8009e16:	f7f6 fcfb 	bl	8000810 <__aeabi_uldivmod>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	4613      	mov	r3, r2
 8009e20:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e22:	6a3b      	ldr	r3, [r7, #32]
 8009e24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e28:	d308      	bcc.n	8009e3c <UART_SetConfig+0x430>
 8009e2a:	6a3b      	ldr	r3, [r7, #32]
 8009e2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e30:	d204      	bcs.n	8009e3c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	6a3a      	ldr	r2, [r7, #32]
 8009e38:	60da      	str	r2, [r3, #12]
 8009e3a:	e0ce      	b.n	8009fda <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009e42:	e0ca      	b.n	8009fda <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	69db      	ldr	r3, [r3, #28]
 8009e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e4c:	d166      	bne.n	8009f1c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009e4e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e52:	2b08      	cmp	r3, #8
 8009e54:	d827      	bhi.n	8009ea6 <UART_SetConfig+0x49a>
 8009e56:	a201      	add	r2, pc, #4	@ (adr r2, 8009e5c <UART_SetConfig+0x450>)
 8009e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e5c:	08009e81 	.word	0x08009e81
 8009e60:	08009e89 	.word	0x08009e89
 8009e64:	08009e91 	.word	0x08009e91
 8009e68:	08009ea7 	.word	0x08009ea7
 8009e6c:	08009e97 	.word	0x08009e97
 8009e70:	08009ea7 	.word	0x08009ea7
 8009e74:	08009ea7 	.word	0x08009ea7
 8009e78:	08009ea7 	.word	0x08009ea7
 8009e7c:	08009e9f 	.word	0x08009e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e80:	f7fe f914 	bl	80080ac <HAL_RCC_GetPCLK1Freq>
 8009e84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e86:	e014      	b.n	8009eb2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e88:	f7fe f926 	bl	80080d8 <HAL_RCC_GetPCLK2Freq>
 8009e8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e8e:	e010      	b.n	8009eb2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e90:	4b4e      	ldr	r3, [pc, #312]	@ (8009fcc <UART_SetConfig+0x5c0>)
 8009e92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e94:	e00d      	b.n	8009eb2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e96:	f7fe f89b 	bl	8007fd0 <HAL_RCC_GetSysClockFreq>
 8009e9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e9c:	e009      	b.n	8009eb2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ea2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ea4:	e005      	b.n	8009eb2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009eb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	f000 8090 	beq.w	8009fda <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ebe:	4a44      	ldr	r2, [pc, #272]	@ (8009fd0 <UART_SetConfig+0x5c4>)
 8009ec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec8:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ecc:	005a      	lsls	r2, r3, #1
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	085b      	lsrs	r3, r3, #1
 8009ed4:	441a      	add	r2, r3
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ede:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ee0:	6a3b      	ldr	r3, [r7, #32]
 8009ee2:	2b0f      	cmp	r3, #15
 8009ee4:	d916      	bls.n	8009f14 <UART_SetConfig+0x508>
 8009ee6:	6a3b      	ldr	r3, [r7, #32]
 8009ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009eec:	d212      	bcs.n	8009f14 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009eee:	6a3b      	ldr	r3, [r7, #32]
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	f023 030f 	bic.w	r3, r3, #15
 8009ef6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ef8:	6a3b      	ldr	r3, [r7, #32]
 8009efa:	085b      	lsrs	r3, r3, #1
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	f003 0307 	and.w	r3, r3, #7
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	8bfb      	ldrh	r3, [r7, #30]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	8bfa      	ldrh	r2, [r7, #30]
 8009f10:	60da      	str	r2, [r3, #12]
 8009f12:	e062      	b.n	8009fda <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009f1a:	e05e      	b.n	8009fda <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009f20:	2b08      	cmp	r3, #8
 8009f22:	d828      	bhi.n	8009f76 <UART_SetConfig+0x56a>
 8009f24:	a201      	add	r2, pc, #4	@ (adr r2, 8009f2c <UART_SetConfig+0x520>)
 8009f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f2a:	bf00      	nop
 8009f2c:	08009f51 	.word	0x08009f51
 8009f30:	08009f59 	.word	0x08009f59
 8009f34:	08009f61 	.word	0x08009f61
 8009f38:	08009f77 	.word	0x08009f77
 8009f3c:	08009f67 	.word	0x08009f67
 8009f40:	08009f77 	.word	0x08009f77
 8009f44:	08009f77 	.word	0x08009f77
 8009f48:	08009f77 	.word	0x08009f77
 8009f4c:	08009f6f 	.word	0x08009f6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f50:	f7fe f8ac 	bl	80080ac <HAL_RCC_GetPCLK1Freq>
 8009f54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f56:	e014      	b.n	8009f82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f58:	f7fe f8be 	bl	80080d8 <HAL_RCC_GetPCLK2Freq>
 8009f5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f5e:	e010      	b.n	8009f82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f60:	4b1a      	ldr	r3, [pc, #104]	@ (8009fcc <UART_SetConfig+0x5c0>)
 8009f62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f64:	e00d      	b.n	8009f82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f66:	f7fe f833 	bl	8007fd0 <HAL_RCC_GetSysClockFreq>
 8009f6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f6c:	e009      	b.n	8009f82 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f74:	e005      	b.n	8009f82 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009f76:	2300      	movs	r3, #0
 8009f78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f80:	bf00      	nop
    }

    if (pclk != 0U)
 8009f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d028      	beq.n	8009fda <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f8c:	4a10      	ldr	r2, [pc, #64]	@ (8009fd0 <UART_SetConfig+0x5c4>)
 8009f8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f92:	461a      	mov	r2, r3
 8009f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f96:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	085b      	lsrs	r3, r3, #1
 8009fa0:	441a      	add	r2, r3
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009faa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fac:	6a3b      	ldr	r3, [r7, #32]
 8009fae:	2b0f      	cmp	r3, #15
 8009fb0:	d910      	bls.n	8009fd4 <UART_SetConfig+0x5c8>
 8009fb2:	6a3b      	ldr	r3, [r7, #32]
 8009fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fb8:	d20c      	bcs.n	8009fd4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009fba:	6a3b      	ldr	r3, [r7, #32]
 8009fbc:	b29a      	uxth	r2, r3
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	60da      	str	r2, [r3, #12]
 8009fc4:	e009      	b.n	8009fda <UART_SetConfig+0x5ce>
 8009fc6:	bf00      	nop
 8009fc8:	40008000 	.word	0x40008000
 8009fcc:	00f42400 	.word	0x00f42400
 8009fd0:	0800cb7c 	.word	0x0800cb7c
      }
      else
      {
        ret = HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	2200      	movs	r2, #0
 8009fee:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009ff6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3730      	adds	r7, #48	@ 0x30
 8009ffe:	46bd      	mov	sp, r7
 800a000:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a004 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a010:	f003 0308 	and.w	r3, r3, #8
 800a014:	2b00      	cmp	r3, #0
 800a016:	d00a      	beq.n	800a02e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	430a      	orrs	r2, r1
 800a02c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a032:	f003 0301 	and.w	r3, r3, #1
 800a036:	2b00      	cmp	r3, #0
 800a038:	d00a      	beq.n	800a050 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	430a      	orrs	r2, r1
 800a04e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a054:	f003 0302 	and.w	r3, r3, #2
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d00a      	beq.n	800a072 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	430a      	orrs	r2, r1
 800a070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a076:	f003 0304 	and.w	r3, r3, #4
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00a      	beq.n	800a094 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	430a      	orrs	r2, r1
 800a092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a098:	f003 0310 	and.w	r3, r3, #16
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d00a      	beq.n	800a0b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	689b      	ldr	r3, [r3, #8]
 800a0a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ba:	f003 0320 	and.w	r3, r3, #32
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00a      	beq.n	800a0d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	430a      	orrs	r2, r1
 800a0d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d01a      	beq.n	800a11a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a102:	d10a      	bne.n	800a11a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	430a      	orrs	r2, r1
 800a118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a11e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a122:	2b00      	cmp	r3, #0
 800a124:	d00a      	beq.n	800a13c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	430a      	orrs	r2, r1
 800a13a:	605a      	str	r2, [r3, #4]
  }
}
 800a13c:	bf00      	nop
 800a13e:	370c      	adds	r7, #12
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b098      	sub	sp, #96	@ 0x60
 800a14c:	af02      	add	r7, sp, #8
 800a14e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2200      	movs	r2, #0
 800a154:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a158:	f7f8 ffa4 	bl	80030a4 <HAL_GetTick>
 800a15c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f003 0308 	and.w	r3, r3, #8
 800a168:	2b08      	cmp	r3, #8
 800a16a:	d12f      	bne.n	800a1cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a16c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a170:	9300      	str	r3, [sp, #0]
 800a172:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a174:	2200      	movs	r2, #0
 800a176:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 f88e 	bl	800a29c <UART_WaitOnFlagUntilTimeout>
 800a180:	4603      	mov	r3, r0
 800a182:	2b00      	cmp	r3, #0
 800a184:	d022      	beq.n	800a1cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a18e:	e853 3f00 	ldrex	r3, [r3]
 800a192:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a196:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a19a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1ac:	e841 2300 	strex	r3, r2, [r1]
 800a1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d1e6      	bne.n	800a186 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2220      	movs	r2, #32
 800a1bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1c8:	2303      	movs	r3, #3
 800a1ca:	e063      	b.n	800a294 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 0304 	and.w	r3, r3, #4
 800a1d6:	2b04      	cmp	r3, #4
 800a1d8:	d149      	bne.n	800a26e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a1de:	9300      	str	r3, [sp, #0]
 800a1e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 f857 	bl	800a29c <UART_WaitOnFlagUntilTimeout>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d03c      	beq.n	800a26e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1fc:	e853 3f00 	ldrex	r3, [r3]
 800a200:	623b      	str	r3, [r7, #32]
   return(result);
 800a202:	6a3b      	ldr	r3, [r7, #32]
 800a204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	461a      	mov	r2, r3
 800a210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a212:	633b      	str	r3, [r7, #48]	@ 0x30
 800a214:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a216:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a218:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a21a:	e841 2300 	strex	r3, r2, [r1]
 800a21e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a222:	2b00      	cmp	r3, #0
 800a224:	d1e6      	bne.n	800a1f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	3308      	adds	r3, #8
 800a22c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	e853 3f00 	ldrex	r3, [r3]
 800a234:	60fb      	str	r3, [r7, #12]
   return(result);
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	f023 0301 	bic.w	r3, r3, #1
 800a23c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	3308      	adds	r3, #8
 800a244:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a246:	61fa      	str	r2, [r7, #28]
 800a248:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24a:	69b9      	ldr	r1, [r7, #24]
 800a24c:	69fa      	ldr	r2, [r7, #28]
 800a24e:	e841 2300 	strex	r3, r2, [r1]
 800a252:	617b      	str	r3, [r7, #20]
   return(result);
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d1e5      	bne.n	800a226 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2220      	movs	r2, #32
 800a25e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2200      	movs	r2, #0
 800a266:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a26a:	2303      	movs	r3, #3
 800a26c:	e012      	b.n	800a294 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2220      	movs	r2, #32
 800a272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2220      	movs	r2, #32
 800a27a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2200      	movs	r2, #0
 800a28e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a292:	2300      	movs	r3, #0
}
 800a294:	4618      	mov	r0, r3
 800a296:	3758      	adds	r7, #88	@ 0x58
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	60f8      	str	r0, [r7, #12]
 800a2a4:	60b9      	str	r1, [r7, #8]
 800a2a6:	603b      	str	r3, [r7, #0]
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2ac:	e04f      	b.n	800a34e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2ae:	69bb      	ldr	r3, [r7, #24]
 800a2b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2b4:	d04b      	beq.n	800a34e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2b6:	f7f8 fef5 	bl	80030a4 <HAL_GetTick>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	1ad3      	subs	r3, r2, r3
 800a2c0:	69ba      	ldr	r2, [r7, #24]
 800a2c2:	429a      	cmp	r2, r3
 800a2c4:	d302      	bcc.n	800a2cc <UART_WaitOnFlagUntilTimeout+0x30>
 800a2c6:	69bb      	ldr	r3, [r7, #24]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d101      	bne.n	800a2d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a2cc:	2303      	movs	r3, #3
 800a2ce:	e04e      	b.n	800a36e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f003 0304 	and.w	r3, r3, #4
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d037      	beq.n	800a34e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	2b80      	cmp	r3, #128	@ 0x80
 800a2e2:	d034      	beq.n	800a34e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	2b40      	cmp	r3, #64	@ 0x40
 800a2e8:	d031      	beq.n	800a34e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	69db      	ldr	r3, [r3, #28]
 800a2f0:	f003 0308 	and.w	r3, r3, #8
 800a2f4:	2b08      	cmp	r3, #8
 800a2f6:	d110      	bne.n	800a31a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	2208      	movs	r2, #8
 800a2fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a300:	68f8      	ldr	r0, [r7, #12]
 800a302:	f000 f838 	bl	800a376 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2208      	movs	r2, #8
 800a30a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2200      	movs	r2, #0
 800a312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a316:	2301      	movs	r3, #1
 800a318:	e029      	b.n	800a36e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	69db      	ldr	r3, [r3, #28]
 800a320:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a324:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a328:	d111      	bne.n	800a34e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a332:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	f000 f81e 	bl	800a376 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2220      	movs	r2, #32
 800a33e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2200      	movs	r2, #0
 800a346:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a34a:	2303      	movs	r3, #3
 800a34c:	e00f      	b.n	800a36e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	69da      	ldr	r2, [r3, #28]
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	4013      	ands	r3, r2
 800a358:	68ba      	ldr	r2, [r7, #8]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	bf0c      	ite	eq
 800a35e:	2301      	moveq	r3, #1
 800a360:	2300      	movne	r3, #0
 800a362:	b2db      	uxtb	r3, r3
 800a364:	461a      	mov	r2, r3
 800a366:	79fb      	ldrb	r3, [r7, #7]
 800a368:	429a      	cmp	r2, r3
 800a36a:	d0a0      	beq.n	800a2ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}

0800a376 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a376:	b480      	push	{r7}
 800a378:	b095      	sub	sp, #84	@ 0x54
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a386:	e853 3f00 	ldrex	r3, [r3]
 800a38a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a38c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a392:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	461a      	mov	r2, r3
 800a39a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a39c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a39e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a3a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a3a4:	e841 2300 	strex	r3, r2, [r1]
 800a3a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d1e6      	bne.n	800a37e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	3308      	adds	r3, #8
 800a3b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b8:	6a3b      	ldr	r3, [r7, #32]
 800a3ba:	e853 3f00 	ldrex	r3, [r3]
 800a3be:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3c0:	69fb      	ldr	r3, [r7, #28]
 800a3c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3c6:	f023 0301 	bic.w	r3, r3, #1
 800a3ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	3308      	adds	r3, #8
 800a3d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a3dc:	e841 2300 	strex	r3, r2, [r1]
 800a3e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d1e3      	bne.n	800a3b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d118      	bne.n	800a422 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	e853 3f00 	ldrex	r3, [r3]
 800a3fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	f023 0310 	bic.w	r3, r3, #16
 800a404:	647b      	str	r3, [r7, #68]	@ 0x44
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	461a      	mov	r2, r3
 800a40c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a40e:	61bb      	str	r3, [r7, #24]
 800a410:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a412:	6979      	ldr	r1, [r7, #20]
 800a414:	69ba      	ldr	r2, [r7, #24]
 800a416:	e841 2300 	strex	r3, r2, [r1]
 800a41a:	613b      	str	r3, [r7, #16]
   return(result);
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d1e6      	bne.n	800a3f0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2220      	movs	r2, #32
 800a426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2200      	movs	r2, #0
 800a434:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a436:	bf00      	nop
 800a438:	3754      	adds	r7, #84	@ 0x54
 800a43a:	46bd      	mov	sp, r7
 800a43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a440:	4770      	bx	lr

0800a442 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a442:	b480      	push	{r7}
 800a444:	b085      	sub	sp, #20
 800a446:	af00      	add	r7, sp, #0
 800a448:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a450:	2b01      	cmp	r3, #1
 800a452:	d101      	bne.n	800a458 <HAL_UARTEx_DisableFifoMode+0x16>
 800a454:	2302      	movs	r3, #2
 800a456:	e027      	b.n	800a4a8 <HAL_UARTEx_DisableFifoMode+0x66>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2224      	movs	r2, #36	@ 0x24
 800a464:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f022 0201 	bic.w	r2, r2, #1
 800a47e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a486:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2200      	movs	r2, #0
 800a48c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	68fa      	ldr	r2, [r7, #12]
 800a494:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2220      	movs	r2, #32
 800a49a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4a6:	2300      	movs	r3, #0
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3714      	adds	r7, #20
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr

0800a4b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b084      	sub	sp, #16
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4c4:	2b01      	cmp	r3, #1
 800a4c6:	d101      	bne.n	800a4cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	e02d      	b.n	800a528 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2224      	movs	r2, #36	@ 0x24
 800a4d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f022 0201 	bic.w	r2, r2, #1
 800a4f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	430a      	orrs	r2, r1
 800a506:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 f84f 	bl	800a5ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	68fa      	ldr	r2, [r7, #12]
 800a514:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2220      	movs	r2, #32
 800a51a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2200      	movs	r2, #0
 800a522:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a526:	2300      	movs	r3, #0
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3710      	adds	r7, #16
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}

0800a530 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b084      	sub	sp, #16
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a540:	2b01      	cmp	r3, #1
 800a542:	d101      	bne.n	800a548 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a544:	2302      	movs	r3, #2
 800a546:	e02d      	b.n	800a5a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2201      	movs	r2, #1
 800a54c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2224      	movs	r2, #36	@ 0x24
 800a554:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	681a      	ldr	r2, [r3, #0]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f022 0201 	bic.w	r2, r2, #1
 800a56e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	683a      	ldr	r2, [r7, #0]
 800a580:	430a      	orrs	r2, r1
 800a582:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f000 f811 	bl	800a5ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	68fa      	ldr	r2, [r7, #12]
 800a590:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2220      	movs	r2, #32
 800a596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2200      	movs	r2, #0
 800a59e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3710      	adds	r7, #16
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d108      	bne.n	800a5ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a5cc:	e031      	b.n	800a632 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a5ce:	2308      	movs	r3, #8
 800a5d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a5d2:	2308      	movs	r3, #8
 800a5d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	689b      	ldr	r3, [r3, #8]
 800a5dc:	0e5b      	lsrs	r3, r3, #25
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	f003 0307 	and.w	r3, r3, #7
 800a5e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	0f5b      	lsrs	r3, r3, #29
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	f003 0307 	and.w	r3, r3, #7
 800a5f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5f6:	7bbb      	ldrb	r3, [r7, #14]
 800a5f8:	7b3a      	ldrb	r2, [r7, #12]
 800a5fa:	4911      	ldr	r1, [pc, #68]	@ (800a640 <UARTEx_SetNbDataToProcess+0x94>)
 800a5fc:	5c8a      	ldrb	r2, [r1, r2]
 800a5fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a602:	7b3a      	ldrb	r2, [r7, #12]
 800a604:	490f      	ldr	r1, [pc, #60]	@ (800a644 <UARTEx_SetNbDataToProcess+0x98>)
 800a606:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a608:	fb93 f3f2 	sdiv	r3, r3, r2
 800a60c:	b29a      	uxth	r2, r3
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a614:	7bfb      	ldrb	r3, [r7, #15]
 800a616:	7b7a      	ldrb	r2, [r7, #13]
 800a618:	4909      	ldr	r1, [pc, #36]	@ (800a640 <UARTEx_SetNbDataToProcess+0x94>)
 800a61a:	5c8a      	ldrb	r2, [r1, r2]
 800a61c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a620:	7b7a      	ldrb	r2, [r7, #13]
 800a622:	4908      	ldr	r1, [pc, #32]	@ (800a644 <UARTEx_SetNbDataToProcess+0x98>)
 800a624:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a626:	fb93 f3f2 	sdiv	r3, r3, r2
 800a62a:	b29a      	uxth	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a632:	bf00      	nop
 800a634:	3714      	adds	r7, #20
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
 800a63e:	bf00      	nop
 800a640:	0800cb94 	.word	0x0800cb94
 800a644:	0800cb9c 	.word	0x0800cb9c

0800a648 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b096      	sub	sp, #88	@ 0x58
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	60f8      	str	r0, [r7, #12]
 800a650:	60b9      	str	r1, [r7, #8]
 800a652:	607a      	str	r2, [r7, #4]
 800a654:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	3303      	adds	r3, #3
 800a65a:	f023 0303 	bic.w	r3, r3, #3
 800a65e:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a660:	f3ef 8310 	mrs	r3, PRIMASK
 800a664:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 800a666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800a668:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800a66a:	b672      	cpsid	i
#endif
    return(int_posture);
 800a66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800a66e:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a670:	4b55      	ldr	r3, [pc, #340]	@ (800a7c8 <_tx_byte_allocate+0x180>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800a676:	2300      	movs	r3, #0
 800a678:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a67e:	621a      	str	r2, [r3, #32]
 800a680:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a682:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a686:	f383 8810 	msr	PRIMASK, r3
}
 800a68a:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800a68c:	6879      	ldr	r1, [r7, #4]
 800a68e:	68f8      	ldr	r0, [r7, #12]
 800a690:	f000 f9b2 	bl	800a9f8 <_tx_byte_pool_search>
 800a694:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a696:	f3ef 8310 	mrs	r3, PRIMASK
 800a69a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800a69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800a69e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800a6a0:	b672      	cpsid	i
    return(int_posture);
 800a6a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800a6a4:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800a6a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d002      	beq.n	800a6b2 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6b0:	e006      	b.n	800a6c0 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	6a1b      	ldr	r3, [r3, #32]
 800a6b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d101      	bne.n	800a6c0 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800a6bc:	2301      	movs	r3, #1
 800a6be:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800a6c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d0d9      	beq.n	800a67a <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6ca:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800a6cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d008      	beq.n	800a6e4 <_tx_byte_allocate+0x9c>
 800a6d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a6d4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a6d6:	6a3b      	ldr	r3, [r7, #32]
 800a6d8:	f383 8810 	msr	PRIMASK, r3
}
 800a6dc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	653b      	str	r3, [r7, #80]	@ 0x50
 800a6e2:	e06c      	b.n	800a7be <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d061      	beq.n	800a7ae <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800a6ea:	4b38      	ldr	r3, [pc, #224]	@ (800a7cc <_tx_byte_allocate+0x184>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d007      	beq.n	800a702 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800a6f2:	2310      	movs	r3, #16
 800a6f4:	653b      	str	r3, [r7, #80]	@ 0x50
 800a6f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a6f8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a6fa:	69fb      	ldr	r3, [r7, #28]
 800a6fc:	f383 8810 	msr	PRIMASK, r3
}
 800a700:	e05d      	b.n	800a7be <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800a702:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a704:	4a32      	ldr	r2, [pc, #200]	@ (800a7d0 <_tx_byte_allocate+0x188>)
 800a706:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800a708:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800a70e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a710:	68ba      	ldr	r2, [r7, #8]
 800a712:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800a714:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800a71a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a71c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a720:	1c5a      	adds	r2, r3, #1
 800a722:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a724:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a72c:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a732:	1c5a      	adds	r2, r3, #1
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a738:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d109      	bne.n	800a752 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a742:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a744:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a746:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a748:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a74a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a74c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a74e:	675a      	str	r2, [r3, #116]	@ 0x74
 800a750:	e011      	b.n	800a776 <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a756:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a758:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a75a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a75c:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a75e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a760:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a762:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a764:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a766:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a768:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a76e:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a772:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a774:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800a776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a778:	2209      	movs	r2, #9
 800a77a:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a77c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a77e:	2201      	movs	r2, #1
 800a780:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800a782:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a784:	683a      	ldr	r2, [r7, #0]
 800a786:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a788:	4b10      	ldr	r3, [pc, #64]	@ (800a7cc <_tx_byte_allocate+0x184>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	3301      	adds	r3, #1
 800a78e:	4a0f      	ldr	r2, [pc, #60]	@ (800a7cc <_tx_byte_allocate+0x184>)
 800a790:	6013      	str	r3, [r2, #0]
 800a792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a794:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a796:	69bb      	ldr	r3, [r7, #24]
 800a798:	f383 8810 	msr	PRIMASK, r3
}
 800a79c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800a79e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800a7a0:	f000 ff96 	bl	800b6d0 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800a7a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a7a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a7aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a7ac:	e007      	b.n	800a7be <_tx_byte_allocate+0x176>
 800a7ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7b0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	f383 8810 	msr	PRIMASK, r3
}
 800a7b8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800a7ba:	2310      	movs	r3, #16
 800a7bc:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800a7be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3758      	adds	r7, #88	@ 0x58
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bd80      	pop	{r7, pc}
 800a7c8:	20010b24 	.word	0x20010b24
 800a7cc:	20010bbc 	.word	0x20010bbc
 800a7d0:	0800a7d5 	.word	0x0800a7d5

0800a7d4 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b08e      	sub	sp, #56	@ 0x38
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a7de:	f3ef 8310 	mrs	r3, PRIMASK
 800a7e2:	623b      	str	r3, [r7, #32]
    return(posture);
 800a7e4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800a7e6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a7e8:	b672      	cpsid	i
    return(int_posture);
 800a7ea:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800a7ec:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a7f2:	4a33      	ldr	r2, [pc, #204]	@ (800a8c0 <_tx_byte_pool_cleanup+0xec>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d158      	bne.n	800a8aa <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a7fe:	683a      	ldr	r2, [r7, #0]
 800a800:	429a      	cmp	r2, r3
 800a802:	d152      	bne.n	800a8aa <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a808:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800a80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d04c      	beq.n	800a8aa <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800a810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a2b      	ldr	r2, [pc, #172]	@ (800a8c4 <_tx_byte_pool_cleanup+0xf0>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d147      	bne.n	800a8aa <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800a81a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a81c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d043      	beq.n	800a8aa <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800a828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a82a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a82c:	1e5a      	subs	r2, r3, #1
 800a82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a830:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800a832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a836:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800a838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d103      	bne.n	800a846 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800a83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a840:	2200      	movs	r2, #0
 800a842:	625a      	str	r2, [r3, #36]	@ 0x24
 800a844:	e013      	b.n	800a86e <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a84a:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a850:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a856:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800a858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a85a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a85c:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800a85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a862:	687a      	ldr	r2, [r7, #4]
 800a864:	429a      	cmp	r2, r3
 800a866:	d102      	bne.n	800a86e <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800a868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a86c:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a872:	2b09      	cmp	r3, #9
 800a874:	d119      	bne.n	800a8aa <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2210      	movs	r2, #16
 800a87a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a87e:	4b12      	ldr	r3, [pc, #72]	@ (800a8c8 <_tx_byte_pool_cleanup+0xf4>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	3301      	adds	r3, #1
 800a884:	4a10      	ldr	r2, [pc, #64]	@ (800a8c8 <_tx_byte_pool_cleanup+0xf4>)
 800a886:	6013      	str	r3, [r2, #0]
 800a888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a88a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	f383 8810 	msr	PRIMASK, r3
}
 800a892:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 fe1b 	bl	800b4d0 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a89a:	f3ef 8310 	mrs	r3, PRIMASK
 800a89e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a8a0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a8a2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a8a4:	b672      	cpsid	i
    return(int_posture);
 800a8a6:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800a8a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8ac:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	f383 8810 	msr	PRIMASK, r3
}
 800a8b4:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800a8b6:	bf00      	nop
 800a8b8:	3738      	adds	r7, #56	@ 0x38
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	bf00      	nop
 800a8c0:	0800a7d5 	.word	0x0800a7d5
 800a8c4:	42595445 	.word	0x42595445
 800a8c8:	20010bbc 	.word	0x20010bbc

0800a8cc <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b08e      	sub	sp, #56	@ 0x38
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800a8da:	2234      	movs	r2, #52	@ 0x34
 800a8dc:	2100      	movs	r1, #0
 800a8de:	68f8      	ldr	r0, [r7, #12]
 800a8e0:	f002 f84c 	bl	800c97c <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	f023 0303 	bic.w	r3, r3, #3
 800a8ea:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	68ba      	ldr	r2, [r7, #8]
 800a8f0:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	683a      	ldr	r2, [r7, #0]
 800a8fc:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	687a      	ldr	r2, [r7, #4]
 800a902:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	f1a3 0208 	sub.w	r2, r3, #8
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2202      	movs	r2, #2
 800a918:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800a91e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	4413      	add	r3, r2
 800a924:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800a926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a928:	3b04      	subs	r3, #4
 800a92a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800a930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a932:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800a934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a938:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800a93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a93c:	3b04      	subs	r3, #4
 800a93e:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800a940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a942:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a946:	687a      	ldr	r2, [r7, #4]
 800a948:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800a94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a950:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800a952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a954:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a956:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800a95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a95e:	3304      	adds	r3, #4
 800a960:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800a962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a964:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800a966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a968:	4a1f      	ldr	r2, [pc, #124]	@ (800a9e8 <_tx_byte_pool_create+0x11c>)
 800a96a:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2200      	movs	r2, #0
 800a970:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a972:	f3ef 8310 	mrs	r3, PRIMASK
 800a976:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a978:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a97a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a97c:	b672      	cpsid	i
    return(int_posture);
 800a97e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800a980:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	4a19      	ldr	r2, [pc, #100]	@ (800a9ec <_tx_byte_pool_create+0x120>)
 800a986:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800a988:	4b19      	ldr	r3, [pc, #100]	@ (800a9f0 <_tx_byte_pool_create+0x124>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d109      	bne.n	800a9a4 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800a990:	4a18      	ldr	r2, [pc, #96]	@ (800a9f4 <_tx_byte_pool_create+0x128>)
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	68fa      	ldr	r2, [r7, #12]
 800a99a:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	68fa      	ldr	r2, [r7, #12]
 800a9a0:	631a      	str	r2, [r3, #48]	@ 0x30
 800a9a2:	e011      	b.n	800a9c8 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800a9a4:	4b13      	ldr	r3, [pc, #76]	@ (800a9f4 <_tx_byte_pool_create+0x128>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800a9aa:	6a3b      	ldr	r3, [r7, #32]
 800a9ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ae:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800a9b0:	6a3b      	ldr	r3, [r7, #32]
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	68fa      	ldr	r2, [r7, #12]
 800a9ba:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	69fa      	ldr	r2, [r7, #28]
 800a9c0:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	6a3a      	ldr	r2, [r7, #32]
 800a9c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800a9c8:	4b09      	ldr	r3, [pc, #36]	@ (800a9f0 <_tx_byte_pool_create+0x124>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	4a08      	ldr	r2, [pc, #32]	@ (800a9f0 <_tx_byte_pool_create+0x124>)
 800a9d0:	6013      	str	r3, [r2, #0]
 800a9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a9d6:	693b      	ldr	r3, [r7, #16]
 800a9d8:	f383 8810 	msr	PRIMASK, r3
}
 800a9dc:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800a9de:	2300      	movs	r3, #0
}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3738      	adds	r7, #56	@ 0x38
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}
 800a9e8:	ffffeeee 	.word	0xffffeeee
 800a9ec:	42595445 	.word	0x42595445
 800a9f0:	20010b18 	.word	0x20010b18
 800a9f4:	20010b14 	.word	0x20010b14

0800a9f8 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b097      	sub	sp, #92	@ 0x5c
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800aa02:	2300      	movs	r3, #0
 800aa04:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aa06:	f3ef 8310 	mrs	r3, PRIMASK
 800aa0a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800aa0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800aa0e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aa10:	b672      	cpsid	i
    return(int_posture);
 800aa12:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800aa14:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	689a      	ldr	r2, [r3, #8]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	68db      	ldr	r3, [r3, #12]
 800aa1e:	3b02      	subs	r3, #2
 800aa20:	00db      	lsls	r3, r3, #3
 800aa22:	4413      	add	r3, r2
 800aa24:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800aa26:	683a      	ldr	r2, [r7, #0]
 800aa28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d308      	bcc.n	800aa40 <_tx_byte_pool_search+0x48>
 800aa2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa30:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa32:	69fb      	ldr	r3, [r7, #28]
 800aa34:	f383 8810 	msr	PRIMASK, r3
}
 800aa38:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa3e:	e0dd      	b.n	800abfc <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800aa40:	4b72      	ldr	r3, [pc, #456]	@ (800ac0c <_tx_byte_pool_search+0x214>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aa4a:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	695b      	ldr	r3, [r3, #20]
 800aa50:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	3301      	adds	r3, #1
 800aa58:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800aa5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa60:	3304      	adds	r3, #4
 800aa62:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800aa64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa66:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800aa68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a68      	ldr	r2, [pc, #416]	@ (800ac10 <_tx_byte_pool_search+0x218>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d143      	bne.n	800aafa <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800aa72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d104      	bne.n	800aa82 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aa7c:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800aa82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa84:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800aa86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800aa8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa90:	1ad3      	subs	r3, r2, r3
 800aa92:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800aa94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa96:	3b08      	subs	r3, #8
 800aa98:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800aa9a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d257      	bcs.n	800ab52 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800aaa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa8:	3304      	adds	r3, #4
 800aaaa:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800aaac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaae:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800aab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	4a56      	ldr	r2, [pc, #344]	@ (800ac10 <_tx_byte_pool_search+0x218>)
 800aab6:	4293      	cmp	r3, r2
 800aab8:	d113      	bne.n	800aae2 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800aaba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aabc:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800aabe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aac0:	681a      	ldr	r2, [r3, #0]
 800aac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac4:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	68db      	ldr	r3, [r3, #12]
 800aaca:	1e5a      	subs	r2, r3, #1
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	695b      	ldr	r3, [r3, #20]
 800aad4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d114      	bne.n	800ab04 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aade:	615a      	str	r2, [r3, #20]
 800aae0:	e010      	b.n	800ab04 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800aae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae4:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800aae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800aaec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d008      	beq.n	800ab04 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 800aaf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aaf4:	3b01      	subs	r3, #1
 800aaf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aaf8:	e004      	b.n	800ab04 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800aafa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aafc:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800aafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800ab04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d002      	beq.n	800ab10 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800ab0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab0c:	3b01      	subs	r3, #1
 800ab0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab12:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	f383 8810 	msr	PRIMASK, r3
}
 800ab1a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab1c:	f3ef 8310 	mrs	r3, PRIMASK
 800ab20:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ab22:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ab24:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ab26:	b672      	cpsid	i
    return(int_posture);
 800ab28:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800ab2a:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6a1b      	ldr	r3, [r3, #32]
 800ab30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d009      	beq.n	800ab4a <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	68db      	ldr	r3, [r3, #12]
 800ab40:	3301      	adds	r3, #1
 800ab42:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ab48:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800ab4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d186      	bne.n	800aa5e <_tx_byte_pool_search+0x66>
 800ab50:	e000      	b.n	800ab54 <_tx_byte_pool_search+0x15c>
                    break;
 800ab52:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800ab54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d048      	beq.n	800abec <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800ab5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	1ad3      	subs	r3, r2, r3
 800ab60:	2b13      	cmp	r3, #19
 800ab62:	d91e      	bls.n	800aba2 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	3308      	adds	r3, #8
 800ab68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ab6a:	4413      	add	r3, r2
 800ab6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800ab6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab70:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800ab72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab74:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800ab76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab7c:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800ab7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab80:	3304      	adds	r3, #4
 800ab82:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800ab84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab86:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800ab88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab8a:	4a21      	ldr	r2, [pc, #132]	@ (800ac10 <_tx_byte_pool_search+0x218>)
 800ab8c:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	1c5a      	adds	r2, r3, #1
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800ab98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab9c:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800aba2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aba4:	3304      	adds	r3, #4
 800aba6:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800aba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abaa:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800abac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abae:	687a      	ldr	r2, [r7, #4]
 800abb0:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	689a      	ldr	r2, [r3, #8]
 800abb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abb8:	1ad3      	subs	r3, r2, r3
 800abba:	f1a3 0208 	sub.w	r2, r3, #8
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	695b      	ldr	r3, [r3, #20]
 800abc6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800abc8:	429a      	cmp	r2, r3
 800abca:	d105      	bne.n	800abd8 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800abcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800abce:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800abd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	615a      	str	r2, [r3, #20]
 800abd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800abda:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f383 8810 	msr	PRIMASK, r3
}
 800abe2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800abe4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800abe6:	3308      	adds	r3, #8
 800abe8:	653b      	str	r3, [r7, #80]	@ 0x50
 800abea:	e007      	b.n	800abfc <_tx_byte_pool_search+0x204>
 800abec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800abee:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f383 8810 	msr	PRIMASK, r3
}
 800abf6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800abf8:	2300      	movs	r3, #0
 800abfa:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800abfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	375c      	adds	r7, #92	@ 0x5c
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr
 800ac0a:	bf00      	nop
 800ac0c:	20010b24 	.word	0x20010b24
 800ac10:	ffffeeee 	.word	0xffffeeee

0800ac14 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800ac18:	f000 fb18 	bl	800b24c <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800ac1c:	f001 f880 	bl	800bd20 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800ac20:	4b12      	ldr	r3, [pc, #72]	@ (800ac6c <_tx_initialize_high_level+0x58>)
 800ac22:	2200      	movs	r2, #0
 800ac24:	601a      	str	r2, [r3, #0]
 800ac26:	4b12      	ldr	r3, [pc, #72]	@ (800ac70 <_tx_initialize_high_level+0x5c>)
 800ac28:	2200      	movs	r2, #0
 800ac2a:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800ac2c:	4b11      	ldr	r3, [pc, #68]	@ (800ac74 <_tx_initialize_high_level+0x60>)
 800ac2e:	2200      	movs	r2, #0
 800ac30:	601a      	str	r2, [r3, #0]
 800ac32:	4b11      	ldr	r3, [pc, #68]	@ (800ac78 <_tx_initialize_high_level+0x64>)
 800ac34:	2200      	movs	r2, #0
 800ac36:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800ac38:	4b10      	ldr	r3, [pc, #64]	@ (800ac7c <_tx_initialize_high_level+0x68>)
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	601a      	str	r2, [r3, #0]
 800ac3e:	4b10      	ldr	r3, [pc, #64]	@ (800ac80 <_tx_initialize_high_level+0x6c>)
 800ac40:	2200      	movs	r2, #0
 800ac42:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800ac44:	4b0f      	ldr	r3, [pc, #60]	@ (800ac84 <_tx_initialize_high_level+0x70>)
 800ac46:	2200      	movs	r2, #0
 800ac48:	601a      	str	r2, [r3, #0]
 800ac4a:	4b0f      	ldr	r3, [pc, #60]	@ (800ac88 <_tx_initialize_high_level+0x74>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800ac50:	4b0e      	ldr	r3, [pc, #56]	@ (800ac8c <_tx_initialize_high_level+0x78>)
 800ac52:	2200      	movs	r2, #0
 800ac54:	601a      	str	r2, [r3, #0]
 800ac56:	4b0e      	ldr	r3, [pc, #56]	@ (800ac90 <_tx_initialize_high_level+0x7c>)
 800ac58:	2200      	movs	r2, #0
 800ac5a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800ac5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ac94 <_tx_initialize_high_level+0x80>)
 800ac5e:	2200      	movs	r2, #0
 800ac60:	601a      	str	r2, [r3, #0]
 800ac62:	4b0d      	ldr	r3, [pc, #52]	@ (800ac98 <_tx_initialize_high_level+0x84>)
 800ac64:	2200      	movs	r2, #0
 800ac66:	601a      	str	r2, [r3, #0]
#endif
}
 800ac68:	bf00      	nop
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	20010aec 	.word	0x20010aec
 800ac70:	20010af0 	.word	0x20010af0
 800ac74:	20010af4 	.word	0x20010af4
 800ac78:	20010af8 	.word	0x20010af8
 800ac7c:	20010afc 	.word	0x20010afc
 800ac80:	20010b00 	.word	0x20010b00
 800ac84:	20010b0c 	.word	0x20010b0c
 800ac88:	20010b10 	.word	0x20010b10
 800ac8c:	20010b14 	.word	0x20010b14
 800ac90:	20010b18 	.word	0x20010b18
 800ac94:	20010b04 	.word	0x20010b04
 800ac98:	20010b08 	.word	0x20010b08

0800ac9c <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800aca0:	4b10      	ldr	r3, [pc, #64]	@ (800ace4 <_tx_initialize_kernel_enter+0x48>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800aca8:	d00c      	beq.n	800acc4 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800acaa:	4b0e      	ldr	r3, [pc, #56]	@ (800ace4 <_tx_initialize_kernel_enter+0x48>)
 800acac:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800acb0:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800acb2:	f7f5 fab5 	bl	8000220 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800acb6:	f7ff ffad 	bl	800ac14 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800acba:	4b0b      	ldr	r3, [pc, #44]	@ (800ace8 <_tx_initialize_kernel_enter+0x4c>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	3301      	adds	r3, #1
 800acc0:	4a09      	ldr	r2, [pc, #36]	@ (800ace8 <_tx_initialize_kernel_enter+0x4c>)
 800acc2:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800acc4:	4b07      	ldr	r3, [pc, #28]	@ (800ace4 <_tx_initialize_kernel_enter+0x48>)
 800acc6:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800acca:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800accc:	4b07      	ldr	r3, [pc, #28]	@ (800acec <_tx_initialize_kernel_enter+0x50>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4618      	mov	r0, r3
 800acd2:	f7f5 ff15 	bl	8000b00 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800acd6:	4b03      	ldr	r3, [pc, #12]	@ (800ace4 <_tx_initialize_kernel_enter+0x48>)
 800acd8:	2200      	movs	r2, #0
 800acda:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800acdc:	f7f5 fae0 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800ace0:	bf00      	nop
 800ace2:	bd80      	pop	{r7, pc}
 800ace4:	2000004c 	.word	0x2000004c
 800ace8:	20010bbc 	.word	0x20010bbc
 800acec:	20010b1c 	.word	0x20010b1c

0800acf0 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b08e      	sub	sp, #56	@ 0x38
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800acfa:	f3ef 8310 	mrs	r3, PRIMASK
 800acfe:	623b      	str	r3, [r7, #32]
    return(posture);
 800ad00:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ad02:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ad04:	b672      	cpsid	i
    return(int_posture);
 800ad06:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800ad08:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ad0e:	4a33      	ldr	r2, [pc, #204]	@ (800addc <_tx_semaphore_cleanup+0xec>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d158      	bne.n	800adc6 <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ad1a:	683a      	ldr	r2, [r7, #0]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d152      	bne.n	800adc6 <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad24:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800ad26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d04c      	beq.n	800adc6 <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800ad2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a2b      	ldr	r2, [pc, #172]	@ (800ade0 <_tx_semaphore_cleanup+0xf0>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d147      	bne.n	800adc6 <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800ad36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d043      	beq.n	800adc6 <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2200      	movs	r2, #0
 800ad42:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800ad44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad46:	691b      	ldr	r3, [r3, #16]
 800ad48:	1e5a      	subs	r2, r3, #1
 800ad4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad4c:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800ad4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad50:	691b      	ldr	r3, [r3, #16]
 800ad52:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800ad54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d103      	bne.n	800ad62 <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800ad5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	60da      	str	r2, [r3, #12]
 800ad60:	e013      	b.n	800ad8a <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad66:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad6c:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800ad6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad72:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800ad74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad78:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800ad7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad7c:	68db      	ldr	r3, [r3, #12]
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d102      	bne.n	800ad8a <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800ad84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad88:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad8e:	2b06      	cmp	r3, #6
 800ad90:	d119      	bne.n	800adc6 <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	220d      	movs	r2, #13
 800ad96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800ad9a:	4b12      	ldr	r3, [pc, #72]	@ (800ade4 <_tx_semaphore_cleanup+0xf4>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	3301      	adds	r3, #1
 800ada0:	4a10      	ldr	r2, [pc, #64]	@ (800ade4 <_tx_semaphore_cleanup+0xf4>)
 800ada2:	6013      	str	r3, [r2, #0]
 800ada4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ada6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	f383 8810 	msr	PRIMASK, r3
}
 800adae:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800adb0:	6878      	ldr	r0, [r7, #4]
 800adb2:	f000 fb8d 	bl	800b4d0 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800adb6:	f3ef 8310 	mrs	r3, PRIMASK
 800adba:	61bb      	str	r3, [r7, #24]
    return(posture);
 800adbc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800adbe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800adc0:	b672      	cpsid	i
    return(int_posture);
 800adc2:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800adc4:	637b      	str	r3, [r7, #52]	@ 0x34
 800adc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adc8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	f383 8810 	msr	PRIMASK, r3
}
 800add0:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800add2:	bf00      	nop
 800add4:	3738      	adds	r7, #56	@ 0x38
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	0800acf1 	.word	0x0800acf1
 800ade0:	53454d41 	.word	0x53454d41
 800ade4:	20010bbc 	.word	0x20010bbc

0800ade8 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b08a      	sub	sp, #40	@ 0x28
 800adec:	af00      	add	r7, sp, #0
 800adee:	60f8      	str	r0, [r7, #12]
 800adf0:	60b9      	str	r1, [r7, #8]
 800adf2:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800adf4:	221c      	movs	r2, #28
 800adf6:	2100      	movs	r1, #0
 800adf8:	68f8      	ldr	r0, [r7, #12]
 800adfa:	f001 fdbf 	bl	800c97c <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	68ba      	ldr	r2, [r7, #8]
 800ae02:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	687a      	ldr	r2, [r7, #4]
 800ae08:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ae0a:	f3ef 8310 	mrs	r3, PRIMASK
 800ae0e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ae10:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ae12:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ae14:	b672      	cpsid	i
    return(int_posture);
 800ae16:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800ae18:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	4a18      	ldr	r2, [pc, #96]	@ (800ae80 <_tx_semaphore_create+0x98>)
 800ae1e:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800ae20:	4b18      	ldr	r3, [pc, #96]	@ (800ae84 <_tx_semaphore_create+0x9c>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d109      	bne.n	800ae3c <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800ae28:	4a17      	ldr	r2, [pc, #92]	@ (800ae88 <_tx_semaphore_create+0xa0>)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	68fa      	ldr	r2, [r7, #12]
 800ae32:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	619a      	str	r2, [r3, #24]
 800ae3a:	e011      	b.n	800ae60 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800ae3c:	4b12      	ldr	r3, [pc, #72]	@ (800ae88 <_tx_semaphore_create+0xa0>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800ae42:	6a3b      	ldr	r3, [r7, #32]
 800ae44:	699b      	ldr	r3, [r3, #24]
 800ae46:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800ae48:	6a3b      	ldr	r3, [r7, #32]
 800ae4a:	68fa      	ldr	r2, [r7, #12]
 800ae4c:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800ae4e:	69fb      	ldr	r3, [r7, #28]
 800ae50:	68fa      	ldr	r2, [r7, #12]
 800ae52:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	69fa      	ldr	r2, [r7, #28]
 800ae58:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6a3a      	ldr	r2, [r7, #32]
 800ae5e:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800ae60:	4b08      	ldr	r3, [pc, #32]	@ (800ae84 <_tx_semaphore_create+0x9c>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	3301      	adds	r3, #1
 800ae66:	4a07      	ldr	r2, [pc, #28]	@ (800ae84 <_tx_semaphore_create+0x9c>)
 800ae68:	6013      	str	r3, [r2, #0]
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	f383 8810 	msr	PRIMASK, r3
}
 800ae74:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3728      	adds	r7, #40	@ 0x28
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	53454d41 	.word	0x53454d41
 800ae84:	20010af0 	.word	0x20010af0
 800ae88:	20010aec 	.word	0x20010aec

0800ae8c <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b08e      	sub	sp, #56	@ 0x38
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800ae96:	2300      	movs	r3, #0
 800ae98:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ae9a:	f3ef 8310 	mrs	r3, PRIMASK
 800ae9e:	623b      	str	r3, [r7, #32]
    return(posture);
 800aea0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800aea2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aea4:	b672      	cpsid	i
    return(int_posture);
 800aea6:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800aea8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	689b      	ldr	r3, [r3, #8]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d00a      	beq.n	800aec8 <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	689b      	ldr	r3, [r3, #8]
 800aeb6:	1e5a      	subs	r2, r3, #1
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	609a      	str	r2, [r3, #8]
 800aebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aebe:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aec0:	69bb      	ldr	r3, [r7, #24]
 800aec2:	f383 8810 	msr	PRIMASK, r3
}
 800aec6:	e068      	b.n	800af9a <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d05d      	beq.n	800af8a <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800aece:	4b35      	ldr	r3, [pc, #212]	@ (800afa4 <_tx_semaphore_get+0x118>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d008      	beq.n	800aee8 <_tx_semaphore_get+0x5c>
 800aed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aed8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	f383 8810 	msr	PRIMASK, r3
}
 800aee0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800aee2:	230d      	movs	r3, #13
 800aee4:	637b      	str	r3, [r7, #52]	@ 0x34
 800aee6:	e058      	b.n	800af9a <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800aee8:	4b2f      	ldr	r3, [pc, #188]	@ (800afa8 <_tx_semaphore_get+0x11c>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800aeee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aef0:	4a2e      	ldr	r2, [pc, #184]	@ (800afac <_tx_semaphore_get+0x120>)
 800aef2:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800aef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aef6:	687a      	ldr	r2, [r7, #4]
 800aef8:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800aefa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aefc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800af00:	1c5a      	adds	r2, r3, #1
 800af02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af04:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	691b      	ldr	r3, [r3, #16]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d109      	bne.n	800af24 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af14:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800af16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af1a:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800af1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af20:	675a      	str	r2, [r3, #116]	@ 0x74
 800af22:	e011      	b.n	800af48 <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	68db      	ldr	r3, [r3, #12]
 800af28:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800af2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af2e:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800af30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af34:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800af36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af3a:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800af3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af40:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800af42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af46:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	691b      	ldr	r3, [r3, #16]
 800af4c:	1c5a      	adds	r2, r3, #1
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800af52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af54:	2206      	movs	r2, #6
 800af56:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800af58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af5a:	2201      	movs	r2, #1
 800af5c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800af5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af60:	683a      	ldr	r2, [r7, #0]
 800af62:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800af64:	4b0f      	ldr	r3, [pc, #60]	@ (800afa4 <_tx_semaphore_get+0x118>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	3301      	adds	r3, #1
 800af6a:	4a0e      	ldr	r2, [pc, #56]	@ (800afa4 <_tx_semaphore_get+0x118>)
 800af6c:	6013      	str	r3, [r2, #0]
 800af6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af70:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	f383 8810 	msr	PRIMASK, r3
}
 800af78:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800af7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800af7c:	f000 fba8 	bl	800b6d0 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800af80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af86:	637b      	str	r3, [r7, #52]	@ 0x34
 800af88:	e007      	b.n	800af9a <_tx_semaphore_get+0x10e>
 800af8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	f383 8810 	msr	PRIMASK, r3
}
 800af94:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800af96:	230d      	movs	r3, #13
 800af98:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800af9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3738      	adds	r7, #56	@ 0x38
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}
 800afa4:	20010bbc 	.word	0x20010bbc
 800afa8:	20010b24 	.word	0x20010b24
 800afac:	0800acf1 	.word	0x0800acf1

0800afb0 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b08c      	sub	sp, #48	@ 0x30
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800afb8:	f3ef 8310 	mrs	r3, PRIMASK
 800afbc:	61bb      	str	r3, [r7, #24]
    return(posture);
 800afbe:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800afc0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800afc2:	b672      	cpsid	i
    return(int_posture);
 800afc4:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800afc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	691b      	ldr	r3, [r3, #16]
 800afcc:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800afce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d10a      	bne.n	800afea <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	689b      	ldr	r3, [r3, #8]
 800afd8:	1c5a      	adds	r2, r3, #1
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	609a      	str	r2, [r3, #8]
 800afde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	f383 8810 	msr	PRIMASK, r3
}
 800afe8:	e033      	b.n	800b052 <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	68db      	ldr	r3, [r3, #12]
 800afee:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800aff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff2:	3b01      	subs	r3, #1
 800aff4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800aff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d103      	bne.n	800b004 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	60da      	str	r2, [r3, #12]
 800b002:	e00e      	b.n	800b022 <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800b004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b008:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6a3a      	ldr	r2, [r7, #32]
 800b00e:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800b010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b012:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b014:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800b016:	6a3b      	ldr	r3, [r7, #32]
 800b018:	69fa      	ldr	r2, [r7, #28]
 800b01a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800b01c:	69fb      	ldr	r3, [r7, #28]
 800b01e:	6a3a      	ldr	r2, [r7, #32]
 800b020:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b026:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b02a:	2200      	movs	r2, #0
 800b02c:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b030:	2200      	movs	r2, #0
 800b032:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800b036:	4b09      	ldr	r3, [pc, #36]	@ (800b05c <_tx_semaphore_put+0xac>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	3301      	adds	r3, #1
 800b03c:	4a07      	ldr	r2, [pc, #28]	@ (800b05c <_tx_semaphore_put+0xac>)
 800b03e:	6013      	str	r3, [r2, #0]
 800b040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b042:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f383 8810 	msr	PRIMASK, r3
}
 800b04a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800b04c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b04e:	f000 fa3f 	bl	800b4d0 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800b052:	2300      	movs	r3, #0
}
 800b054:	4618      	mov	r0, r3
 800b056:	3730      	adds	r7, #48	@ 0x30
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	20010bbc 	.word	0x20010bbc

0800b060 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b092      	sub	sp, #72	@ 0x48
 800b064:	af00      	add	r7, sp, #0
 800b066:	60f8      	str	r0, [r7, #12]
 800b068:	60b9      	str	r1, [r7, #8]
 800b06a:	607a      	str	r2, [r7, #4]
 800b06c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800b06e:	2300      	movs	r3, #0
 800b070:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800b072:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b074:	21ef      	movs	r1, #239	@ 0xef
 800b076:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800b078:	f001 fc80 	bl	800c97c <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800b07c:	22b0      	movs	r2, #176	@ 0xb0
 800b07e:	2100      	movs	r1, #0
 800b080:	68f8      	ldr	r0, [r7, #12]
 800b082:	f001 fc7b 	bl	800c97c <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	68ba      	ldr	r2, [r7, #8]
 800b08a:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	683a      	ldr	r2, [r7, #0]
 800b096:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b09c:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b0a2:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0ae:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b0b6:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b0bc:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	2220      	movs	r2, #32
 800b0c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800b0c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800b0ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0cc:	3b01      	subs	r3, #1
 800b0ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b0d0:	4413      	add	r3, r2
 800b0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b0d8:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800b0da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0de:	429a      	cmp	r2, r3
 800b0e0:	d007      	beq.n	800b0f2 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b0f0:	e006      	b.n	800b100 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0f6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0fc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2203      	movs	r2, #3
 800b104:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	4a48      	ldr	r2, [pc, #288]	@ (800b22c <_tx_thread_create+0x1cc>)
 800b10a:	655a      	str	r2, [r3, #84]	@ 0x54
 800b10c:	68fa      	ldr	r2, [r7, #12]
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800b112:	4947      	ldr	r1, [pc, #284]	@ (800b230 <_tx_thread_create+0x1d0>)
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	f7f5 f923 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b11a:	f3ef 8310 	mrs	r3, PRIMASK
 800b11e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b122:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b124:	b672      	cpsid	i
    return(int_posture);
 800b126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800b128:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	4a41      	ldr	r2, [pc, #260]	@ (800b234 <_tx_thread_create+0x1d4>)
 800b12e:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800b130:	4b41      	ldr	r3, [pc, #260]	@ (800b238 <_tx_thread_create+0x1d8>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d10b      	bne.n	800b150 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800b138:	4a40      	ldr	r2, [pc, #256]	@ (800b23c <_tx_thread_create+0x1dc>)
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800b14e:	e016      	b.n	800b17e <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800b150:	4b3a      	ldr	r3, [pc, #232]	@ (800b23c <_tx_thread_create+0x1dc>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800b156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b158:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b15c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800b15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b160:	68fa      	ldr	r2, [r7, #12]
 800b162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800b166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b172:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b17a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800b17e:	4b2e      	ldr	r3, [pc, #184]	@ (800b238 <_tx_thread_create+0x1d8>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	3301      	adds	r3, #1
 800b184:	4a2c      	ldr	r2, [pc, #176]	@ (800b238 <_tx_thread_create+0x1d8>)
 800b186:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800b188:	4b2d      	ldr	r3, [pc, #180]	@ (800b240 <_tx_thread_create+0x1e0>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	3301      	adds	r3, #1
 800b18e:	4a2c      	ldr	r2, [pc, #176]	@ (800b240 <_tx_thread_create+0x1e0>)
 800b190:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800b192:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b194:	2b01      	cmp	r3, #1
 800b196:	d129      	bne.n	800b1ec <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b198:	f3ef 8305 	mrs	r3, IPSR
 800b19c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800b19e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800b1a0:	4b28      	ldr	r3, [pc, #160]	@ (800b244 <_tx_thread_create+0x1e4>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4313      	orrs	r3, r2
 800b1a6:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b1aa:	d30d      	bcc.n	800b1c8 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800b1ac:	4b26      	ldr	r3, [pc, #152]	@ (800b248 <_tx_thread_create+0x1e8>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800b1b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d009      	beq.n	800b1cc <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800b1b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1bc:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800b1be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b1c6:	e001      	b.n	800b1cc <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ce:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1d0:	6a3b      	ldr	r3, [r7, #32]
 800b1d2:	f383 8810 	msr	PRIMASK, r3
}
 800b1d6:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800b1d8:	68f8      	ldr	r0, [r7, #12]
 800b1da:	f000 f979 	bl	800b4d0 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800b1de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d01e      	beq.n	800b222 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800b1e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b1ea:	e01a      	b.n	800b222 <_tx_thread_create+0x1c2>
 800b1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ee:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	f383 8810 	msr	PRIMASK, r3
}
 800b1f6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1f8:	f3ef 8310 	mrs	r3, PRIMASK
 800b1fc:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b1fe:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b200:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b202:	b672      	cpsid	i
    return(int_posture);
 800b204:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800b206:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800b208:	4b0d      	ldr	r3, [pc, #52]	@ (800b240 <_tx_thread_create+0x1e0>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	3b01      	subs	r3, #1
 800b20e:	4a0c      	ldr	r2, [pc, #48]	@ (800b240 <_tx_thread_create+0x1e0>)
 800b210:	6013      	str	r3, [r2, #0]
 800b212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b214:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b216:	69fb      	ldr	r3, [r7, #28]
 800b218:	f383 8810 	msr	PRIMASK, r3
}
 800b21c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b21e:	f000 f91d 	bl	800b45c <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800b222:	2300      	movs	r3, #0
}
 800b224:	4618      	mov	r0, r3
 800b226:	3748      	adds	r7, #72	@ 0x48
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd80      	pop	{r7, pc}
 800b22c:	0800b9a5 	.word	0x0800b9a5
 800b230:	0800b2c5 	.word	0x0800b2c5
 800b234:	54485244 	.word	0x54485244
 800b238:	20010b30 	.word	0x20010b30
 800b23c:	20010b2c 	.word	0x20010b2c
 800b240:	20010bbc 	.word	0x20010bbc
 800b244:	2000004c 	.word	0x2000004c
 800b248:	20010b28 	.word	0x20010b28

0800b24c <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800b250:	4b12      	ldr	r3, [pc, #72]	@ (800b29c <_tx_thread_initialize+0x50>)
 800b252:	2200      	movs	r2, #0
 800b254:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800b256:	4b12      	ldr	r3, [pc, #72]	@ (800b2a0 <_tx_thread_initialize+0x54>)
 800b258:	2200      	movs	r2, #0
 800b25a:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800b25c:	4b11      	ldr	r3, [pc, #68]	@ (800b2a4 <_tx_thread_initialize+0x58>)
 800b25e:	2200      	movs	r2, #0
 800b260:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b262:	4b11      	ldr	r3, [pc, #68]	@ (800b2a8 <_tx_thread_initialize+0x5c>)
 800b264:	2220      	movs	r2, #32
 800b266:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800b268:	2280      	movs	r2, #128	@ 0x80
 800b26a:	2100      	movs	r1, #0
 800b26c:	480f      	ldr	r0, [pc, #60]	@ (800b2ac <_tx_thread_initialize+0x60>)
 800b26e:	f001 fb85 	bl	800c97c <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800b272:	4b0f      	ldr	r3, [pc, #60]	@ (800b2b0 <_tx_thread_initialize+0x64>)
 800b274:	2200      	movs	r2, #0
 800b276:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800b278:	4b0e      	ldr	r3, [pc, #56]	@ (800b2b4 <_tx_thread_initialize+0x68>)
 800b27a:	2200      	movs	r2, #0
 800b27c:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800b27e:	4b0e      	ldr	r3, [pc, #56]	@ (800b2b8 <_tx_thread_initialize+0x6c>)
 800b280:	2200      	movs	r2, #0
 800b282:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800b284:	4b0d      	ldr	r3, [pc, #52]	@ (800b2bc <_tx_thread_initialize+0x70>)
 800b286:	2200      	movs	r2, #0
 800b288:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800b28a:	4b0d      	ldr	r3, [pc, #52]	@ (800b2c0 <_tx_thread_initialize+0x74>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800b292:	4a0b      	ldr	r2, [pc, #44]	@ (800b2c0 <_tx_thread_initialize+0x74>)
 800b294:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800b296:	bf00      	nop
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	20010b24 	.word	0x20010b24
 800b2a0:	20010b28 	.word	0x20010b28
 800b2a4:	20010b34 	.word	0x20010b34
 800b2a8:	20010b38 	.word	0x20010b38
 800b2ac:	20010b3c 	.word	0x20010b3c
 800b2b0:	20010b2c 	.word	0x20010b2c
 800b2b4:	20010b30 	.word	0x20010b30
 800b2b8:	20010bbc 	.word	0x20010bbc
 800b2bc:	20010bc0 	.word	0x20010bc0
 800b2c0:	20010bc4 	.word	0x20010bc4

0800b2c4 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b088      	sub	sp, #32
 800b2c8:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b2ca:	4b21      	ldr	r3, [pc, #132]	@ (800b350 <_tx_thread_shell_entry+0x8c>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800b2d0:	69fb      	ldr	r3, [r7, #28]
 800b2d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2d4:	69fa      	ldr	r2, [r7, #28]
 800b2d6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b2d8:	4610      	mov	r0, r2
 800b2da:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800b2dc:	4b1d      	ldr	r3, [pc, #116]	@ (800b354 <_tx_thread_shell_entry+0x90>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d003      	beq.n	800b2ec <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800b2e4:	4b1b      	ldr	r3, [pc, #108]	@ (800b354 <_tx_thread_shell_entry+0x90>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	69f8      	ldr	r0, [r7, #28]
 800b2ea:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b2ec:	f3ef 8310 	mrs	r3, PRIMASK
 800b2f0:	607b      	str	r3, [r7, #4]
    return(posture);
 800b2f2:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800b2f4:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b2f6:	b672      	cpsid	i
    return(int_posture);
 800b2f8:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800b2fa:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800b2fc:	69fb      	ldr	r3, [r7, #28]
 800b2fe:	2201      	movs	r2, #1
 800b300:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b302:	69fb      	ldr	r3, [r7, #28]
 800b304:	2201      	movs	r2, #1
 800b306:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b308:	69fb      	ldr	r3, [r7, #28]
 800b30a:	2200      	movs	r2, #0
 800b30c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800b30e:	4b12      	ldr	r3, [pc, #72]	@ (800b358 <_tx_thread_shell_entry+0x94>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	3301      	adds	r3, #1
 800b314:	4a10      	ldr	r2, [pc, #64]	@ (800b358 <_tx_thread_shell_entry+0x94>)
 800b316:	6013      	str	r3, [r2, #0]
 800b318:	69bb      	ldr	r3, [r7, #24]
 800b31a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	f383 8810 	msr	PRIMASK, r3
}
 800b322:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800b324:	f3ef 8314 	mrs	r3, CONTROL
 800b328:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800b32a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800b32c:	617b      	str	r3, [r7, #20]
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	f023 0304 	bic.w	r3, r3, #4
 800b334:	617b      	str	r3, [r7, #20]
 800b336:	697b      	ldr	r3, [r7, #20]
 800b338:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	f383 8814 	msr	CONTROL, r3
}
 800b340:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800b342:	69f8      	ldr	r0, [r7, #28]
 800b344:	f000 f9c4 	bl	800b6d0 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800b348:	bf00      	nop
 800b34a:	3720      	adds	r7, #32
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}
 800b350:	20010b24 	.word	0x20010b24
 800b354:	20010bc0 	.word	0x20010bc0
 800b358:	20010bbc 	.word	0x20010bbc

0800b35c <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b08e      	sub	sp, #56	@ 0x38
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b364:	f3ef 8310 	mrs	r3, PRIMASK
 800b368:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b36c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b36e:	b672      	cpsid	i
    return(int_posture);
 800b370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b372:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b374:	4b35      	ldr	r3, [pc, #212]	@ (800b44c <_tx_thread_sleep+0xf0>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800b37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d108      	bne.n	800b392 <_tx_thread_sleep+0x36>
 800b380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b382:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b384:	6a3b      	ldr	r3, [r7, #32]
 800b386:	f383 8810 	msr	PRIMASK, r3
}
 800b38a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b38c:	2313      	movs	r3, #19
 800b38e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b390:	e056      	b.n	800b440 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b392:	f3ef 8305 	mrs	r3, IPSR
 800b396:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800b398:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b39a:	4b2d      	ldr	r3, [pc, #180]	@ (800b450 <_tx_thread_sleep+0xf4>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d008      	beq.n	800b3b6 <_tx_thread_sleep+0x5a>
 800b3a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3a6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	f383 8810 	msr	PRIMASK, r3
}
 800b3ae:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b3b0:	2313      	movs	r3, #19
 800b3b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3b4:	e044      	b.n	800b440 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800b3b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b8:	4a26      	ldr	r2, [pc, #152]	@ (800b454 <_tx_thread_sleep+0xf8>)
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d108      	bne.n	800b3d0 <_tx_thread_sleep+0x74>
 800b3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	f383 8810 	msr	PRIMASK, r3
}
 800b3c8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b3ca:	2313      	movs	r3, #19
 800b3cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3ce:	e037      	b.n	800b440 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d108      	bne.n	800b3e8 <_tx_thread_sleep+0x8c>
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	f383 8810 	msr	PRIMASK, r3
}
 800b3e0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3e6:	e02b      	b.n	800b440 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800b3e8:	4b1b      	ldr	r3, [pc, #108]	@ (800b458 <_tx_thread_sleep+0xfc>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d008      	beq.n	800b402 <_tx_thread_sleep+0xa6>
 800b3f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f383 8810 	msr	PRIMASK, r3
}
 800b3fa:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800b3fc:	2313      	movs	r3, #19
 800b3fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800b400:	e01e      	b.n	800b440 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800b402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b404:	2204      	movs	r2, #4
 800b406:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b40a:	2201      	movs	r2, #1
 800b40c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b40e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b410:	2200      	movs	r2, #0
 800b412:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800b416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b418:	687a      	ldr	r2, [r7, #4]
 800b41a:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800b41c:	4b0e      	ldr	r3, [pc, #56]	@ (800b458 <_tx_thread_sleep+0xfc>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	3301      	adds	r3, #1
 800b422:	4a0d      	ldr	r2, [pc, #52]	@ (800b458 <_tx_thread_sleep+0xfc>)
 800b424:	6013      	str	r3, [r2, #0]
 800b426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b428:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	f383 8810 	msr	PRIMASK, r3
}
 800b430:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800b432:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b434:	f000 f94c 	bl	800b6d0 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800b438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b43a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b43e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800b440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b442:	4618      	mov	r0, r3
 800b444:	3738      	adds	r7, #56	@ 0x38
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}
 800b44a:	bf00      	nop
 800b44c:	20010b24 	.word	0x20010b24
 800b450:	2000004c 	.word	0x2000004c
 800b454:	20010c6c 	.word	0x20010c6c
 800b458:	20010bbc 	.word	0x20010bbc

0800b45c <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b089      	sub	sp, #36	@ 0x24
 800b460:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b462:	4b17      	ldr	r3, [pc, #92]	@ (800b4c0 <_tx_thread_system_preempt_check+0x64>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800b468:	69fb      	ldr	r3, [r7, #28]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d121      	bne.n	800b4b2 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800b46e:	4b15      	ldr	r3, [pc, #84]	@ (800b4c4 <_tx_thread_system_preempt_check+0x68>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800b474:	4b14      	ldr	r3, [pc, #80]	@ (800b4c8 <_tx_thread_system_preempt_check+0x6c>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800b47a:	69ba      	ldr	r2, [r7, #24]
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	429a      	cmp	r2, r3
 800b480:	d017      	beq.n	800b4b2 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b482:	4b12      	ldr	r3, [pc, #72]	@ (800b4cc <_tx_thread_system_preempt_check+0x70>)
 800b484:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b488:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b48a:	f3ef 8305 	mrs	r3, IPSR
 800b48e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b490:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800b492:	2b00      	cmp	r3, #0
 800b494:	d10c      	bne.n	800b4b0 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b496:	f3ef 8310 	mrs	r3, PRIMASK
 800b49a:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b49c:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800b49e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b4a0:	b662      	cpsie	i
}
 800b4a2:	bf00      	nop
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f383 8810 	msr	PRIMASK, r3
}
 800b4ae:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800b4b0:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800b4b2:	bf00      	nop
 800b4b4:	3724      	adds	r7, #36	@ 0x24
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4bc:	4770      	bx	lr
 800b4be:	bf00      	nop
 800b4c0:	20010bbc 	.word	0x20010bbc
 800b4c4:	20010b24 	.word	0x20010b24
 800b4c8:	20010b28 	.word	0x20010b28
 800b4cc:	e000ed04 	.word	0xe000ed04

0800b4d0 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b096      	sub	sp, #88	@ 0x58
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b4d8:	f3ef 8310 	mrs	r3, PRIMASK
 800b4dc:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b4de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b4e0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b4e2:	b672      	cpsid	i
    return(int_posture);
 800b4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b4e6:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d005      	beq.n	800b4fc <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	334c      	adds	r3, #76	@ 0x4c
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	f000 fcf1 	bl	800bedc <_tx_timer_system_deactivate>
 800b4fa:	e002      	b.n	800b502 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2200      	movs	r2, #0
 800b500:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b502:	4b6c      	ldr	r3, [pc, #432]	@ (800b6b4 <_tx_thread_system_resume+0x1e4>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	3b01      	subs	r3, #1
 800b508:	4a6a      	ldr	r2, [pc, #424]	@ (800b6b4 <_tx_thread_system_resume+0x1e4>)
 800b50a:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b510:	2b00      	cmp	r3, #0
 800b512:	f040 8083 	bne.w	800b61c <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	f000 8097 	beq.w	800b64e <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b524:	2b00      	cmp	r3, #0
 800b526:	d172      	bne.n	800b60e <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b532:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800b534:	4a60      	ldr	r2, [pc, #384]	@ (800b6b8 <_tx_thread_system_resume+0x1e8>)
 800b536:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b53c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800b53e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b540:	2b00      	cmp	r3, #0
 800b542:	d154      	bne.n	800b5ee <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800b544:	495c      	ldr	r1, [pc, #368]	@ (800b6b8 <_tx_thread_system_resume+0x1e8>)
 800b546:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b548:	687a      	ldr	r2, [r7, #4]
 800b54a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	687a      	ldr	r2, [r7, #4]
 800b552:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	687a      	ldr	r2, [r7, #4]
 800b558:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800b55a:	2201      	movs	r2, #1
 800b55c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b55e:	fa02 f303 	lsl.w	r3, r2, r3
 800b562:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800b564:	4b55      	ldr	r3, [pc, #340]	@ (800b6bc <_tx_thread_system_resume+0x1ec>)
 800b566:	681a      	ldr	r2, [r3, #0]
 800b568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b56a:	4313      	orrs	r3, r2
 800b56c:	4a53      	ldr	r2, [pc, #332]	@ (800b6bc <_tx_thread_system_resume+0x1ec>)
 800b56e:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800b570:	4b53      	ldr	r3, [pc, #332]	@ (800b6c0 <_tx_thread_system_resume+0x1f0>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b576:	429a      	cmp	r2, r3
 800b578:	d269      	bcs.n	800b64e <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800b57a:	4a51      	ldr	r2, [pc, #324]	@ (800b6c0 <_tx_thread_system_resume+0x1f0>)
 800b57c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b57e:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800b580:	4b50      	ldr	r3, [pc, #320]	@ (800b6c4 <_tx_thread_system_resume+0x1f4>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800b586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d103      	bne.n	800b594 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800b58c:	4a4d      	ldr	r2, [pc, #308]	@ (800b6c4 <_tx_thread_system_resume+0x1f4>)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6013      	str	r3, [r2, #0]
 800b592:	e05c      	b.n	800b64e <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800b594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b598:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d257      	bcs.n	800b64e <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800b59e:	4a49      	ldr	r2, [pc, #292]	@ (800b6c4 <_tx_thread_system_resume+0x1f4>)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	6013      	str	r3, [r2, #0]
 800b5a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5aa:	f383 8810 	msr	PRIMASK, r3
}
 800b5ae:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b5b0:	4b40      	ldr	r3, [pc, #256]	@ (800b6b4 <_tx_thread_system_resume+0x1e4>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800b5b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d174      	bne.n	800b6a6 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b5bc:	4b42      	ldr	r3, [pc, #264]	@ (800b6c8 <_tx_thread_system_resume+0x1f8>)
 800b5be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5c2:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b5c4:	f3ef 8305 	mrs	r3, IPSR
 800b5c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800b5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d10c      	bne.n	800b5ea <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b5d0:	f3ef 8310 	mrs	r3, PRIMASK
 800b5d4:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800b5d8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b5da:	b662      	cpsie	i
}
 800b5dc:	bf00      	nop
 800b5de:	6a3b      	ldr	r3, [r7, #32]
 800b5e0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5e2:	69fb      	ldr	r3, [r7, #28]
 800b5e4:	f383 8810 	msr	PRIMASK, r3
}
 800b5e8:	bf00      	nop
}
 800b5ea:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800b5ec:	e05b      	b.n	800b6a6 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800b5ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5f2:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800b5f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5f6:	687a      	ldr	r2, [r7, #4]
 800b5f8:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800b5fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b604:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b60a:	621a      	str	r2, [r3, #32]
 800b60c:	e01f      	b.n	800b64e <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2200      	movs	r2, #0
 800b612:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2203      	movs	r2, #3
 800b618:	631a      	str	r2, [r3, #48]	@ 0x30
 800b61a:	e018      	b.n	800b64e <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b620:	2b01      	cmp	r3, #1
 800b622:	d014      	beq.n	800b64e <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b628:	2b02      	cmp	r3, #2
 800b62a:	d010      	beq.n	800b64e <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b630:	2b00      	cmp	r3, #0
 800b632:	d106      	bne.n	800b642 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2200      	movs	r2, #0
 800b638:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2200      	movs	r2, #0
 800b63e:	631a      	str	r2, [r3, #48]	@ 0x30
 800b640:	e005      	b.n	800b64e <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2203      	movs	r2, #3
 800b64c:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b64e:	4b1f      	ldr	r3, [pc, #124]	@ (800b6cc <_tx_thread_system_resume+0x1fc>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b656:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b658:	69bb      	ldr	r3, [r7, #24]
 800b65a:	f383 8810 	msr	PRIMASK, r3
}
 800b65e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b660:	4b18      	ldr	r3, [pc, #96]	@ (800b6c4 <_tx_thread_system_resume+0x1f4>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b666:	429a      	cmp	r2, r3
 800b668:	d020      	beq.n	800b6ac <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b66a:	4b12      	ldr	r3, [pc, #72]	@ (800b6b4 <_tx_thread_system_resume+0x1e4>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800b670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b672:	2b00      	cmp	r3, #0
 800b674:	d11a      	bne.n	800b6ac <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b676:	4b14      	ldr	r3, [pc, #80]	@ (800b6c8 <_tx_thread_system_resume+0x1f8>)
 800b678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b67c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b67e:	f3ef 8305 	mrs	r3, IPSR
 800b682:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b684:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800b686:	2b00      	cmp	r3, #0
 800b688:	d10f      	bne.n	800b6aa <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b68a:	f3ef 8310 	mrs	r3, PRIMASK
 800b68e:	613b      	str	r3, [r7, #16]
    return(posture);
 800b690:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800b692:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b694:	b662      	cpsie	i
}
 800b696:	bf00      	nop
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	f383 8810 	msr	PRIMASK, r3
}
 800b6a2:	bf00      	nop
}
 800b6a4:	e001      	b.n	800b6aa <_tx_thread_system_resume+0x1da>
                                return;
 800b6a6:	bf00      	nop
 800b6a8:	e000      	b.n	800b6ac <_tx_thread_system_resume+0x1dc>
 800b6aa:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800b6ac:	3758      	adds	r7, #88	@ 0x58
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}
 800b6b2:	bf00      	nop
 800b6b4:	20010bbc 	.word	0x20010bbc
 800b6b8:	20010b3c 	.word	0x20010b3c
 800b6bc:	20010b34 	.word	0x20010b34
 800b6c0:	20010b38 	.word	0x20010b38
 800b6c4:	20010b28 	.word	0x20010b28
 800b6c8:	e000ed04 	.word	0xe000ed04
 800b6cc:	20010b24 	.word	0x20010b24

0800b6d0 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b09e      	sub	sp, #120	@ 0x78
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b6d8:	4b81      	ldr	r3, [pc, #516]	@ (800b8e0 <_tx_thread_system_suspend+0x210>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b6de:	f3ef 8310 	mrs	r3, PRIMASK
 800b6e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800b6e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800b6e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800b6e8:	b672      	cpsid	i
    return(int_posture);
 800b6ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800b6ec:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800b6ee:	687a      	ldr	r2, [r7, #4]
 800b6f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d112      	bne.n	800b71c <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800b6fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d008      	beq.n	800b714 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800b702:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b704:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b708:	d004      	beq.n	800b714 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	334c      	adds	r3, #76	@ 0x4c
 800b70e:	4618      	mov	r0, r3
 800b710:	f000 fb82 	bl	800be18 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	69db      	ldr	r3, [r3, #28]
 800b718:	4a72      	ldr	r2, [pc, #456]	@ (800b8e4 <_tx_thread_system_suspend+0x214>)
 800b71a:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b71c:	4b72      	ldr	r3, [pc, #456]	@ (800b8e8 <_tx_thread_system_suspend+0x218>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	3b01      	subs	r3, #1
 800b722:	4a71      	ldr	r2, [pc, #452]	@ (800b8e8 <_tx_thread_system_suspend+0x218>)
 800b724:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	f040 80a6 	bne.w	800b87c <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2200      	movs	r2, #0
 800b734:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73a:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6a1b      	ldr	r3, [r3, #32]
 800b740:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800b742:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	429a      	cmp	r2, r3
 800b748:	d015      	beq.n	800b776 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b74e:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800b750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b752:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b754:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800b756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b758:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b75a:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800b75c:	4a63      	ldr	r2, [pc, #396]	@ (800b8ec <_tx_thread_system_suspend+0x21c>)
 800b75e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	429a      	cmp	r2, r3
 800b768:	d157      	bne.n	800b81a <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800b76a:	4960      	ldr	r1, [pc, #384]	@ (800b8ec <_tx_thread_system_suspend+0x21c>)
 800b76c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b76e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b774:	e051      	b.n	800b81a <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800b776:	4a5d      	ldr	r2, [pc, #372]	@ (800b8ec <_tx_thread_system_suspend+0x21c>)
 800b778:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b77a:	2100      	movs	r1, #0
 800b77c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800b780:	2201      	movs	r2, #1
 800b782:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b784:	fa02 f303 	lsl.w	r3, r2, r3
 800b788:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800b78a:	4b59      	ldr	r3, [pc, #356]	@ (800b8f0 <_tx_thread_system_suspend+0x220>)
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b790:	43db      	mvns	r3, r3
 800b792:	4013      	ands	r3, r2
 800b794:	4a56      	ldr	r2, [pc, #344]	@ (800b8f0 <_tx_thread_system_suspend+0x220>)
 800b796:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800b798:	2300      	movs	r3, #0
 800b79a:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800b79c:	4b54      	ldr	r3, [pc, #336]	@ (800b8f0 <_tx_thread_system_suspend+0x220>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800b7a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d12b      	bne.n	800b800 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b7a8:	4b52      	ldr	r3, [pc, #328]	@ (800b8f4 <_tx_thread_system_suspend+0x224>)
 800b7aa:	2220      	movs	r2, #32
 800b7ac:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800b7ae:	4b52      	ldr	r3, [pc, #328]	@ (800b8f8 <_tx_thread_system_suspend+0x228>)
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	601a      	str	r2, [r3, #0]
 800b7b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7b6:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7ba:	f383 8810 	msr	PRIMASK, r3
}
 800b7be:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b7c0:	4b49      	ldr	r3, [pc, #292]	@ (800b8e8 <_tx_thread_system_suspend+0x218>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800b7c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	f040 8081 	bne.w	800b8d0 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b7ce:	4b4b      	ldr	r3, [pc, #300]	@ (800b8fc <_tx_thread_system_suspend+0x22c>)
 800b7d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7d4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b7d6:	f3ef 8305 	mrs	r3, IPSR
 800b7da:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800b7dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d10c      	bne.n	800b7fc <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b7e2:	f3ef 8310 	mrs	r3, PRIMASK
 800b7e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800b7e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800b7ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b7ec:	b662      	cpsie	i
}
 800b7ee:	bf00      	nop
 800b7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7f2:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7f6:	f383 8810 	msr	PRIMASK, r3
}
 800b7fa:	bf00      	nop
}
 800b7fc:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800b7fe:	e067      	b.n	800b8d0 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800b800:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b802:	fa93 f3a3 	rbit	r3, r3
 800b806:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b808:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b80a:	fab3 f383 	clz	r3, r3
 800b80e:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800b810:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b812:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b814:	4413      	add	r3, r2
 800b816:	4a37      	ldr	r2, [pc, #220]	@ (800b8f4 <_tx_thread_system_suspend+0x224>)
 800b818:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800b81a:	4b37      	ldr	r3, [pc, #220]	@ (800b8f8 <_tx_thread_system_suspend+0x228>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	687a      	ldr	r2, [r7, #4]
 800b820:	429a      	cmp	r2, r3
 800b822:	d12b      	bne.n	800b87c <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b824:	4b33      	ldr	r3, [pc, #204]	@ (800b8f4 <_tx_thread_system_suspend+0x224>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	4a30      	ldr	r2, [pc, #192]	@ (800b8ec <_tx_thread_system_suspend+0x21c>)
 800b82a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b82e:	4a32      	ldr	r2, [pc, #200]	@ (800b8f8 <_tx_thread_system_suspend+0x228>)
 800b830:	6013      	str	r3, [r2, #0]
 800b832:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b834:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b838:	f383 8810 	msr	PRIMASK, r3
}
 800b83c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b83e:	4b2a      	ldr	r3, [pc, #168]	@ (800b8e8 <_tx_thread_system_suspend+0x218>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800b844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b846:	2b00      	cmp	r3, #0
 800b848:	d144      	bne.n	800b8d4 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b84a:	4b2c      	ldr	r3, [pc, #176]	@ (800b8fc <_tx_thread_system_suspend+0x22c>)
 800b84c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b850:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b852:	f3ef 8305 	mrs	r3, IPSR
 800b856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800b858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d10c      	bne.n	800b878 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b85e:	f3ef 8310 	mrs	r3, PRIMASK
 800b862:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800b866:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b868:	b662      	cpsie	i
}
 800b86a:	bf00      	nop
 800b86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b86e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b870:	6a3b      	ldr	r3, [r7, #32]
 800b872:	f383 8810 	msr	PRIMASK, r3
}
 800b876:	bf00      	nop
}
 800b878:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800b87a:	e02b      	b.n	800b8d4 <_tx_thread_system_suspend+0x204>
 800b87c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b87e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b880:	69fb      	ldr	r3, [r7, #28]
 800b882:	f383 8810 	msr	PRIMASK, r3
}
 800b886:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b888:	4b1b      	ldr	r3, [pc, #108]	@ (800b8f8 <_tx_thread_system_suspend+0x228>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b88e:	429a      	cmp	r2, r3
 800b890:	d022      	beq.n	800b8d8 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b892:	4b15      	ldr	r3, [pc, #84]	@ (800b8e8 <_tx_thread_system_suspend+0x218>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800b898:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d11c      	bne.n	800b8d8 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b89e:	4b17      	ldr	r3, [pc, #92]	@ (800b8fc <_tx_thread_system_suspend+0x22c>)
 800b8a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8a4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b8a6:	f3ef 8305 	mrs	r3, IPSR
 800b8aa:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800b8ac:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d10c      	bne.n	800b8cc <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b8b2:	f3ef 8310 	mrs	r3, PRIMASK
 800b8b6:	617b      	str	r3, [r7, #20]
    return(posture);
 800b8b8:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800b8ba:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b8bc:	b662      	cpsie	i
}
 800b8be:	bf00      	nop
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	f383 8810 	msr	PRIMASK, r3
}
 800b8ca:	bf00      	nop
}
 800b8cc:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800b8ce:	e003      	b.n	800b8d8 <_tx_thread_system_suspend+0x208>
                return;
 800b8d0:	bf00      	nop
 800b8d2:	e002      	b.n	800b8da <_tx_thread_system_suspend+0x20a>
            return;
 800b8d4:	bf00      	nop
 800b8d6:	e000      	b.n	800b8da <_tx_thread_system_suspend+0x20a>
    return;
 800b8d8:	bf00      	nop
}
 800b8da:	3778      	adds	r7, #120	@ 0x78
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}
 800b8e0:	20010b24 	.word	0x20010b24
 800b8e4:	20011128 	.word	0x20011128
 800b8e8:	20010bbc 	.word	0x20010bbc
 800b8ec:	20010b3c 	.word	0x20010b3c
 800b8f0:	20010b34 	.word	0x20010b34
 800b8f4:	20010b38 	.word	0x20010b38
 800b8f8:	20010b28 	.word	0x20010b28
 800b8fc:	e000ed04 	.word	0xe000ed04

0800b900 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800b900:	b480      	push	{r7}
 800b902:	b087      	sub	sp, #28
 800b904:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b906:	4b21      	ldr	r3, [pc, #132]	@ (800b98c <_tx_thread_time_slice+0x8c>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b90c:	f3ef 8310 	mrs	r3, PRIMASK
 800b910:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b912:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800b914:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b916:	b672      	cpsid	i
    return(int_posture);
 800b918:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800b91a:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800b91c:	4b1c      	ldr	r3, [pc, #112]	@ (800b990 <_tx_thread_time_slice+0x90>)
 800b91e:	2200      	movs	r2, #0
 800b920:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d024      	beq.n	800b972 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d120      	bne.n	800b972 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	69da      	ldr	r2, [r3, #28]
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800b938:	697b      	ldr	r3, [r7, #20]
 800b93a:	699b      	ldr	r3, [r3, #24]
 800b93c:	4a15      	ldr	r2, [pc, #84]	@ (800b994 <_tx_thread_time_slice+0x94>)
 800b93e:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	6a1b      	ldr	r3, [r3, #32]
 800b944:	697a      	ldr	r2, [r7, #20]
 800b946:	429a      	cmp	r2, r3
 800b948:	d013      	beq.n	800b972 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b952:	429a      	cmp	r2, r3
 800b954:	d10d      	bne.n	800b972 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800b956:	697b      	ldr	r3, [r7, #20]
 800b958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b95a:	697a      	ldr	r2, [r7, #20]
 800b95c:	6a12      	ldr	r2, [r2, #32]
 800b95e:	490e      	ldr	r1, [pc, #56]	@ (800b998 <_tx_thread_time_slice+0x98>)
 800b960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b964:	4b0d      	ldr	r3, [pc, #52]	@ (800b99c <_tx_thread_time_slice+0x9c>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	4a0b      	ldr	r2, [pc, #44]	@ (800b998 <_tx_thread_time_slice+0x98>)
 800b96a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b96e:	4a0c      	ldr	r2, [pc, #48]	@ (800b9a0 <_tx_thread_time_slice+0xa0>)
 800b970:	6013      	str	r3, [r2, #0]
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f383 8810 	msr	PRIMASK, r3
}
 800b97c:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800b97e:	bf00      	nop
 800b980:	371c      	adds	r7, #28
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	20010b24 	.word	0x20010b24
 800b990:	20010bcc 	.word	0x20010bcc
 800b994:	20011128 	.word	0x20011128
 800b998:	20010b3c 	.word	0x20010b3c
 800b99c:	20010b38 	.word	0x20010b38
 800b9a0:	20010b28 	.word	0x20010b28

0800b9a4 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b08a      	sub	sp, #40	@ 0x28
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b9b0:	f3ef 8310 	mrs	r3, PRIMASK
 800b9b4:	617b      	str	r3, [r7, #20]
    return(posture);
 800b9b6:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b9b8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b9ba:	b672      	cpsid	i
    return(int_posture);
 800b9bc:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800b9be:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800b9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9c4:	2b04      	cmp	r3, #4
 800b9c6:	d10e      	bne.n	800b9e6 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800b9c8:	4b13      	ldr	r3, [pc, #76]	@ (800ba18 <_tx_thread_timeout+0x74>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	4a12      	ldr	r2, [pc, #72]	@ (800ba18 <_tx_thread_timeout+0x74>)
 800b9d0:	6013      	str	r3, [r2, #0]
 800b9d2:	6a3b      	ldr	r3, [r7, #32]
 800b9d4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	f383 8810 	msr	PRIMASK, r3
}
 800b9dc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800b9de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b9e0:	f7ff fd76 	bl	800b4d0 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800b9e4:	e013      	b.n	800ba0e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800b9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b9ea:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800b9ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b9f2:	61bb      	str	r3, [r7, #24]
 800b9f4:	6a3b      	ldr	r3, [r7, #32]
 800b9f6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	f383 8810 	msr	PRIMASK, r3
}
 800b9fe:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800ba00:	69fb      	ldr	r3, [r7, #28]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d003      	beq.n	800ba0e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800ba06:	69fb      	ldr	r3, [r7, #28]
 800ba08:	69b9      	ldr	r1, [r7, #24]
 800ba0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba0c:	4798      	blx	r3
}
 800ba0e:	bf00      	nop
 800ba10:	3728      	adds	r7, #40	@ 0x28
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	20010bbc 	.word	0x20010bbc

0800ba1c <_tx_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_activate(TX_TIMER *timer_ptr)
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b088      	sub	sp, #32
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba24:	f3ef 8310 	mrs	r3, PRIMASK
 800ba28:	617b      	str	r3, [r7, #20]
    return(posture);
 800ba2a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ba2c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba2e:	b672      	cpsid	i
    return(int_posture);
 800ba30:	693b      	ldr	r3, [r7, #16]

UINT        status;


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800ba32:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_TIMER_ACTIVATE_INSERT
#endif

    /* Check for an already active timer.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head != TX_NULL)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6a1b      	ldr	r3, [r3, #32]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d002      	beq.n	800ba42 <_tx_timer_activate+0x26>
    {

        /* Timer is already active, return an error.  */
        status =  TX_ACTIVATE_ERROR;
 800ba3c:	2317      	movs	r3, #23
 800ba3e:	61fb      	str	r3, [r7, #28]
 800ba40:	e00d      	b.n	800ba5e <_tx_timer_activate+0x42>
    }

    /* Check for a timer with a zero expiration.  */
    else if (timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks == ((ULONG) 0))
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d102      	bne.n	800ba50 <_tx_timer_activate+0x34>
    {

        /* Timer is being activated with a zero expiration.  */
        status =  TX_ACTIVATE_ERROR;
 800ba4a:	2317      	movs	r3, #23
 800ba4c:	61fb      	str	r3, [r7, #28]
 800ba4e:	e006      	b.n	800ba5e <_tx_timer_activate+0x42>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	3308      	adds	r3, #8
 800ba54:	4618      	mov	r0, r3
 800ba56:	f000 f9df 	bl	800be18 <_tx_timer_system_activate>

        /* Return a successful status.  */
        status =  TX_SUCCESS;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	61fb      	str	r3, [r7, #28]
 800ba5e:	69bb      	ldr	r3, [r7, #24]
 800ba60:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f383 8810 	msr	PRIMASK, r3
}
 800ba68:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800ba6a:	69fb      	ldr	r3, [r7, #28]
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3720      	adds	r7, #32
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <_tx_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b089      	sub	sp, #36	@ 0x24
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	60f8      	str	r0, [r7, #12]
 800ba7c:	60b9      	str	r1, [r7, #8]
 800ba7e:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba80:	f3ef 8310 	mrs	r3, PRIMASK
 800ba84:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ba86:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ba88:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba8a:	b672      	cpsid	i
    return(int_posture);
 800ba8c:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800ba8e:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_TIMER_CHANGE_INSERT

    /* Determine if the timer is active.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head == TX_NULL)
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	6a1b      	ldr	r3, [r3, #32]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d105      	bne.n	800baa4 <_tx_timer_change+0x30>
    {

        /* Setup the new expiration fields.  */
        timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	68ba      	ldr	r2, [r7, #8]
 800ba9c:	609a      	str	r2, [r3, #8]
        timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	687a      	ldr	r2, [r7, #4]
 800baa2:	60da      	str	r2, [r3, #12]
 800baa4:	69fb      	ldr	r3, [r7, #28]
 800baa6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	f383 8810 	msr	PRIMASK, r3
}
 800baae:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3724      	adds	r7, #36	@ 0x24
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr
	...

0800bac0 <_tx_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b08a      	sub	sp, #40	@ 0x28
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	60f8      	str	r0, [r7, #12]
 800bac8:	60b9      	str	r1, [r7, #8]
 800baca:	607a      	str	r2, [r7, #4]
 800bacc:	603b      	str	r3, [r7, #0]
TX_TIMER        *next_timer;
TX_TIMER        *previous_timer;


    /* Initialize timer control block to all zeros.  */
    TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER)));
 800bace:	222c      	movs	r2, #44	@ 0x2c
 800bad0:	2100      	movs	r1, #0
 800bad2:	68f8      	ldr	r0, [r7, #12]
 800bad4:	f000 ff52 	bl	800c97c <memset>

    /* Setup the basic timer fields.  */
    timer_ptr -> tx_timer_name =                                            name_ptr;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	68ba      	ldr	r2, [r7, #8]
 800badc:	605a      	str	r2, [r3, #4]
    timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bae2:	609a      	str	r2, [r3, #8]
    timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bae8:	60da      	str	r2, [r3, #12]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function =     expiration_function;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	611a      	str	r2, [r3, #16]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_param =        expiration_input;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	683a      	ldr	r2, [r7, #0]
 800baf4:	615a      	str	r2, [r3, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800baf6:	f3ef 8310 	mrs	r3, PRIMASK
 800bafa:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bafc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bafe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb00:	b672      	cpsid	i
    return(int_posture);
 800bb02:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800bb04:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the timer ID to make it valid.  */
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	4a1c      	ldr	r2, [pc, #112]	@ (800bb7c <_tx_timer_create+0xbc>)
 800bb0a:	601a      	str	r2, [r3, #0]

    /* Place the timer on the list of created application timers.  First,
       check for an empty list.  */
    if (_tx_timer_created_count == TX_EMPTY)
 800bb0c:	4b1c      	ldr	r3, [pc, #112]	@ (800bb80 <_tx_timer_create+0xc0>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d109      	bne.n	800bb28 <_tx_timer_create+0x68>
    {

        /* The created timer list is empty.  Add timer to empty list.  */
        _tx_timer_created_ptr =                   timer_ptr;
 800bb14:	4a1b      	ldr	r2, [pc, #108]	@ (800bb84 <_tx_timer_create+0xc4>)
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	6013      	str	r3, [r2, #0]
        timer_ptr -> tx_timer_created_next =      timer_ptr;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	68fa      	ldr	r2, [r7, #12]
 800bb1e:	625a      	str	r2, [r3, #36]	@ 0x24
        timer_ptr -> tx_timer_created_previous =  timer_ptr;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	68fa      	ldr	r2, [r7, #12]
 800bb24:	629a      	str	r2, [r3, #40]	@ 0x28
 800bb26:	e011      	b.n	800bb4c <_tx_timer_create+0x8c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_timer =  _tx_timer_created_ptr;
 800bb28:	4b16      	ldr	r3, [pc, #88]	@ (800bb84 <_tx_timer_create+0xc4>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	623b      	str	r3, [r7, #32]
        previous_timer =  next_timer -> tx_timer_created_previous;
 800bb2e:	6a3b      	ldr	r3, [r7, #32]
 800bb30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb32:	61fb      	str	r3, [r7, #28]

        /* Place the new timer in the list.  */
        next_timer -> tx_timer_created_previous =  timer_ptr;
 800bb34:	6a3b      	ldr	r3, [r7, #32]
 800bb36:	68fa      	ldr	r2, [r7, #12]
 800bb38:	629a      	str	r2, [r3, #40]	@ 0x28
        previous_timer -> tx_timer_created_next =    timer_ptr;
 800bb3a:	69fb      	ldr	r3, [r7, #28]
 800bb3c:	68fa      	ldr	r2, [r7, #12]
 800bb3e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Setup this timer's created links.  */
        timer_ptr -> tx_timer_created_previous =  previous_timer;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	69fa      	ldr	r2, [r7, #28]
 800bb44:	629a      	str	r2, [r3, #40]	@ 0x28
        timer_ptr -> tx_timer_created_next =      next_timer;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	6a3a      	ldr	r2, [r7, #32]
 800bb4a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Increment the number of created timers.  */
    _tx_timer_created_count++;
 800bb4c:	4b0c      	ldr	r3, [pc, #48]	@ (800bb80 <_tx_timer_create+0xc0>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	3301      	adds	r3, #1
 800bb52:	4a0b      	ldr	r2, [pc, #44]	@ (800bb80 <_tx_timer_create+0xc0>)
 800bb54:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_TIMER_CREATE_INSERT

    /* Determine if this timer needs to be activated.  */
    if (auto_activate == TX_AUTO_ACTIVATE)
 800bb56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	d104      	bne.n	800bb66 <_tx_timer_create+0xa6>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	3308      	adds	r3, #8
 800bb60:	4618      	mov	r0, r3
 800bb62:	f000 f959 	bl	800be18 <_tx_timer_system_activate>
 800bb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb68:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	f383 8810 	msr	PRIMASK, r3
}
 800bb70:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800bb72:	2300      	movs	r3, #0
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3728      	adds	r7, #40	@ 0x28
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}
 800bb7c:	4154494d 	.word	0x4154494d
 800bb80:	20010c64 	.word	0x20010c64
 800bb84:	20010c60 	.word	0x20010c60

0800bb88 <_tx_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_deactivate(TX_TIMER *timer_ptr)
{
 800bb88:	b480      	push	{r7}
 800bb8a:	b08d      	sub	sp, #52	@ 0x34
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
ULONG               ticks_left;
UINT                active_timer_list;


    /* Setup internal timer pointer.  */
    internal_ptr =  &(timer_ptr -> tx_timer_internal);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	3308      	adds	r3, #8
 800bb94:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb96:	f3ef 8310 	mrs	r3, PRIMASK
 800bb9a:	613b      	str	r3, [r7, #16]
    return(posture);
 800bb9c:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800bb9e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bba0:	b672      	cpsid	i
    return(int_posture);
 800bba2:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts while the remaining time before expiration is
       calculated.  */
    TX_DISABLE
 800bba4:	623b      	str	r3, [r7, #32]

    /* Log this kernel call.  */
    TX_EL_TIMER_DEACTIVATE_INSERT

    /* Pickup the list head.  */
    list_head =  internal_ptr -> tx_timer_internal_list_head;
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	699b      	ldr	r3, [r3, #24]
 800bbaa:	61fb      	str	r3, [r7, #28]

    /* Is the timer active?  */
    if (list_head != TX_NULL)
 800bbac:	69fb      	ldr	r3, [r7, #28]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d07f      	beq.n	800bcb2 <_tx_timer_deactivate+0x12a>
    {

        /* Default the active timer list flag to false.  */
        active_timer_list =  TX_FALSE;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine if the head pointer is within the timer expiration list.  */
        if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_start))
 800bbb6:	4b45      	ldr	r3, [pc, #276]	@ (800bccc <_tx_timer_deactivate+0x144>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	69fa      	ldr	r2, [r7, #28]
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	d306      	bcc.n	800bbce <_tx_timer_deactivate+0x46>
        {

            /* Now check to make sure the list head is before the end of the list.  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) < TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800bbc0:	4b43      	ldr	r3, [pc, #268]	@ (800bcd0 <_tx_timer_deactivate+0x148>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	69fa      	ldr	r2, [r7, #28]
 800bbc6:	429a      	cmp	r2, r3
 800bbc8:	d201      	bcs.n	800bbce <_tx_timer_deactivate+0x46>
            {

                /* Set the active timer list flag to true.  */
                active_timer_list =  TX_TRUE;
 800bbca:	2301      	movs	r3, #1
 800bbcc:	62bb      	str	r3, [r7, #40]	@ 0x28
            }
        }

        /* Determine if the timer is on active timer list.  */
        if (active_timer_list == TX_TRUE)
 800bbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	d12e      	bne.n	800bc32 <_tx_timer_deactivate+0xaa>

            /* Calculate the amount of time that has elapsed since the timer
               was activated.  */

            /* Is this timer's entry after the current timer pointer?  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_current_ptr))
 800bbd4:	4b3f      	ldr	r3, [pc, #252]	@ (800bcd4 <_tx_timer_deactivate+0x14c>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	69fa      	ldr	r2, [r7, #28]
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d307      	bcc.n	800bbee <_tx_timer_deactivate+0x66>
            {

                /* Calculate ticks left to expiration - just the difference between this
                   timer's entry and the current timer pointer.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_current_ptr)) + ((ULONG) 1);
 800bbde:	4b3d      	ldr	r3, [pc, #244]	@ (800bcd4 <_tx_timer_deactivate+0x14c>)
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	69fa      	ldr	r2, [r7, #28]
 800bbe4:	1ad3      	subs	r3, r2, r3
 800bbe6:	109b      	asrs	r3, r3, #2
 800bbe8:	3301      	adds	r3, #1
 800bbea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bbec:	e010      	b.n	800bc10 <_tx_timer_deactivate+0x88>
            }
            else
            {

                /* Calculate the ticks left with a wrapped list condition.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_list_start));
 800bbee:	4b37      	ldr	r3, [pc, #220]	@ (800bccc <_tx_timer_deactivate+0x144>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	69fa      	ldr	r2, [r7, #28]
 800bbf4:	1ad3      	subs	r3, r2, r3
 800bbf6:	109b      	asrs	r3, r3, #2
 800bbf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

                ticks_left =  ticks_left + (ULONG) ((TX_TIMER_POINTER_DIF(_tx_timer_list_end, _tx_timer_current_ptr)) + ((ULONG) 1));
 800bbfa:	4b35      	ldr	r3, [pc, #212]	@ (800bcd0 <_tx_timer_deactivate+0x148>)
 800bbfc:	681a      	ldr	r2, [r3, #0]
 800bbfe:	4b35      	ldr	r3, [pc, #212]	@ (800bcd4 <_tx_timer_deactivate+0x14c>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	1ad3      	subs	r3, r2, r3
 800bc04:	109b      	asrs	r3, r3, #2
 800bc06:	461a      	mov	r2, r3
 800bc08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc0a:	4413      	add	r3, r2
 800bc0c:	3301      	adds	r3, #1
 800bc0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            /* Adjust the remaining ticks accordingly.  */
            if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800bc10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2b20      	cmp	r3, #32
 800bc16:	d908      	bls.n	800bc2a <_tx_timer_deactivate+0xa2>
            {

                /* Subtract off the last full pass through the timer list and add the
                   time left.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =
                        (internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES) + ticks_left;
 800bc18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc1a:	681a      	ldr	r2, [r3, #0]
 800bc1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc1e:	4413      	add	r3, r2
 800bc20:	f1a3 0220 	sub.w	r2, r3, #32
                internal_ptr -> tx_timer_internal_remaining_ticks =
 800bc24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc26:	601a      	str	r2, [r3, #0]
 800bc28:	e01c      	b.n	800bc64 <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Just put the ticks left into the timer's remaining ticks.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  ticks_left;
 800bc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc2e:	601a      	str	r2, [r3, #0]
 800bc30:	e018      	b.n	800bc64 <_tx_timer_deactivate+0xdc>
        }
        else
        {

            /* Determine if this is timer has just expired.  */
            if (_tx_timer_expired_timer_ptr != internal_ptr)
 800bc32:	4b29      	ldr	r3, [pc, #164]	@ (800bcd8 <_tx_timer_deactivate+0x150>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc38:	429a      	cmp	r2, r3
 800bc3a:	d00f      	beq.n	800bc5c <_tx_timer_deactivate+0xd4>
            {

                /* No, it hasn't expired. Now check for remaining time greater than the list
                   size.  */
                if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800bc3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	2b20      	cmp	r3, #32
 800bc42:	d906      	bls.n	800bc52 <_tx_timer_deactivate+0xca>
                {

                    /* Adjust the remaining ticks.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =
                                            internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800bc44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f1a3 0220 	sub.w	r2, r3, #32
                    internal_ptr -> tx_timer_internal_remaining_ticks =
 800bc4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc4e:	601a      	str	r2, [r3, #0]
 800bc50:	e008      	b.n	800bc64 <_tx_timer_deactivate+0xdc>
                }
                else
                {

                    /* Set the remaining time to the reactivation time.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800bc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc54:	685a      	ldr	r2, [r3, #4]
 800bc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc58:	601a      	str	r2, [r3, #0]
 800bc5a:	e003      	b.n	800bc64 <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Set the remaining time to the reactivation time.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800bc5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc5e:	685a      	ldr	r2, [r3, #4]
 800bc60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc62:	601a      	str	r2, [r3, #0]
            }
        }

        /* Pickup the next timer.  */
        next_timer =  internal_ptr -> tx_timer_internal_active_next;
 800bc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc66:	691b      	ldr	r3, [r3, #16]
 800bc68:	61bb      	str	r3, [r7, #24]

        /* See if this is the only timer in the list.  */
        if (internal_ptr == next_timer)
 800bc6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc6c:	69bb      	ldr	r3, [r7, #24]
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d108      	bne.n	800bc84 <_tx_timer_deactivate+0xfc>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800bc72:	69fb      	ldr	r3, [r7, #28]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d117      	bne.n	800bcac <_tx_timer_deactivate+0x124>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800bc7c:	69fb      	ldr	r3, [r7, #28]
 800bc7e:	2200      	movs	r2, #0
 800bc80:	601a      	str	r2, [r3, #0]
 800bc82:	e013      	b.n	800bcac <_tx_timer_deactivate+0x124>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   internal_ptr -> tx_timer_internal_active_previous;
 800bc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc86:	695b      	ldr	r3, [r3, #20]
 800bc88:	617b      	str	r3, [r7, #20]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800bc8a:	69bb      	ldr	r3, [r7, #24]
 800bc8c:	697a      	ldr	r2, [r7, #20]
 800bc8e:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	69ba      	ldr	r2, [r7, #24]
 800bc94:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800bc96:	69fb      	ldr	r3, [r7, #28]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc9c:	429a      	cmp	r2, r3
 800bc9e:	d105      	bne.n	800bcac <_tx_timer_deactivate+0x124>
            {

                /* Update the next timer in the list with the list head
                   pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800bca0:	69bb      	ldr	r3, [r7, #24]
 800bca2:	69fa      	ldr	r2, [r7, #28]
 800bca4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800bca6:	69fb      	ldr	r3, [r7, #28]
 800bca8:	69ba      	ldr	r2, [r7, #24]
 800bcaa:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        internal_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800bcac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcae:	2200      	movs	r2, #0
 800bcb0:	619a      	str	r2, [r3, #24]
 800bcb2:	6a3b      	ldr	r3, [r7, #32]
 800bcb4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	f383 8810 	msr	PRIMASK, r3
}
 800bcbc:	bf00      	nop

    /* Restore interrupts to previous posture.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800bcbe:	2300      	movs	r3, #0
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3734      	adds	r7, #52	@ 0x34
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcca:	4770      	bx	lr
 800bccc:	20010c50 	.word	0x20010c50
 800bcd0:	20010c54 	.word	0x20010c54
 800bcd4:	20010c58 	.word	0x20010c58
 800bcd8:	20010c68 	.word	0x20010c68

0800bcdc <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b084      	sub	sp, #16
 800bce0:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bce2:	f3ef 8310 	mrs	r3, PRIMASK
 800bce6:	607b      	str	r3, [r7, #4]
    return(posture);
 800bce8:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800bcea:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bcec:	b672      	cpsid	i
    return(int_posture);
 800bcee:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800bcf0:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800bcf2:	4b09      	ldr	r3, [pc, #36]	@ (800bd18 <_tx_timer_expiration_process+0x3c>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	4a07      	ldr	r2, [pc, #28]	@ (800bd18 <_tx_timer_expiration_process+0x3c>)
 800bcfa:	6013      	str	r3, [r2, #0]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	f383 8810 	msr	PRIMASK, r3
}
 800bd06:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800bd08:	4804      	ldr	r0, [pc, #16]	@ (800bd1c <_tx_timer_expiration_process+0x40>)
 800bd0a:	f7ff fbe1 	bl	800b4d0 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800bd0e:	bf00      	nop
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
 800bd16:	bf00      	nop
 800bd18:	20010bbc 	.word	0x20010bbc
 800bd1c:	20010c6c 	.word	0x20010c6c

0800bd20 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800bd20:	b590      	push	{r4, r7, lr}
 800bd22:	b089      	sub	sp, #36	@ 0x24
 800bd24:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800bd26:	4b28      	ldr	r3, [pc, #160]	@ (800bdc8 <_tx_timer_initialize+0xa8>)
 800bd28:	2200      	movs	r2, #0
 800bd2a:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800bd2c:	4b27      	ldr	r3, [pc, #156]	@ (800bdcc <_tx_timer_initialize+0xac>)
 800bd2e:	2200      	movs	r2, #0
 800bd30:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800bd32:	4b27      	ldr	r3, [pc, #156]	@ (800bdd0 <_tx_timer_initialize+0xb0>)
 800bd34:	2200      	movs	r2, #0
 800bd36:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800bd38:	4b26      	ldr	r3, [pc, #152]	@ (800bdd4 <_tx_timer_initialize+0xb4>)
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800bd3e:	4b26      	ldr	r3, [pc, #152]	@ (800bdd8 <_tx_timer_initialize+0xb8>)
 800bd40:	2200      	movs	r2, #0
 800bd42:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800bd44:	2280      	movs	r2, #128	@ 0x80
 800bd46:	2100      	movs	r1, #0
 800bd48:	4824      	ldr	r0, [pc, #144]	@ (800bddc <_tx_timer_initialize+0xbc>)
 800bd4a:	f000 fe17 	bl	800c97c <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800bd4e:	4b24      	ldr	r3, [pc, #144]	@ (800bde0 <_tx_timer_initialize+0xc0>)
 800bd50:	4a22      	ldr	r2, [pc, #136]	@ (800bddc <_tx_timer_initialize+0xbc>)
 800bd52:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800bd54:	4b23      	ldr	r3, [pc, #140]	@ (800bde4 <_tx_timer_initialize+0xc4>)
 800bd56:	4a21      	ldr	r2, [pc, #132]	@ (800bddc <_tx_timer_initialize+0xbc>)
 800bd58:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800bd5a:	4b23      	ldr	r3, [pc, #140]	@ (800bde8 <_tx_timer_initialize+0xc8>)
 800bd5c:	4a23      	ldr	r2, [pc, #140]	@ (800bdec <_tx_timer_initialize+0xcc>)
 800bd5e:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800bd60:	4b21      	ldr	r3, [pc, #132]	@ (800bde8 <_tx_timer_initialize+0xc8>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	3304      	adds	r3, #4
 800bd66:	4a20      	ldr	r2, [pc, #128]	@ (800bde8 <_tx_timer_initialize+0xc8>)
 800bd68:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800bd6a:	4b21      	ldr	r3, [pc, #132]	@ (800bdf0 <_tx_timer_initialize+0xd0>)
 800bd6c:	4a21      	ldr	r2, [pc, #132]	@ (800bdf4 <_tx_timer_initialize+0xd4>)
 800bd6e:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800bd70:	4b21      	ldr	r3, [pc, #132]	@ (800bdf8 <_tx_timer_initialize+0xd8>)
 800bd72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bd76:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800bd78:	4b20      	ldr	r3, [pc, #128]	@ (800bdfc <_tx_timer_initialize+0xdc>)
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800bd7e:	4b1c      	ldr	r3, [pc, #112]	@ (800bdf0 <_tx_timer_initialize+0xd0>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	4a1d      	ldr	r2, [pc, #116]	@ (800bdf8 <_tx_timer_initialize+0xd8>)
 800bd84:	6812      	ldr	r2, [r2, #0]
 800bd86:	491d      	ldr	r1, [pc, #116]	@ (800bdfc <_tx_timer_initialize+0xdc>)
 800bd88:	6809      	ldr	r1, [r1, #0]
 800bd8a:	481c      	ldr	r0, [pc, #112]	@ (800bdfc <_tx_timer_initialize+0xdc>)
 800bd8c:	6800      	ldr	r0, [r0, #0]
 800bd8e:	2400      	movs	r4, #0
 800bd90:	9405      	str	r4, [sp, #20]
 800bd92:	2400      	movs	r4, #0
 800bd94:	9404      	str	r4, [sp, #16]
 800bd96:	9003      	str	r0, [sp, #12]
 800bd98:	9102      	str	r1, [sp, #8]
 800bd9a:	9201      	str	r2, [sp, #4]
 800bd9c:	9300      	str	r3, [sp, #0]
 800bd9e:	4b18      	ldr	r3, [pc, #96]	@ (800be00 <_tx_timer_initialize+0xe0>)
 800bda0:	4a18      	ldr	r2, [pc, #96]	@ (800be04 <_tx_timer_initialize+0xe4>)
 800bda2:	4919      	ldr	r1, [pc, #100]	@ (800be08 <_tx_timer_initialize+0xe8>)
 800bda4:	4819      	ldr	r0, [pc, #100]	@ (800be0c <_tx_timer_initialize+0xec>)
 800bda6:	f7ff f95b 	bl	800b060 <_tx_thread_create>
 800bdaa:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d1e5      	bne.n	800bd7e <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800bdb2:	4b17      	ldr	r3, [pc, #92]	@ (800be10 <_tx_timer_initialize+0xf0>)
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800bdb8:	4b16      	ldr	r3, [pc, #88]	@ (800be14 <_tx_timer_initialize+0xf4>)
 800bdba:	2200      	movs	r2, #0
 800bdbc:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800bdbe:	bf00      	nop
 800bdc0:	370c      	adds	r7, #12
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd90      	pop	{r4, r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	20010bc8 	.word	0x20010bc8
 800bdcc:	20011128 	.word	0x20011128
 800bdd0:	20010bcc 	.word	0x20010bcc
 800bdd4:	20010c5c 	.word	0x20010c5c
 800bdd8:	20010c68 	.word	0x20010c68
 800bddc:	20010bd0 	.word	0x20010bd0
 800bde0:	20010c50 	.word	0x20010c50
 800bde4:	20010c58 	.word	0x20010c58
 800bde8:	20010c54 	.word	0x20010c54
 800bdec:	20010c4c 	.word	0x20010c4c
 800bdf0:	20010d1c 	.word	0x20010d1c
 800bdf4:	20010d28 	.word	0x20010d28
 800bdf8:	20010d20 	.word	0x20010d20
 800bdfc:	20010d24 	.word	0x20010d24
 800be00:	4154494d 	.word	0x4154494d
 800be04:	0800bf4d 	.word	0x0800bf4d
 800be08:	0800cb48 	.word	0x0800cb48
 800be0c:	20010c6c 	.word	0x20010c6c
 800be10:	20010c60 	.word	0x20010c60
 800be14:	20010c64 	.word	0x20010c64

0800be18 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800be18:	b480      	push	{r7}
 800be1a:	b089      	sub	sp, #36	@ 0x24
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d04a      	beq.n	800bec2 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be32:	d046      	beq.n	800bec2 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	699b      	ldr	r3, [r3, #24]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d142      	bne.n	800bec2 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	2b20      	cmp	r3, #32
 800be40:	d902      	bls.n	800be48 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800be42:	231f      	movs	r3, #31
 800be44:	61bb      	str	r3, [r7, #24]
 800be46:	e002      	b.n	800be4e <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800be48:	697b      	ldr	r3, [r7, #20]
 800be4a:	3b01      	subs	r3, #1
 800be4c:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800be4e:	4b20      	ldr	r3, [pc, #128]	@ (800bed0 <_tx_timer_system_activate+0xb8>)
 800be50:	681a      	ldr	r2, [r3, #0]
 800be52:	69bb      	ldr	r3, [r7, #24]
 800be54:	009b      	lsls	r3, r3, #2
 800be56:	4413      	add	r3, r2
 800be58:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800be5a:	4b1e      	ldr	r3, [pc, #120]	@ (800bed4 <_tx_timer_system_activate+0xbc>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	69fa      	ldr	r2, [r7, #28]
 800be60:	429a      	cmp	r2, r3
 800be62:	d30b      	bcc.n	800be7c <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800be64:	4b1b      	ldr	r3, [pc, #108]	@ (800bed4 <_tx_timer_system_activate+0xbc>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	69fa      	ldr	r2, [r7, #28]
 800be6a:	1ad3      	subs	r3, r2, r3
 800be6c:	109b      	asrs	r3, r3, #2
 800be6e:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800be70:	4b19      	ldr	r3, [pc, #100]	@ (800bed8 <_tx_timer_system_activate+0xc0>)
 800be72:	681a      	ldr	r2, [r3, #0]
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	009b      	lsls	r3, r3, #2
 800be78:	4413      	add	r3, r2
 800be7a:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800be7c:	69fb      	ldr	r3, [r7, #28]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d109      	bne.n	800be98 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	687a      	ldr	r2, [r7, #4]
 800be88:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	601a      	str	r2, [r3, #0]
 800be96:	e011      	b.n	800bebc <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800be98:	69fb      	ldr	r3, [r7, #28]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	695b      	ldr	r3, [r3, #20]
 800bea2:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	687a      	ldr	r2, [r7, #4]
 800beae:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	68fa      	ldr	r2, [r7, #12]
 800beb4:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	68ba      	ldr	r2, [r7, #8]
 800beba:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	69fa      	ldr	r2, [r7, #28]
 800bec0:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800bec2:	bf00      	nop
 800bec4:	3724      	adds	r7, #36	@ 0x24
 800bec6:	46bd      	mov	sp, r7
 800bec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800becc:	4770      	bx	lr
 800bece:	bf00      	nop
 800bed0:	20010c58 	.word	0x20010c58
 800bed4:	20010c54 	.word	0x20010c54
 800bed8:	20010c50 	.word	0x20010c50

0800bedc <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800bedc:	b480      	push	{r7}
 800bede:	b087      	sub	sp, #28
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	699b      	ldr	r3, [r3, #24]
 800bee8:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d026      	beq.n	800bf3e <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	691b      	ldr	r3, [r3, #16]
 800bef4:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800bef6:	687a      	ldr	r2, [r7, #4]
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	429a      	cmp	r2, r3
 800befc:	d108      	bne.n	800bf10 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	687a      	ldr	r2, [r7, #4]
 800bf04:	429a      	cmp	r2, r3
 800bf06:	d117      	bne.n	800bf38 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800bf08:	697b      	ldr	r3, [r7, #20]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	601a      	str	r2, [r3, #0]
 800bf0e:	e013      	b.n	800bf38 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	695b      	ldr	r3, [r3, #20]
 800bf14:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800bf16:	693b      	ldr	r3, [r7, #16]
 800bf18:	68fa      	ldr	r2, [r7, #12]
 800bf1a:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	693a      	ldr	r2, [r7, #16]
 800bf20:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	429a      	cmp	r2, r3
 800bf2a:	d105      	bne.n	800bf38 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	697a      	ldr	r2, [r7, #20]
 800bf30:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	693a      	ldr	r2, [r7, #16]
 800bf36:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	619a      	str	r2, [r3, #24]
    }
}
 800bf3e:	bf00      	nop
 800bf40:	371c      	adds	r7, #28
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr
	...

0800bf4c <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b098      	sub	sp, #96	@ 0x60
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800bf54:	2300      	movs	r3, #0
 800bf56:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	4a73      	ldr	r2, [pc, #460]	@ (800c128 <_tx_timer_thread_entry+0x1dc>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	f040 80de 	bne.w	800c11e <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf62:	f3ef 8310 	mrs	r3, PRIMASK
 800bf66:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800bf68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800bf6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf6c:	b672      	cpsid	i
    return(int_posture);
 800bf6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800bf70:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800bf72:	4b6e      	ldr	r3, [pc, #440]	@ (800c12c <_tx_timer_thread_entry+0x1e0>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d003      	beq.n	800bf88 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	f107 020c 	add.w	r2, r7, #12
 800bf86:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800bf88:	4b68      	ldr	r3, [pc, #416]	@ (800c12c <_tx_timer_thread_entry+0x1e0>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800bf90:	4b66      	ldr	r3, [pc, #408]	@ (800c12c <_tx_timer_thread_entry+0x1e0>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	3304      	adds	r3, #4
 800bf96:	4a65      	ldr	r2, [pc, #404]	@ (800c12c <_tx_timer_thread_entry+0x1e0>)
 800bf98:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800bf9a:	4b64      	ldr	r3, [pc, #400]	@ (800c12c <_tx_timer_thread_entry+0x1e0>)
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	4b64      	ldr	r3, [pc, #400]	@ (800c130 <_tx_timer_thread_entry+0x1e4>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d103      	bne.n	800bfae <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800bfa6:	4b63      	ldr	r3, [pc, #396]	@ (800c134 <_tx_timer_thread_entry+0x1e8>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	4a60      	ldr	r2, [pc, #384]	@ (800c12c <_tx_timer_thread_entry+0x1e0>)
 800bfac:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800bfae:	4b62      	ldr	r3, [pc, #392]	@ (800c138 <_tx_timer_thread_entry+0x1ec>)
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	601a      	str	r2, [r3, #0]
 800bfb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bfb6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bfb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfba:	f383 8810 	msr	PRIMASK, r3
}
 800bfbe:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bfc0:	f3ef 8310 	mrs	r3, PRIMASK
 800bfc4:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800bfc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800bfc8:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800bfca:	b672      	cpsid	i
    return(int_posture);
 800bfcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800bfce:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800bfd0:	e07f      	b.n	800c0d2 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	691b      	ldr	r3, [r3, #16]
 800bfda:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800bfe0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bfe2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d102      	bne.n	800bfee <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	60fb      	str	r3, [r7, #12]
 800bfec:	e00e      	b.n	800c00c <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800bfee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bff0:	695b      	ldr	r3, [r3, #20]
 800bff2:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800bff4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bff6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bff8:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800bffa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bffc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bffe:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800c000:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c002:	f107 020c 	add.w	r2, r7, #12
 800c006:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800c008:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c00a:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800c00c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	2b20      	cmp	r3, #32
 800c012:	d911      	bls.n	800c038 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800c014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800c01c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c01e:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800c020:	2300      	movs	r3, #0
 800c022:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c024:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c026:	f107 0208 	add.w	r2, r7, #8
 800c02a:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800c02c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c02e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c030:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800c032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c034:	60bb      	str	r3, [r7, #8]
 800c036:	e01a      	b.n	800c06e <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800c038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c03a:	689b      	ldr	r3, [r3, #8]
 800c03c:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800c03e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c040:	68db      	ldr	r3, [r3, #12]
 800c042:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800c044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c046:	685a      	ldr	r2, [r3, #4]
 800c048:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c04a:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800c04c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d009      	beq.n	800c068 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c056:	f107 0208 	add.w	r2, r7, #8
 800c05a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800c05c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c05e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c060:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800c062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c064:	60bb      	str	r3, [r7, #8]
 800c066:	e002      	b.n	800c06e <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800c068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c06a:	2200      	movs	r2, #0
 800c06c:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800c06e:	4a33      	ldr	r2, [pc, #204]	@ (800c13c <_tx_timer_thread_entry+0x1f0>)
 800c070:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c072:	6013      	str	r3, [r2, #0]
 800c074:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c076:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c07a:	f383 8810 	msr	PRIMASK, r3
}
 800c07e:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800c080:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c082:	2b00      	cmp	r3, #0
 800c084:	d002      	beq.n	800c08c <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800c086:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c088:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800c08a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c08c:	f3ef 8310 	mrs	r3, PRIMASK
 800c090:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c094:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c096:	b672      	cpsid	i
    return(int_posture);
 800c098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c09a:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800c09c:	4b27      	ldr	r3, [pc, #156]	@ (800c13c <_tx_timer_thread_entry+0x1f0>)
 800c09e:	2200      	movs	r2, #0
 800c0a0:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d105      	bne.n	800c0b6 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800c0aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800c0b0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c0b2:	f7ff feb1 	bl	800be18 <_tx_timer_system_activate>
 800c0b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c0b8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c0ba:	69bb      	ldr	r3, [r7, #24]
 800c0bc:	f383 8810 	msr	PRIMASK, r3
}
 800c0c0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c0c2:	f3ef 8310 	mrs	r3, PRIMASK
 800c0c6:	623b      	str	r3, [r7, #32]
    return(posture);
 800c0c8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c0ca:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c0cc:	b672      	cpsid	i
    return(int_posture);
 800c0ce:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c0d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f47f af7c 	bne.w	800bfd2 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800c0da:	4b17      	ldr	r3, [pc, #92]	@ (800c138 <_tx_timer_thread_entry+0x1ec>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d116      	bne.n	800c110 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800c0e2:	4b17      	ldr	r3, [pc, #92]	@ (800c140 <_tx_timer_thread_entry+0x1f4>)
 800c0e4:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800c0e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0e8:	2203      	movs	r2, #3
 800c0ea:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c0ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0ee:	2201      	movs	r2, #1
 800c0f0:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800c0f2:	4b14      	ldr	r3, [pc, #80]	@ (800c144 <_tx_timer_thread_entry+0x1f8>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	4a12      	ldr	r2, [pc, #72]	@ (800c144 <_tx_timer_thread_entry+0x1f8>)
 800c0fa:	6013      	str	r3, [r2, #0]
 800c0fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c0fe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	f383 8810 	msr	PRIMASK, r3
}
 800c106:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800c108:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c10a:	f7ff fae1 	bl	800b6d0 <_tx_thread_system_suspend>
 800c10e:	e728      	b.n	800bf62 <_tx_timer_thread_entry+0x16>
 800c110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c112:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	f383 8810 	msr	PRIMASK, r3
}
 800c11a:	bf00      	nop
            TX_DISABLE
 800c11c:	e721      	b.n	800bf62 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800c11e:	bf00      	nop
 800c120:	3760      	adds	r7, #96	@ 0x60
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}
 800c126:	bf00      	nop
 800c128:	4154494d 	.word	0x4154494d
 800c12c:	20010c58 	.word	0x20010c58
 800c130:	20010c54 	.word	0x20010c54
 800c134:	20010c50 	.word	0x20010c50
 800c138:	20010c5c 	.word	0x20010c5c
 800c13c:	20010c68 	.word	0x20010c68
 800c140:	20010c6c 	.word	0x20010c6c
 800c144:	20010bbc 	.word	0x20010bbc

0800c148 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b08a      	sub	sp, #40	@ 0x28
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	60f8      	str	r0, [r7, #12]
 800c150:	60b9      	str	r1, [r7, #8]
 800c152:	607a      	str	r2, [r7, #4]
 800c154:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c156:	2300      	movs	r3, #0
 800c158:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d102      	bne.n	800c166 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c160:	2302      	movs	r3, #2
 800c162:	627b      	str	r3, [r7, #36]	@ 0x24
 800c164:	e029      	b.n	800c1ba <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4a2d      	ldr	r2, [pc, #180]	@ (800c220 <_txe_byte_allocate+0xd8>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d002      	beq.n	800c176 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c170:	2302      	movs	r3, #2
 800c172:	627b      	str	r3, [r7, #36]	@ 0x24
 800c174:	e021      	b.n	800c1ba <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d102      	bne.n	800c182 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800c17c:	2303      	movs	r3, #3
 800c17e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c180:	e01b      	b.n	800c1ba <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d102      	bne.n	800c18e <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c188:	2305      	movs	r3, #5
 800c18a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c18c:	e015      	b.n	800c1ba <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	69db      	ldr	r3, [r3, #28]
 800c192:	687a      	ldr	r2, [r7, #4]
 800c194:	429a      	cmp	r2, r3
 800c196:	d902      	bls.n	800c19e <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c198:	2305      	movs	r3, #5
 800c19a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c19c:	e00d      	b.n	800c1ba <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d00a      	beq.n	800c1ba <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c1a4:	f3ef 8305 	mrs	r3, IPSR
 800c1a8:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800c1aa:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c1ac:	4b1d      	ldr	r3, [pc, #116]	@ (800c224 <_txe_byte_allocate+0xdc>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d001      	beq.n	800c1ba <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c1b6:	2304      	movs	r3, #4
 800c1b8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800c1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d108      	bne.n	800c1d2 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c1c0:	4b19      	ldr	r3, [pc, #100]	@ (800c228 <_txe_byte_allocate+0xe0>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c1c6:	6a3b      	ldr	r3, [r7, #32]
 800c1c8:	4a18      	ldr	r2, [pc, #96]	@ (800c22c <_txe_byte_allocate+0xe4>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d101      	bne.n	800c1d2 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c1ce:	2313      	movs	r3, #19
 800c1d0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800c1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d114      	bne.n	800c202 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c1d8:	f3ef 8305 	mrs	r3, IPSR
 800c1dc:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c1de:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c1e0:	4b10      	ldr	r3, [pc, #64]	@ (800c224 <_txe_byte_allocate+0xdc>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d00b      	beq.n	800c202 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c1ea:	f3ef 8305 	mrs	r3, IPSR
 800c1ee:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c1f0:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c1f2:	4b0c      	ldr	r3, [pc, #48]	@ (800c224 <_txe_byte_allocate+0xdc>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c1fc:	d201      	bcs.n	800c202 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c1fe:	2313      	movs	r3, #19
 800c200:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c204:	2b00      	cmp	r3, #0
 800c206:	d106      	bne.n	800c216 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	687a      	ldr	r2, [r7, #4]
 800c20c:	68b9      	ldr	r1, [r7, #8]
 800c20e:	68f8      	ldr	r0, [r7, #12]
 800c210:	f7fe fa1a 	bl	800a648 <_tx_byte_allocate>
 800c214:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800c216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3728      	adds	r7, #40	@ 0x28
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}
 800c220:	42595445 	.word	0x42595445
 800c224:	2000004c 	.word	0x2000004c
 800c228:	20010b24 	.word	0x20010b24
 800c22c:	20010c6c 	.word	0x20010c6c

0800c230 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b092      	sub	sp, #72	@ 0x48
 800c234:	af00      	add	r7, sp, #0
 800c236:	60f8      	str	r0, [r7, #12]
 800c238:	60b9      	str	r1, [r7, #8]
 800c23a:	607a      	str	r2, [r7, #4]
 800c23c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c23e:	2300      	movs	r3, #0
 800c240:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d102      	bne.n	800c24e <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c248:	2302      	movs	r3, #2
 800c24a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c24c:	e075      	b.n	800c33a <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800c24e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c250:	2b34      	cmp	r3, #52	@ 0x34
 800c252:	d002      	beq.n	800c25a <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c254:	2302      	movs	r3, #2
 800c256:	647b      	str	r3, [r7, #68]	@ 0x44
 800c258:	e06f      	b.n	800c33a <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c25a:	f3ef 8310 	mrs	r3, PRIMASK
 800c25e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c262:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c264:	b672      	cpsid	i
    return(int_posture);
 800c266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c268:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c26a:	4b3b      	ldr	r3, [pc, #236]	@ (800c358 <_txe_byte_pool_create+0x128>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	3301      	adds	r3, #1
 800c270:	4a39      	ldr	r2, [pc, #228]	@ (800c358 <_txe_byte_pool_create+0x128>)
 800c272:	6013      	str	r3, [r2, #0]
 800c274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c276:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c27a:	f383 8810 	msr	PRIMASK, r3
}
 800c27e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800c280:	4b36      	ldr	r3, [pc, #216]	@ (800c35c <_txe_byte_pool_create+0x12c>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c286:	2300      	movs	r3, #0
 800c288:	643b      	str	r3, [r7, #64]	@ 0x40
 800c28a:	e009      	b.n	800c2a0 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800c28c:	68fa      	ldr	r2, [r7, #12]
 800c28e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c290:	429a      	cmp	r2, r3
 800c292:	d00b      	beq.n	800c2ac <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800c294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c298:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c29a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c29c:	3301      	adds	r3, #1
 800c29e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2a0:	4b2f      	ldr	r3, [pc, #188]	@ (800c360 <_txe_byte_pool_create+0x130>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	d3f0      	bcc.n	800c28c <_txe_byte_pool_create+0x5c>
 800c2aa:	e000      	b.n	800c2ae <_txe_byte_pool_create+0x7e>
                break;
 800c2ac:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2ae:	f3ef 8310 	mrs	r3, PRIMASK
 800c2b2:	623b      	str	r3, [r7, #32]
    return(posture);
 800c2b4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c2b6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c2b8:	b672      	cpsid	i
    return(int_posture);
 800c2ba:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c2bc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c2be:	4b26      	ldr	r3, [pc, #152]	@ (800c358 <_txe_byte_pool_create+0x128>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	4a24      	ldr	r2, [pc, #144]	@ (800c358 <_txe_byte_pool_create+0x128>)
 800c2c6:	6013      	str	r3, [r2, #0]
 800c2c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ca:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ce:	f383 8810 	msr	PRIMASK, r3
}
 800c2d2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c2d4:	f7ff f8c2 	bl	800b45c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800c2d8:	68fa      	ldr	r2, [r7, #12]
 800c2da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2dc:	429a      	cmp	r2, r3
 800c2de:	d102      	bne.n	800c2e6 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800c2e0:	2302      	movs	r3, #2
 800c2e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2e4:	e029      	b.n	800c33a <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d102      	bne.n	800c2f2 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800c2ec:	2303      	movs	r3, #3
 800c2ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2f0:	e023      	b.n	800c33a <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	2b63      	cmp	r3, #99	@ 0x63
 800c2f6:	d802      	bhi.n	800c2fe <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800c2f8:	2305      	movs	r3, #5
 800c2fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2fc:	e01d      	b.n	800c33a <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c2fe:	4b19      	ldr	r3, [pc, #100]	@ (800c364 <_txe_byte_pool_create+0x134>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c306:	4a18      	ldr	r2, [pc, #96]	@ (800c368 <_txe_byte_pool_create+0x138>)
 800c308:	4293      	cmp	r3, r2
 800c30a:	d101      	bne.n	800c310 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c30c:	2313      	movs	r3, #19
 800c30e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c310:	f3ef 8305 	mrs	r3, IPSR
 800c314:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c316:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c318:	4b14      	ldr	r3, [pc, #80]	@ (800c36c <_txe_byte_pool_create+0x13c>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	4313      	orrs	r3, r2
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d00b      	beq.n	800c33a <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c322:	f3ef 8305 	mrs	r3, IPSR
 800c326:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c328:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c32a:	4b10      	ldr	r3, [pc, #64]	@ (800c36c <_txe_byte_pool_create+0x13c>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4313      	orrs	r3, r2
 800c330:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c334:	d201      	bcs.n	800c33a <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c336:	2313      	movs	r3, #19
 800c338:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c33a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d106      	bne.n	800c34e <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	687a      	ldr	r2, [r7, #4]
 800c344:	68b9      	ldr	r1, [r7, #8]
 800c346:	68f8      	ldr	r0, [r7, #12]
 800c348:	f7fe fac0 	bl	800a8cc <_tx_byte_pool_create>
 800c34c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c34e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c350:	4618      	mov	r0, r3
 800c352:	3748      	adds	r7, #72	@ 0x48
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}
 800c358:	20010bbc 	.word	0x20010bbc
 800c35c:	20010b14 	.word	0x20010b14
 800c360:	20010b18 	.word	0x20010b18
 800c364:	20010b24 	.word	0x20010b24
 800c368:	20010c6c 	.word	0x20010c6c
 800c36c:	2000004c 	.word	0x2000004c

0800c370 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b092      	sub	sp, #72	@ 0x48
 800c374:	af00      	add	r7, sp, #0
 800c376:	60f8      	str	r0, [r7, #12]
 800c378:	60b9      	str	r1, [r7, #8]
 800c37a:	607a      	str	r2, [r7, #4]
 800c37c:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c37e:	2300      	movs	r3, #0
 800c380:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d102      	bne.n	800c38e <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c388:	230c      	movs	r3, #12
 800c38a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c38c:	e054      	b.n	800c438 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	2b1c      	cmp	r3, #28
 800c392:	d002      	beq.n	800c39a <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c394:	230c      	movs	r3, #12
 800c396:	647b      	str	r3, [r7, #68]	@ 0x44
 800c398:	e04e      	b.n	800c438 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c39a:	f3ef 8310 	mrs	r3, PRIMASK
 800c39e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c3a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c3a4:	b672      	cpsid	i
    return(int_posture);
 800c3a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c3a8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c3aa:	4b36      	ldr	r3, [pc, #216]	@ (800c484 <_txe_semaphore_create+0x114>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	4a34      	ldr	r2, [pc, #208]	@ (800c484 <_txe_semaphore_create+0x114>)
 800c3b2:	6013      	str	r3, [r2, #0]
 800c3b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3b6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3ba:	f383 8810 	msr	PRIMASK, r3
}
 800c3be:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800c3c0:	4b31      	ldr	r3, [pc, #196]	@ (800c488 <_txe_semaphore_create+0x118>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	643b      	str	r3, [r7, #64]	@ 0x40
 800c3ca:	e009      	b.n	800c3e0 <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800c3cc:	68fa      	ldr	r2, [r7, #12]
 800c3ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	d00b      	beq.n	800c3ec <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800c3d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3d6:	695b      	ldr	r3, [r3, #20]
 800c3d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800c3da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3dc:	3301      	adds	r3, #1
 800c3de:	643b      	str	r3, [r7, #64]	@ 0x40
 800c3e0:	4b2a      	ldr	r3, [pc, #168]	@ (800c48c <_txe_semaphore_create+0x11c>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d3f0      	bcc.n	800c3cc <_txe_semaphore_create+0x5c>
 800c3ea:	e000      	b.n	800c3ee <_txe_semaphore_create+0x7e>
                break;
 800c3ec:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c3ee:	f3ef 8310 	mrs	r3, PRIMASK
 800c3f2:	623b      	str	r3, [r7, #32]
    return(posture);
 800c3f4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c3f6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c3f8:	b672      	cpsid	i
    return(int_posture);
 800c3fa:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c3fc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c3fe:	4b21      	ldr	r3, [pc, #132]	@ (800c484 <_txe_semaphore_create+0x114>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	3b01      	subs	r3, #1
 800c404:	4a1f      	ldr	r2, [pc, #124]	@ (800c484 <_txe_semaphore_create+0x114>)
 800c406:	6013      	str	r3, [r2, #0]
 800c408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c40a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c40e:	f383 8810 	msr	PRIMASK, r3
}
 800c412:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c414:	f7ff f822 	bl	800b45c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800c418:	68fa      	ldr	r2, [r7, #12]
 800c41a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c41c:	429a      	cmp	r2, r3
 800c41e:	d102      	bne.n	800c426 <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800c420:	230c      	movs	r3, #12
 800c422:	647b      	str	r3, [r7, #68]	@ 0x44
 800c424:	e008      	b.n	800c438 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c426:	4b1a      	ldr	r3, [pc, #104]	@ (800c490 <_txe_semaphore_create+0x120>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c42c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c42e:	4a19      	ldr	r2, [pc, #100]	@ (800c494 <_txe_semaphore_create+0x124>)
 800c430:	4293      	cmp	r3, r2
 800c432:	d101      	bne.n	800c438 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c434:	2313      	movs	r3, #19
 800c436:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d114      	bne.n	800c468 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c43e:	f3ef 8305 	mrs	r3, IPSR
 800c442:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c444:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c446:	4b14      	ldr	r3, [pc, #80]	@ (800c498 <_txe_semaphore_create+0x128>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	4313      	orrs	r3, r2
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d00b      	beq.n	800c468 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c450:	f3ef 8305 	mrs	r3, IPSR
 800c454:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c456:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c458:	4b0f      	ldr	r3, [pc, #60]	@ (800c498 <_txe_semaphore_create+0x128>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4313      	orrs	r3, r2
 800c45e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c462:	d201      	bcs.n	800c468 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c464:	2313      	movs	r3, #19
 800c466:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c468:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d105      	bne.n	800c47a <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800c46e:	687a      	ldr	r2, [r7, #4]
 800c470:	68b9      	ldr	r1, [r7, #8]
 800c472:	68f8      	ldr	r0, [r7, #12]
 800c474:	f7fe fcb8 	bl	800ade8 <_tx_semaphore_create>
 800c478:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c47a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3748      	adds	r7, #72	@ 0x48
 800c480:	46bd      	mov	sp, r7
 800c482:	bd80      	pop	{r7, pc}
 800c484:	20010bbc 	.word	0x20010bbc
 800c488:	20010aec 	.word	0x20010aec
 800c48c:	20010af0 	.word	0x20010af0
 800c490:	20010b24 	.word	0x20010b24
 800c494:	20010c6c 	.word	0x20010c6c
 800c498:	2000004c 	.word	0x2000004c

0800c49c <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b086      	sub	sp, #24
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d102      	bne.n	800c4b6 <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c4b0:	230c      	movs	r3, #12
 800c4b2:	617b      	str	r3, [r7, #20]
 800c4b4:	e01f      	b.n	800c4f6 <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	4a15      	ldr	r2, [pc, #84]	@ (800c510 <_txe_semaphore_get+0x74>)
 800c4bc:	4293      	cmp	r3, r2
 800c4be:	d002      	beq.n	800c4c6 <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c4c0:	230c      	movs	r3, #12
 800c4c2:	617b      	str	r3, [r7, #20]
 800c4c4:	e017      	b.n	800c4f6 <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d014      	beq.n	800c4f6 <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c4cc:	f3ef 8305 	mrs	r3, IPSR
 800c4d0:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c4d2:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c4d4:	4b0f      	ldr	r3, [pc, #60]	@ (800c514 <_txe_semaphore_get+0x78>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d002      	beq.n	800c4e4 <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c4de:	2304      	movs	r3, #4
 800c4e0:	617b      	str	r3, [r7, #20]
 800c4e2:	e008      	b.n	800c4f6 <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800c4e4:	4b0c      	ldr	r3, [pc, #48]	@ (800c518 <_txe_semaphore_get+0x7c>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800c4ea:	693b      	ldr	r3, [r7, #16]
 800c4ec:	4a0b      	ldr	r2, [pc, #44]	@ (800c51c <_txe_semaphore_get+0x80>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d101      	bne.n	800c4f6 <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800c4f2:	2304      	movs	r3, #4
 800c4f4:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c4f6:	697b      	ldr	r3, [r7, #20]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d104      	bne.n	800c506 <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800c4fc:	6839      	ldr	r1, [r7, #0]
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7fe fcc4 	bl	800ae8c <_tx_semaphore_get>
 800c504:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c506:	697b      	ldr	r3, [r7, #20]
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3718      	adds	r7, #24
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}
 800c510:	53454d41 	.word	0x53454d41
 800c514:	2000004c 	.word	0x2000004c
 800c518:	20010b24 	.word	0x20010b24
 800c51c:	20010c6c 	.word	0x20010c6c

0800c520 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b084      	sub	sp, #16
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d102      	bne.n	800c534 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c52e:	230c      	movs	r3, #12
 800c530:	60fb      	str	r3, [r7, #12]
 800c532:	e00b      	b.n	800c54c <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a07      	ldr	r2, [pc, #28]	@ (800c558 <_txe_semaphore_put+0x38>)
 800c53a:	4293      	cmp	r3, r2
 800c53c:	d002      	beq.n	800c544 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800c53e:	230c      	movs	r3, #12
 800c540:	60fb      	str	r3, [r7, #12]
 800c542:	e003      	b.n	800c54c <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f7fe fd33 	bl	800afb0 <_tx_semaphore_put>
 800c54a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800c54c:	68fb      	ldr	r3, [r7, #12]
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3710      	adds	r7, #16
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}
 800c556:	bf00      	nop
 800c558:	53454d41 	.word	0x53454d41

0800c55c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b09a      	sub	sp, #104	@ 0x68
 800c560:	af06      	add	r7, sp, #24
 800c562:	60f8      	str	r0, [r7, #12]
 800c564:	60b9      	str	r1, [r7, #8]
 800c566:	607a      	str	r2, [r7, #4]
 800c568:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c56a:	2300      	movs	r3, #0
 800c56c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d102      	bne.n	800c57a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800c574:	230e      	movs	r3, #14
 800c576:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c578:	e0bb      	b.n	800c6f2 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800c57a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c57c:	2bb0      	cmp	r3, #176	@ 0xb0
 800c57e:	d002      	beq.n	800c586 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800c580:	230e      	movs	r3, #14
 800c582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c584:	e0b5      	b.n	800c6f2 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c586:	f3ef 8310 	mrs	r3, PRIMASK
 800c58a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c58e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c590:	b672      	cpsid	i
    return(int_posture);
 800c592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c594:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c596:	4b64      	ldr	r3, [pc, #400]	@ (800c728 <_txe_thread_create+0x1cc>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	3301      	adds	r3, #1
 800c59c:	4a62      	ldr	r2, [pc, #392]	@ (800c728 <_txe_thread_create+0x1cc>)
 800c59e:	6013      	str	r3, [r2, #0]
 800c5a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c5a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5a6:	f383 8810 	msr	PRIMASK, r3
}
 800c5aa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800c5b0:	4b5e      	ldr	r3, [pc, #376]	@ (800c72c <_txe_thread_create+0x1d0>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800c5b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c5b8:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800c5ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c5bc:	3b01      	subs	r3, #1
 800c5be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c5c0:	4413      	add	r3, r2
 800c5c2:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800c5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5cc:	e02b      	b.n	800c626 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800c5ce:	68fa      	ldr	r2, [r7, #12]
 800c5d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d101      	bne.n	800c5da <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800c5da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d028      	beq.n	800c632 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800c5e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5e2:	68db      	ldr	r3, [r3, #12]
 800c5e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	d308      	bcc.n	800c5fc <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800c5ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ec:	691b      	ldr	r3, [r3, #16]
 800c5ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c5f0:	429a      	cmp	r2, r3
 800c5f2:	d203      	bcs.n	800c5fc <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800c5fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5fe:	68db      	ldr	r3, [r3, #12]
 800c600:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c602:	429a      	cmp	r2, r3
 800c604:	d308      	bcc.n	800c618 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800c606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c608:	691b      	ldr	r3, [r3, #16]
 800c60a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c60c:	429a      	cmp	r2, r3
 800c60e:	d203      	bcs.n	800c618 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800c610:	2300      	movs	r3, #0
 800c612:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800c614:	2301      	movs	r3, #1
 800c616:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800c618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c61a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c61e:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800c620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c622:	3301      	adds	r3, #1
 800c624:	647b      	str	r3, [r7, #68]	@ 0x44
 800c626:	4b42      	ldr	r3, [pc, #264]	@ (800c730 <_txe_thread_create+0x1d4>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d3ce      	bcc.n	800c5ce <_txe_thread_create+0x72>
 800c630:	e000      	b.n	800c634 <_txe_thread_create+0xd8>
                break;
 800c632:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c634:	f3ef 8310 	mrs	r3, PRIMASK
 800c638:	61fb      	str	r3, [r7, #28]
    return(posture);
 800c63a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800c63c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c63e:	b672      	cpsid	i
    return(int_posture);
 800c640:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c642:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c644:	4b38      	ldr	r3, [pc, #224]	@ (800c728 <_txe_thread_create+0x1cc>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	3b01      	subs	r3, #1
 800c64a:	4a37      	ldr	r2, [pc, #220]	@ (800c728 <_txe_thread_create+0x1cc>)
 800c64c:	6013      	str	r3, [r2, #0]
 800c64e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c650:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c652:	6a3b      	ldr	r3, [r7, #32]
 800c654:	f383 8810 	msr	PRIMASK, r3
}
 800c658:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c65a:	f7fe feff 	bl	800b45c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800c65e:	68fa      	ldr	r2, [r7, #12]
 800c660:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c662:	429a      	cmp	r2, r3
 800c664:	d102      	bne.n	800c66c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800c666:	230e      	movs	r3, #14
 800c668:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c66a:	e042      	b.n	800c6f2 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800c66c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d102      	bne.n	800c678 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800c672:	2303      	movs	r3, #3
 800c674:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c676:	e03c      	b.n	800c6f2 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d102      	bne.n	800c684 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800c67e:	2303      	movs	r3, #3
 800c680:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c682:	e036      	b.n	800c6f2 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800c684:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c686:	2bc7      	cmp	r3, #199	@ 0xc7
 800c688:	d802      	bhi.n	800c690 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800c68a:	2305      	movs	r3, #5
 800c68c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c68e:	e030      	b.n	800c6f2 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800c690:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c692:	2b1f      	cmp	r3, #31
 800c694:	d902      	bls.n	800c69c <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800c696:	230f      	movs	r3, #15
 800c698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c69a:	e02a      	b.n	800c6f2 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800c69c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c69e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d902      	bls.n	800c6aa <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800c6a4:	2318      	movs	r3, #24
 800c6a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6a8:	e023      	b.n	800c6f2 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800c6aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d902      	bls.n	800c6b6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800c6b0:	2310      	movs	r3, #16
 800c6b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6b4:	e01d      	b.n	800c6f2 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800c6b6:	4b1f      	ldr	r3, [pc, #124]	@ (800c734 <_txe_thread_create+0x1d8>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800c6bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6be:	4a1e      	ldr	r2, [pc, #120]	@ (800c738 <_txe_thread_create+0x1dc>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d101      	bne.n	800c6c8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c6c4:	2313      	movs	r3, #19
 800c6c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c6c8:	f3ef 8305 	mrs	r3, IPSR
 800c6cc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c6ce:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c6d0:	4b1a      	ldr	r3, [pc, #104]	@ (800c73c <_txe_thread_create+0x1e0>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	4313      	orrs	r3, r2
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d00b      	beq.n	800c6f2 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c6da:	f3ef 8305 	mrs	r3, IPSR
 800c6de:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c6e0:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c6e2:	4b16      	ldr	r3, [pc, #88]	@ (800c73c <_txe_thread_create+0x1e0>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c6ec:	d201      	bcs.n	800c6f2 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c6ee:	2313      	movs	r3, #19
 800c6f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c6f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d112      	bne.n	800c71e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800c6f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c6fa:	9305      	str	r3, [sp, #20]
 800c6fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c6fe:	9304      	str	r3, [sp, #16]
 800c700:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c702:	9303      	str	r3, [sp, #12]
 800c704:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c706:	9302      	str	r3, [sp, #8]
 800c708:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c70a:	9301      	str	r3, [sp, #4]
 800c70c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c70e:	9300      	str	r3, [sp, #0]
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	68b9      	ldr	r1, [r7, #8]
 800c716:	68f8      	ldr	r0, [r7, #12]
 800c718:	f7fe fca2 	bl	800b060 <_tx_thread_create>
 800c71c:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800c71e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800c720:	4618      	mov	r0, r3
 800c722:	3750      	adds	r7, #80	@ 0x50
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}
 800c728:	20010bbc 	.word	0x20010bbc
 800c72c:	20010b2c 	.word	0x20010b2c
 800c730:	20010b30 	.word	0x20010b30
 800c734:	20010b24 	.word	0x20010b24
 800c738:	20010c6c 	.word	0x20010c6c
 800c73c:	2000004c 	.word	0x2000004c

0800c740 <_txe_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_activate(TX_TIMER *timer_ptr)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d102      	bne.n	800c754 <_txe_timer_activate+0x14>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c74e:	2315      	movs	r3, #21
 800c750:	60fb      	str	r3, [r7, #12]
 800c752:	e00b      	b.n	800c76c <_txe_timer_activate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a07      	ldr	r2, [pc, #28]	@ (800c778 <_txe_timer_activate+0x38>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	d002      	beq.n	800c764 <_txe_timer_activate+0x24>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c75e:	2315      	movs	r3, #21
 800c760:	60fb      	str	r3, [r7, #12]
 800c762:	e003      	b.n	800c76c <_txe_timer_activate+0x2c>
    }
    else
    {

        /* Call actual application timer activate function.  */
        status =  _tx_timer_activate(timer_ptr);
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f7ff f959 	bl	800ba1c <_tx_timer_activate>
 800c76a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800c76c:	68fb      	ldr	r3, [r7, #12]
}
 800c76e:	4618      	mov	r0, r3
 800c770:	3710      	adds	r7, #16
 800c772:	46bd      	mov	sp, r7
 800c774:	bd80      	pop	{r7, pc}
 800c776:	bf00      	nop
 800c778:	4154494d 	.word	0x4154494d

0800c77c <_txe_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b086      	sub	sp, #24
 800c780:	af00      	add	r7, sp, #0
 800c782:	60f8      	str	r0, [r7, #12]
 800c784:	60b9      	str	r1, [r7, #8]
 800c786:	607a      	str	r2, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d102      	bne.n	800c794 <_txe_timer_change+0x18>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c78e:	2315      	movs	r3, #21
 800c790:	617b      	str	r3, [r7, #20]
 800c792:	e020      	b.n	800c7d6 <_txe_timer_change+0x5a>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	4a11      	ldr	r2, [pc, #68]	@ (800c7e0 <_txe_timer_change+0x64>)
 800c79a:	4293      	cmp	r3, r2
 800c79c:	d002      	beq.n	800c7a4 <_txe_timer_change+0x28>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c79e:	2315      	movs	r3, #21
 800c7a0:	617b      	str	r3, [r7, #20]
 800c7a2:	e018      	b.n	800c7d6 <_txe_timer_change+0x5a>
    }

    /* Check for an illegal initial tick value.  */
    else if (initial_ticks == ((ULONG) 0))
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d102      	bne.n	800c7b0 <_txe_timer_change+0x34>
    {

        /* Invalid initial tick value, return appropriate error code.  */
        status =  TX_TICK_ERROR;
 800c7aa:	2316      	movs	r3, #22
 800c7ac:	617b      	str	r3, [r7, #20]
 800c7ae:	e012      	b.n	800c7d6 <_txe_timer_change+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c7b0:	f3ef 8305 	mrs	r3, IPSR
 800c7b4:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c7b6:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800c7b8:	4b0a      	ldr	r3, [pc, #40]	@ (800c7e4 <_txe_timer_change+0x68>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c7c2:	d302      	bcc.n	800c7ca <_txe_timer_change+0x4e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800c7c4:	2313      	movs	r3, #19
 800c7c6:	617b      	str	r3, [r7, #20]
 800c7c8:	e005      	b.n	800c7d6 <_txe_timer_change+0x5a>
    }
    else
    {

        /* Call actual application timer function.  */
        status =  _tx_timer_change(timer_ptr, initial_ticks, reschedule_ticks);
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	68b9      	ldr	r1, [r7, #8]
 800c7ce:	68f8      	ldr	r0, [r7, #12]
 800c7d0:	f7ff f950 	bl	800ba74 <_tx_timer_change>
 800c7d4:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c7d6:	697b      	ldr	r3, [r7, #20]
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3718      	adds	r7, #24
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}
 800c7e0:	4154494d 	.word	0x4154494d
 800c7e4:	2000004c 	.word	0x2000004c

0800c7e8 <_txe_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate, UINT timer_control_block_size)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b096      	sub	sp, #88	@ 0x58
 800c7ec:	af04      	add	r7, sp, #16
 800c7ee:	60f8      	str	r0, [r7, #12]
 800c7f0:	60b9      	str	r1, [r7, #8]
 800c7f2:	607a      	str	r2, [r7, #4]
 800c7f4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for a NULL timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d102      	bne.n	800c806 <_txe_timer_create+0x1e>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c800:	2315      	movs	r3, #21
 800c802:	647b      	str	r3, [r7, #68]	@ 0x44
 800c804:	e059      	b.n	800c8ba <_txe_timer_create+0xd2>
    }

    /* Now check for invalid control block size.  */
    else if (timer_control_block_size != (sizeof(TX_TIMER)))
 800c806:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c808:	2b2c      	cmp	r3, #44	@ 0x2c
 800c80a:	d002      	beq.n	800c812 <_txe_timer_create+0x2a>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c80c:	2315      	movs	r3, #21
 800c80e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c810:	e053      	b.n	800c8ba <_txe_timer_create+0xd2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c812:	f3ef 8310 	mrs	r3, PRIMASK
 800c816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c81a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c81c:	b672      	cpsid	i
    return(int_posture);
 800c81e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c820:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c822:	4b41      	ldr	r3, [pc, #260]	@ (800c928 <_txe_timer_create+0x140>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	3301      	adds	r3, #1
 800c828:	4a3f      	ldr	r2, [pc, #252]	@ (800c928 <_txe_timer_create+0x140>)
 800c82a:	6013      	str	r3, [r2, #0]
 800c82c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c82e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c832:	f383 8810 	msr	PRIMASK, r3
}
 800c836:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_timer =  _tx_timer_created_ptr;
 800c838:	4b3c      	ldr	r3, [pc, #240]	@ (800c92c <_txe_timer_create+0x144>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800c83e:	2300      	movs	r3, #0
 800c840:	643b      	str	r3, [r7, #64]	@ 0x40
 800c842:	e009      	b.n	800c858 <_txe_timer_create+0x70>
        {

            /* Determine if this timer matches the current timer in the list.  */
            if (timer_ptr == next_timer)
 800c844:	68fa      	ldr	r2, [r7, #12]
 800c846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c848:	429a      	cmp	r2, r3
 800c84a:	d00b      	beq.n	800c864 <_txe_timer_create+0x7c>
            }
            else
            {

                /* Move to next timer.  */
                next_timer =  next_timer -> tx_timer_created_next;
 800c84c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c84e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800c852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c854:	3301      	adds	r3, #1
 800c856:	643b      	str	r3, [r7, #64]	@ 0x40
 800c858:	4b35      	ldr	r3, [pc, #212]	@ (800c930 <_txe_timer_create+0x148>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c85e:	429a      	cmp	r2, r3
 800c860:	d3f0      	bcc.n	800c844 <_txe_timer_create+0x5c>
 800c862:	e000      	b.n	800c866 <_txe_timer_create+0x7e>
                break;
 800c864:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c866:	f3ef 8310 	mrs	r3, PRIMASK
 800c86a:	623b      	str	r3, [r7, #32]
    return(posture);
 800c86c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c86e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c870:	b672      	cpsid	i
    return(int_posture);
 800c872:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c874:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c876:	4b2c      	ldr	r3, [pc, #176]	@ (800c928 <_txe_timer_create+0x140>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	3b01      	subs	r3, #1
 800c87c:	4a2a      	ldr	r2, [pc, #168]	@ (800c928 <_txe_timer_create+0x140>)
 800c87e:	6013      	str	r3, [r2, #0]
 800c880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c882:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c886:	f383 8810 	msr	PRIMASK, r3
}
 800c88a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c88c:	f7fe fde6 	bl	800b45c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate timer.  */
        if (timer_ptr == next_timer)
 800c890:	68fa      	ldr	r2, [r7, #12]
 800c892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c894:	429a      	cmp	r2, r3
 800c896:	d102      	bne.n	800c89e <_txe_timer_create+0xb6>
        {

            /* Timer is already created, return appropriate error code.  */
            status =  TX_TIMER_ERROR;
 800c898:	2315      	movs	r3, #21
 800c89a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c89c:	e00d      	b.n	800c8ba <_txe_timer_create+0xd2>
        }

        /* Check for an illegal initial tick value.  */
        else if (initial_ticks == ((ULONG) 0))
 800c89e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d102      	bne.n	800c8aa <_txe_timer_create+0xc2>
        {

            /* Invalid initial tick value, return appropriate error code.  */
            status =  TX_TICK_ERROR;
 800c8a4:	2316      	movs	r3, #22
 800c8a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8a8:	e007      	b.n	800c8ba <_txe_timer_create+0xd2>
        }
        else
        {

            /* Check for an illegal activation.  */
            if (auto_activate != TX_AUTO_ACTIVATE)
 800c8aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d004      	beq.n	800c8ba <_txe_timer_create+0xd2>
            {

                /* And activation is not the other value.  */
                if (auto_activate != TX_NO_ACTIVATE)
 800c8b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d001      	beq.n	800c8ba <_txe_timer_create+0xd2>
                {

                    /* Invalid activation selected, return appropriate error code.  */
                    status =  TX_ACTIVATE_ERROR;
 800c8b6:	2317      	movs	r3, #23
 800c8b8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c8ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d11d      	bne.n	800c8fc <_txe_timer_create+0x114>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c8c0:	4b1c      	ldr	r3, [pc, #112]	@ (800c934 <_txe_timer_create+0x14c>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c8c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8c8:	4a1b      	ldr	r2, [pc, #108]	@ (800c938 <_txe_timer_create+0x150>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d101      	bne.n	800c8d2 <_txe_timer_create+0xea>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c8ce:	2313      	movs	r3, #19
 800c8d0:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c8d2:	f3ef 8305 	mrs	r3, IPSR
 800c8d6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c8d8:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c8da:	4b18      	ldr	r3, [pc, #96]	@ (800c93c <_txe_timer_create+0x154>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	4313      	orrs	r3, r2
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d00b      	beq.n	800c8fc <_txe_timer_create+0x114>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c8e4:	f3ef 8305 	mrs	r3, IPSR
 800c8e8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c8ea:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c8ec:	4b13      	ldr	r3, [pc, #76]	@ (800c93c <_txe_timer_create+0x154>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	4313      	orrs	r3, r2
 800c8f2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c8f6:	d201      	bcs.n	800c8fc <_txe_timer_create+0x114>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c8f8:	2313      	movs	r3, #19
 800c8fa:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }


    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c8fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d10c      	bne.n	800c91c <_txe_timer_create+0x134>
    {

        /* Call actual application timer create function.  */
        status =  _tx_timer_create(timer_ptr, name_ptr, expiration_function, expiration_input,
 800c902:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c904:	9302      	str	r3, [sp, #8]
 800c906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c908:	9301      	str	r3, [sp, #4]
 800c90a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c90c:	9300      	str	r3, [sp, #0]
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	687a      	ldr	r2, [r7, #4]
 800c912:	68b9      	ldr	r1, [r7, #8]
 800c914:	68f8      	ldr	r0, [r7, #12]
 800c916:	f7ff f8d3 	bl	800bac0 <_tx_timer_create>
 800c91a:	6478      	str	r0, [r7, #68]	@ 0x44
                                                    initial_ticks, reschedule_ticks, auto_activate);
    }

    /* Return completion status.  */
    return(status);
 800c91c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3748      	adds	r7, #72	@ 0x48
 800c922:	46bd      	mov	sp, r7
 800c924:	bd80      	pop	{r7, pc}
 800c926:	bf00      	nop
 800c928:	20010bbc 	.word	0x20010bbc
 800c92c:	20010c60 	.word	0x20010c60
 800c930:	20010c64 	.word	0x20010c64
 800c934:	20010b24 	.word	0x20010b24
 800c938:	20010c6c 	.word	0x20010c6c
 800c93c:	2000004c 	.word	0x2000004c

0800c940 <_txe_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_deactivate(TX_TIMER *timer_ptr)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b084      	sub	sp, #16
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d102      	bne.n	800c954 <_txe_timer_deactivate+0x14>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c94e:	2315      	movs	r3, #21
 800c950:	60fb      	str	r3, [r7, #12]
 800c952:	e00b      	b.n	800c96c <_txe_timer_deactivate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a07      	ldr	r2, [pc, #28]	@ (800c978 <_txe_timer_deactivate+0x38>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d002      	beq.n	800c964 <_txe_timer_deactivate+0x24>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800c95e:	2315      	movs	r3, #21
 800c960:	60fb      	str	r3, [r7, #12]
 800c962:	e003      	b.n	800c96c <_txe_timer_deactivate+0x2c>
    }
    else
    {

        /* Call actual application timer deactivate function.  */
        status =  _tx_timer_deactivate(timer_ptr);
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f7ff f90f 	bl	800bb88 <_tx_timer_deactivate>
 800c96a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800c96c:	68fb      	ldr	r3, [r7, #12]
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3710      	adds	r7, #16
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}
 800c976:	bf00      	nop
 800c978:	4154494d 	.word	0x4154494d

0800c97c <memset>:
 800c97c:	4402      	add	r2, r0
 800c97e:	4603      	mov	r3, r0
 800c980:	4293      	cmp	r3, r2
 800c982:	d100      	bne.n	800c986 <memset+0xa>
 800c984:	4770      	bx	lr
 800c986:	f803 1b01 	strb.w	r1, [r3], #1
 800c98a:	e7f9      	b.n	800c980 <memset+0x4>

0800c98c <__libc_init_array>:
 800c98c:	b570      	push	{r4, r5, r6, lr}
 800c98e:	4d0d      	ldr	r5, [pc, #52]	@ (800c9c4 <__libc_init_array+0x38>)
 800c990:	4c0d      	ldr	r4, [pc, #52]	@ (800c9c8 <__libc_init_array+0x3c>)
 800c992:	1b64      	subs	r4, r4, r5
 800c994:	10a4      	asrs	r4, r4, #2
 800c996:	2600      	movs	r6, #0
 800c998:	42a6      	cmp	r6, r4
 800c99a:	d109      	bne.n	800c9b0 <__libc_init_array+0x24>
 800c99c:	4d0b      	ldr	r5, [pc, #44]	@ (800c9cc <__libc_init_array+0x40>)
 800c99e:	4c0c      	ldr	r4, [pc, #48]	@ (800c9d0 <__libc_init_array+0x44>)
 800c9a0:	f000 f818 	bl	800c9d4 <_init>
 800c9a4:	1b64      	subs	r4, r4, r5
 800c9a6:	10a4      	asrs	r4, r4, #2
 800c9a8:	2600      	movs	r6, #0
 800c9aa:	42a6      	cmp	r6, r4
 800c9ac:	d105      	bne.n	800c9ba <__libc_init_array+0x2e>
 800c9ae:	bd70      	pop	{r4, r5, r6, pc}
 800c9b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9b4:	4798      	blx	r3
 800c9b6:	3601      	adds	r6, #1
 800c9b8:	e7ee      	b.n	800c998 <__libc_init_array+0xc>
 800c9ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9be:	4798      	blx	r3
 800c9c0:	3601      	adds	r6, #1
 800c9c2:	e7f2      	b.n	800c9aa <__libc_init_array+0x1e>
 800c9c4:	0800cbac 	.word	0x0800cbac
 800c9c8:	0800cbac 	.word	0x0800cbac
 800c9cc:	0800cbac 	.word	0x0800cbac
 800c9d0:	0800cbb0 	.word	0x0800cbb0

0800c9d4 <_init>:
 800c9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9d6:	bf00      	nop
 800c9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9da:	bc08      	pop	{r3}
 800c9dc:	469e      	mov	lr, r3
 800c9de:	4770      	bx	lr

0800c9e0 <_fini>:
 800c9e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9e2:	bf00      	nop
 800c9e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9e6:	bc08      	pop	{r3}
 800c9e8:	469e      	mov	lr, r3
 800c9ea:	4770      	bx	lr
