

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 16 10:50:58 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  190|  190|  190|  190|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FILTER_LOOP  |  171|  171|        19|          -|          -|     9|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     26|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     14|   1174|   2372|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    363|
|Register         |        -|      -|    975|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     14|   2149|   2761|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     17|      6|     15|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |fir_dadd_64ns_64ns_64_5_full_dsp_1_U1  |fir_dadd_64ns_64ns_64_5_full_dsp_1  |        0|      3|  445|  1149|
    |fir_dmul_64ns_64ns_64_6_max_dsp_1_U2   |fir_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|  317|   578|
    |fir_sitodp_32ns_64_6_1_U3              |fir_sitodp_32ns_64_6_1              |        0|      0|  412|   645|
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |Total                                  |                                    |        0|     14| 1174|  2372|
    +---------------------------------------+------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_199_p2     |     +    |      0|  0|  13|           4|           2|
    |ap_condition_457  |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_193_p2     |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  26|          10|           5|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |acc_reg_116                                 |    9|          2|   64|        128|
    |ap_NS_fsm                                   |  173|         39|    1|         39|
    |ap_phi_mux_data_in_load_phi_phi_fu_142_p18  |   47|         10|   64|        640|
    |coeff_address0                              |   15|          3|    4|         12|
    |data_in_load_phi_reg_139                    |   44|          9|   64|        576|
    |grp_fu_169_p0                               |   15|          3|   64|        192|
    |grp_fu_169_p1                               |   15|          3|   64|        192|
    |i_reg_128                                   |    9|          2|    4|          8|
    |probe_in_ap_vld_in_sig                      |    9|          2|    1|          2|
    |probe_in_ap_vld_preg                        |    9|          2|    1|          2|
    |probe_in_blk_n                              |    9|          2|    1|          2|
    |probe_in_in_sig                             |    9|          2|   64|        128|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  363|         79|  396|       1921|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_reg_116               |  64|   0|   64|          0|
    |ap_CS_fsm                 |  38|   0|   38|          0|
    |data_in_0                 |  64|   0|   64|          0|
    |data_in_1                 |  64|   0|   64|          0|
    |data_in_2                 |  64|   0|   64|          0|
    |data_in_3                 |  64|   0|   64|          0|
    |data_in_4                 |  64|   0|   64|          0|
    |data_in_5                 |  64|   0|   64|          0|
    |data_in_6                 |  64|   0|   64|          0|
    |data_in_7                 |  64|   0|   64|          0|
    |data_in_8                 |  64|   0|   64|          0|
    |data_in_load_phi_reg_139  |  64|   0|   64|          0|
    |i_1_reg_322               |   4|   0|    4|          0|
    |i_reg_128                 |   4|   0|    4|          0|
    |probe_in_ap_vld_preg      |   1|   0|    1|          0|
    |probe_in_preg             |  64|   0|   64|          0|
    |reg_177                   |  32|   0|   32|          0|
    |reg_182                   |  64|   0|   64|          0|
    |reg_188                   |  64|   0|   64|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 975|   0|  975|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|probe_in         |  in |   64|   ap_vld   |   probe_in   |    scalar    |
|probe_in_ap_vld  |  in |    1|   ap_vld   |   probe_in   |    scalar    |
|out_r            | out |   64|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld     | out |    1|   ap_vld   |     out_r    |    pointer   |
|coeff_address0   | out |    4|  ap_memory |     coeff    |     array    |
|coeff_ce0        | out |    1|  ap_memory |     coeff    |     array    |
|coeff_q0         |  in |   32|  ap_memory |     coeff    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

