{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 09:37:37 2023 " "Info: Processing started: Wed Nov 29 09:37:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Division -c Division " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Division -c Division" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Division EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"Division\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 21607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 21608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 21609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld " "Info: Pin ld not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { ld } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 10 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[0\] " "Info: Pin sw\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[0] } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[1\] " "Info: Pin sw\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[1] } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw\[2\] " "Info: Pin sw\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { sw[2] } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 8 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 9 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 9 -1 0 } } { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL_Project/Division/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 3 1 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "153.448 ns register register " "Info: Estimated most critical path is register to register delay of 153.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num\[2\] 1 REG LAB_X50_Y32 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X50_Y32; Fanout = 11; REG Node = 'num\[2\]'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[2] } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.414 ns) 1.327 ns Add7~1 2 COMB LAB_X52_Y32 2 " "Info: 2: + IC(0.913 ns) + CELL(0.414 ns) = 1.327 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { num[2] Add7~1 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.398 ns Add7~3 3 COMB LAB_X52_Y32 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.398 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~1 Add7~3 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.469 ns Add7~5 4 COMB LAB_X52_Y32 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.469 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~3 Add7~5 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.540 ns Add7~7 5 COMB LAB_X52_Y32 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.540 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~5 Add7~7 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.611 ns Add7~9 6 COMB LAB_X52_Y32 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.611 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~7 Add7~9 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.682 ns Add7~11 7 COMB LAB_X52_Y32 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.682 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~9 Add7~11 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.753 ns Add7~13 8 COMB LAB_X52_Y32 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.753 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~11 Add7~13 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.824 ns Add7~15 9 COMB LAB_X52_Y32 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.824 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~13 Add7~15 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.895 ns Add7~17 10 COMB LAB_X52_Y32 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.895 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~15 Add7~17 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.966 ns Add7~19 11 COMB LAB_X52_Y32 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.966 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~17 Add7~19 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.037 ns Add7~21 12 COMB LAB_X52_Y32 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.037 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~19 Add7~21 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.108 ns Add7~23 13 COMB LAB_X52_Y32 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.108 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~21 Add7~23 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.179 ns Add7~25 14 COMB LAB_X52_Y32 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.179 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~23 Add7~25 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.250 ns Add7~27 15 COMB LAB_X52_Y32 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.250 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~25 Add7~27 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.321 ns Add7~29 16 COMB LAB_X52_Y32 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.321 ns; Loc. = LAB_X52_Y32; Fanout = 2; COMB Node = 'Add7~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~27 Add7~29 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.482 ns Add7~31 17 COMB LAB_X52_Y31 2 " "Info: 17: + IC(0.090 ns) + CELL(0.071 ns) = 2.482 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add7~29 Add7~31 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.553 ns Add7~33 18 COMB LAB_X52_Y31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.553 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~31 Add7~33 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.624 ns Add7~35 19 COMB LAB_X52_Y31 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.624 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~33 Add7~35 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.695 ns Add7~37 20 COMB LAB_X52_Y31 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.695 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~35 Add7~37 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.766 ns Add7~39 21 COMB LAB_X52_Y31 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.766 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~37 Add7~39 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.837 ns Add7~41 22 COMB LAB_X52_Y31 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.837 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~39 Add7~41 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.908 ns Add7~43 23 COMB LAB_X52_Y31 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.908 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~41 Add7~43 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.979 ns Add7~45 24 COMB LAB_X52_Y31 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.979 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~43 Add7~45 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.050 ns Add7~47 25 COMB LAB_X52_Y31 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.050 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~45 Add7~47 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.121 ns Add7~49 26 COMB LAB_X52_Y31 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.121 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~47 Add7~49 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.192 ns Add7~51 27 COMB LAB_X52_Y31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.192 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~49 Add7~51 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.263 ns Add7~53 28 COMB LAB_X52_Y31 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.263 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~51 Add7~53 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.334 ns Add7~55 29 COMB LAB_X52_Y31 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.334 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'Add7~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~53 Add7~55 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.405 ns Add7~57 30 COMB LAB_X52_Y31 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.405 ns; Loc. = LAB_X52_Y31; Fanout = 1; COMB Node = 'Add7~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~55 Add7~57 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.815 ns Add7~58 31 COMB LAB_X52_Y31 127 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.815 ns; Loc. = LAB_X52_Y31; Fanout = 127; COMB Node = 'Add7~58'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add7~57 Add7~58 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.380 ns process_0~16 32 COMB LAB_X52_Y31 2 " "Info: 32: + IC(0.415 ns) + CELL(0.150 ns) = 4.380 ns; Loc. = LAB_X52_Y31; Fanout = 2; COMB Node = 'process_0~16'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Add7~58 process_0~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.393 ns) 5.664 ns Add8~1 33 COMB LAB_X51_Y32 2 " "Info: 33: + IC(0.891 ns) + CELL(0.393 ns) = 5.664 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { process_0~16 Add8~1 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.735 ns Add8~3 34 COMB LAB_X51_Y32 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.735 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~1 Add8~3 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.806 ns Add8~5 35 COMB LAB_X51_Y32 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 5.806 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~3 Add8~5 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.877 ns Add8~7 36 COMB LAB_X51_Y32 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 5.877 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~5 Add8~7 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.948 ns Add8~9 37 COMB LAB_X51_Y32 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 5.948 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~7 Add8~9 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.019 ns Add8~11 38 COMB LAB_X51_Y32 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 6.019 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~9 Add8~11 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.090 ns Add8~13 39 COMB LAB_X51_Y32 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 6.090 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~11 Add8~13 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.161 ns Add8~15 40 COMB LAB_X51_Y32 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 6.161 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~13 Add8~15 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.232 ns Add8~17 41 COMB LAB_X51_Y32 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 6.232 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~15 Add8~17 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.303 ns Add8~19 42 COMB LAB_X51_Y32 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 6.303 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~17 Add8~19 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.374 ns Add8~21 43 COMB LAB_X51_Y32 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 6.374 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~19 Add8~21 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.445 ns Add8~23 44 COMB LAB_X51_Y32 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 6.445 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~21 Add8~23 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.516 ns Add8~25 45 COMB LAB_X51_Y32 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 6.516 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~23 Add8~25 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.587 ns Add8~27 46 COMB LAB_X51_Y32 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 6.587 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~25 Add8~27 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.658 ns Add8~29 47 COMB LAB_X51_Y32 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 6.658 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~27 Add8~29 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.729 ns Add8~31 48 COMB LAB_X51_Y32 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 6.729 ns; Loc. = LAB_X51_Y32; Fanout = 2; COMB Node = 'Add8~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~29 Add8~31 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 6.890 ns Add8~33 49 COMB LAB_X51_Y31 2 " "Info: 49: + IC(0.090 ns) + CELL(0.071 ns) = 6.890 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add8~31 Add8~33 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.961 ns Add8~35 50 COMB LAB_X51_Y31 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 6.961 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~33 Add8~35 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.032 ns Add8~37 51 COMB LAB_X51_Y31 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 7.032 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~35 Add8~37 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.103 ns Add8~39 52 COMB LAB_X51_Y31 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 7.103 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~37 Add8~39 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.174 ns Add8~41 53 COMB LAB_X51_Y31 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 7.174 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~39 Add8~41 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.245 ns Add8~43 54 COMB LAB_X51_Y31 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 7.245 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~41 Add8~43 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.316 ns Add8~45 55 COMB LAB_X51_Y31 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 7.316 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~43 Add8~45 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.387 ns Add8~47 56 COMB LAB_X51_Y31 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 7.387 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~45 Add8~47 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.458 ns Add8~49 57 COMB LAB_X51_Y31 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 7.458 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~47 Add8~49 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.529 ns Add8~51 58 COMB LAB_X51_Y31 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 7.529 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~49 Add8~51 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.600 ns Add8~53 59 COMB LAB_X51_Y31 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 7.600 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~51 Add8~53 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.671 ns Add8~55 60 COMB LAB_X51_Y31 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 7.671 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~53 Add8~55 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.742 ns Add8~57 61 COMB LAB_X51_Y31 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 7.742 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~55 Add8~57 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.813 ns Add8~59 62 COMB LAB_X51_Y31 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 7.813 ns; Loc. = LAB_X51_Y31; Fanout = 2; COMB Node = 'Add8~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~57 Add8~59 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.884 ns Add8~61 63 COMB LAB_X51_Y31 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 7.884 ns; Loc. = LAB_X51_Y31; Fanout = 1; COMB Node = 'Add8~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add8~59 Add8~61 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.294 ns Add8~62 64 COMB LAB_X51_Y31 1 " "Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 8.294 ns; Loc. = LAB_X51_Y31; Fanout = 1; COMB Node = 'Add8~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add8~61 Add8~62 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.438 ns) 10.094 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~928 65 COMB LAB_X32_Y29 4 " "Info: 65: + IC(1.362 ns) + CELL(0.438 ns) = 10.094 ns; Loc. = LAB_X32_Y29; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[33\]~928'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Add8~62 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~928 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 10.905 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3 66 COMB LAB_X32_Y29 2 " "Info: 66: + IC(0.397 ns) + CELL(0.414 ns) = 10.905 ns; Loc. = LAB_X32_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~928 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.976 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5 67 COMB LAB_X32_Y29 1 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 10.976 ns; Loc. = LAB_X32_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.386 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6 68 COMB LAB_X32_Y29 5 " "Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 11.386 ns; Loc. = LAB_X32_Y29; Fanout = 5; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.951 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~931 69 COMB LAB_X32_Y29 4 " "Info: 69: + IC(0.415 ns) + CELL(0.150 ns) = 11.951 ns; Loc. = LAB_X32_Y29; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[66\]~931'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~931 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 12.762 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3 70 COMB LAB_X32_Y29 2 " "Info: 70: + IC(0.397 ns) + CELL(0.414 ns) = 12.762 ns; Loc. = LAB_X32_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~931 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.833 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5 71 COMB LAB_X32_Y29 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 12.833 ns; Loc. = LAB_X32_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.904 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7 72 COMB LAB_X32_Y29 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 12.904 ns; Loc. = LAB_X32_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.314 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8 73 COMB LAB_X32_Y29 9 " "Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 13.314 ns; Loc. = LAB_X32_Y29; Fanout = 9; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 14.070 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[101\]~933 74 COMB LAB_X31_Y29 2 " "Info: 74: + IC(0.606 ns) + CELL(0.150 ns) = 14.070 ns; Loc. = LAB_X31_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[101\]~933'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[101]~933 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.393 ns) 15.336 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7 75 COMB LAB_X33_Y29 2 " "Info: 75: + IC(0.873 ns) + CELL(0.393 ns) = 15.336 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[101]~933 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.407 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9 76 COMB LAB_X33_Y29 1 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 15.407 ns; Loc. = LAB_X33_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.817 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10 77 COMB LAB_X33_Y29 12 " "Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 15.817 ns; Loc. = LAB_X33_Y29; Fanout = 12; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.150 ns) 16.840 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[134\]~1489 78 COMB LAB_X31_Y29 3 " "Info: 78: + IC(0.873 ns) + CELL(0.150 ns) = 16.840 ns; Loc. = LAB_X31_Y29; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[134\]~1489'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[134]~1489 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.414 ns) 19.156 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7 79 COMB LAB_X68_Y29 2 " "Info: 79: + IC(1.902 ns) + CELL(0.414 ns) = 19.156 ns; Loc. = LAB_X68_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[134]~1489 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.227 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9 80 COMB LAB_X68_Y29 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 19.227 ns; Loc. = LAB_X68_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.298 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11 81 COMB LAB_X68_Y29 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 19.298 ns; Loc. = LAB_X68_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.708 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12 82 COMB LAB_X68_Y29 15 " "Info: 82: + IC(0.000 ns) + CELL(0.410 ns) = 19.708 ns; Loc. = LAB_X68_Y29; Fanout = 15; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.150 ns) 21.766 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~1493 83 COMB LAB_X33_Y29 3 " "Info: 83: + IC(1.908 ns) + CELL(0.150 ns) = 21.766 ns; Loc. = LAB_X33_Y29; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[167\]~1493'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~1493 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.414 ns) 24.076 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7 84 COMB LAB_X69_Y29 2 " "Info: 84: + IC(1.896 ns) + CELL(0.414 ns) = 24.076 ns; Loc. = LAB_X69_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~1493 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.147 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9 85 COMB LAB_X69_Y29 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 24.147 ns; Loc. = LAB_X69_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.218 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11 86 COMB LAB_X69_Y29 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 24.218 ns; Loc. = LAB_X69_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.289 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13 87 COMB LAB_X69_Y29 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 24.289 ns; Loc. = LAB_X69_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 24.699 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14 88 COMB LAB_X69_Y29 18 " "Info: 88: + IC(0.000 ns) + CELL(0.410 ns) = 24.699 ns; Loc. = LAB_X69_Y29; Fanout = 18; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 25.455 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[200\]~1498 89 COMB LAB_X68_Y29 3 " "Info: 89: + IC(0.606 ns) + CELL(0.150 ns) = 25.455 ns; Loc. = LAB_X68_Y29; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[200\]~1498'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~1498 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 26.742 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[3\]~7 90 COMB LAB_X68_Y28 2 " "Info: 90: + IC(0.873 ns) + CELL(0.414 ns) = 26.742 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~1498 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.813 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9 91 COMB LAB_X68_Y28 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 26.813 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.884 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11 92 COMB LAB_X68_Y28 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 26.884 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.955 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13 93 COMB LAB_X68_Y28 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 26.955 ns; Loc. = LAB_X68_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.026 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15 94 COMB LAB_X68_Y28 1 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 27.026 ns; Loc. = LAB_X68_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.436 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16 95 COMB LAB_X68_Y28 21 " "Info: 95: + IC(0.000 ns) + CELL(0.410 ns) = 27.436 ns; Loc. = LAB_X68_Y28; Fanout = 21; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.150 ns) 29.016 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[236\]~956 96 COMB LAB_X61_Y27 2 " "Info: 96: + IC(1.430 ns) + CELL(0.150 ns) = 29.016 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[236\]~956'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[236]~956 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.393 ns) 30.572 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[6\]~13 97 COMB LAB_X65_Y28 2 " "Info: 97: + IC(1.163 ns) + CELL(0.393 ns) = 30.572 ns; Loc. = LAB_X65_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[236]~956 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.643 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15 98 COMB LAB_X65_Y28 2 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 30.643 ns; Loc. = LAB_X65_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.714 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17 99 COMB LAB_X65_Y28 1 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 30.714 ns; Loc. = LAB_X65_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.124 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18 100 COMB LAB_X65_Y28 24 " "Info: 100: + IC(0.000 ns) + CELL(0.410 ns) = 31.124 ns; Loc. = LAB_X65_Y28; Fanout = 24; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.150 ns) 32.436 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[266\]~968 101 COMB LAB_X61_Y27 2 " "Info: 101: + IC(1.162 ns) + CELL(0.150 ns) = 32.436 ns; Loc. = LAB_X61_Y27; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[266\]~968'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[266]~968 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.393 ns) 33.720 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[3\]~7 102 COMB LAB_X62_Y28 2 " "Info: 102: + IC(0.891 ns) + CELL(0.393 ns) = 33.720 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[266]~968 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.791 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9 103 COMB LAB_X62_Y28 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 33.791 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.862 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11 104 COMB LAB_X62_Y28 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 33.862 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.933 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13 105 COMB LAB_X62_Y28 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 33.933 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.004 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15 106 COMB LAB_X62_Y28 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 34.004 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.075 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17 107 COMB LAB_X62_Y28 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 34.075 ns; Loc. = LAB_X62_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.146 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19 108 COMB LAB_X62_Y28 1 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 34.146 ns; Loc. = LAB_X62_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.556 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20 109 COMB LAB_X62_Y28 27 " "Info: 109: + IC(0.000 ns) + CELL(0.410 ns) = 34.556 ns; Loc. = LAB_X62_Y28; Fanout = 27; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 186 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.150 ns) 35.854 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~978 110 COMB LAB_X54_Y28 2 " "Info: 110: + IC(1.148 ns) + CELL(0.150 ns) = 35.854 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[299\]~978'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~978 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.393 ns) 37.390 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7 111 COMB LAB_X61_Y28 2 " "Info: 111: + IC(1.143 ns) + CELL(0.393 ns) = 37.390 ns; Loc. = LAB_X61_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~978 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.461 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9 112 COMB LAB_X61_Y28 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 37.461 ns; Loc. = LAB_X61_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.532 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11 113 COMB LAB_X61_Y28 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 37.532 ns; Loc. = LAB_X61_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.603 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13 114 COMB LAB_X61_Y28 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 37.603 ns; Loc. = LAB_X61_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.674 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15 115 COMB LAB_X61_Y28 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 37.674 ns; Loc. = LAB_X61_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.745 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17 116 COMB LAB_X61_Y28 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 37.745 ns; Loc. = LAB_X61_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.816 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19 117 COMB LAB_X61_Y28 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 37.816 ns; Loc. = LAB_X61_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.887 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21 118 COMB LAB_X61_Y28 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 37.887 ns; Loc. = LAB_X61_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.297 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22 119 COMB LAB_X61_Y28 30 " "Info: 119: + IC(0.000 ns) + CELL(0.410 ns) = 38.297 ns; Loc. = LAB_X61_Y28; Fanout = 30; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.150 ns) 39.590 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[337\]~984 120 COMB LAB_X54_Y28 2 " "Info: 120: + IC(1.143 ns) + CELL(0.150 ns) = 39.590 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[337\]~984'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[337]~984 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.393 ns) 41.125 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17 121 COMB LAB_X60_Y28 2 " "Info: 121: + IC(1.142 ns) + CELL(0.393 ns) = 41.125 ns; Loc. = LAB_X60_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[337]~984 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.196 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19 122 COMB LAB_X60_Y28 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 41.196 ns; Loc. = LAB_X60_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.267 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21 123 COMB LAB_X60_Y28 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 41.267 ns; Loc. = LAB_X60_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.338 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23 124 COMB LAB_X60_Y28 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 41.338 ns; Loc. = LAB_X60_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 41.748 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24 125 COMB LAB_X60_Y28 33 " "Info: 125: + IC(0.000 ns) + CELL(0.410 ns) = 41.748 ns; Loc. = LAB_X60_Y28; Fanout = 33; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.150 ns) 43.603 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[365\]~1001 126 COMB LAB_X36_Y34 2 " "Info: 126: + IC(1.705 ns) + CELL(0.150 ns) = 43.603 ns; Loc. = LAB_X36_Y34; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[365\]~1001'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1001 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.703 ns) + CELL(0.393 ns) 45.699 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7 127 COMB LAB_X58_Y28 2 " "Info: 127: + IC(1.703 ns) + CELL(0.393 ns) = 45.699 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1001 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.770 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9 128 COMB LAB_X58_Y28 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 45.770 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.841 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11 129 COMB LAB_X58_Y28 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 45.841 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.912 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13 130 COMB LAB_X58_Y28 2 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 45.912 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.983 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15 131 COMB LAB_X58_Y28 2 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 45.983 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.054 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17 132 COMB LAB_X58_Y28 2 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 46.054 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.125 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19 133 COMB LAB_X58_Y28 2 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 46.125 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.196 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21 134 COMB LAB_X58_Y28 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 46.196 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.267 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23 135 COMB LAB_X58_Y28 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 46.267 ns; Loc. = LAB_X58_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.338 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25 136 COMB LAB_X58_Y28 1 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 46.338 ns; Loc. = LAB_X58_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 46.748 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26 137 COMB LAB_X58_Y28 36 " "Info: 137: + IC(0.000 ns) + CELL(0.410 ns) = 46.748 ns; Loc. = LAB_X58_Y28; Fanout = 36; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.150 ns) 48.597 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[398\]~1014 138 COMB LAB_X36_Y33 2 " "Info: 138: + IC(1.699 ns) + CELL(0.150 ns) = 48.597 ns; Loc. = LAB_X36_Y33; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[398\]~1014'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[398]~1014 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.393 ns) 50.649 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7 139 COMB LAB_X58_Y29 2 " "Info: 139: + IC(1.659 ns) + CELL(0.393 ns) = 50.649 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[398]~1014 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.720 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9 140 COMB LAB_X58_Y29 2 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 50.720 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.791 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11 141 COMB LAB_X58_Y29 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 50.791 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.862 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13 142 COMB LAB_X58_Y29 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 50.862 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 50.933 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15 143 COMB LAB_X58_Y29 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 50.933 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.004 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17 144 COMB LAB_X58_Y29 2 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 51.004 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.075 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19 145 COMB LAB_X58_Y29 2 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 51.075 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.146 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21 146 COMB LAB_X58_Y29 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 51.146 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.217 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23 147 COMB LAB_X58_Y29 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 51.217 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.288 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25 148 COMB LAB_X58_Y29 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 51.288 ns; Loc. = LAB_X58_Y29; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.359 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27 149 COMB LAB_X58_Y29 1 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 51.359 ns; Loc. = LAB_X58_Y29; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 51.769 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28 150 COMB LAB_X58_Y29 39 " "Info: 150: + IC(0.000 ns) + CELL(0.410 ns) = 51.769 ns; Loc. = LAB_X58_Y29; Fanout = 39; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.150 ns) 53.574 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1030 151 COMB LAB_X38_Y32 4 " "Info: 151: + IC(1.655 ns) + CELL(0.150 ns) = 53.574 ns; Loc. = LAB_X38_Y32; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[429\]~1030'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1030 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.414 ns) 55.129 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3 152 COMB LAB_X35_Y31 2 " "Info: 152: + IC(1.141 ns) + CELL(0.414 ns) = 55.129 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1030 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.200 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5 153 COMB LAB_X35_Y31 2 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 55.200 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.271 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7 154 COMB LAB_X35_Y31 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 55.271 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.342 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9 155 COMB LAB_X35_Y31 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 55.342 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.413 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11 156 COMB LAB_X35_Y31 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 55.413 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.484 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13 157 COMB LAB_X35_Y31 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 55.484 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.555 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15 158 COMB LAB_X35_Y31 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 55.555 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.626 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17 159 COMB LAB_X35_Y31 2 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 55.626 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.697 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19 160 COMB LAB_X35_Y31 2 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 55.697 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.768 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21 161 COMB LAB_X35_Y31 2 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 55.768 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.839 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23 162 COMB LAB_X35_Y31 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 55.839 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.910 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25 163 COMB LAB_X35_Y31 2 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 55.910 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.981 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27 164 COMB LAB_X35_Y31 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 55.981 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.052 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29 165 COMB LAB_X35_Y31 1 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 56.052 ns; Loc. = LAB_X35_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 56.462 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30 166 COMB LAB_X35_Y31 42 " "Info: 166: + IC(0.000 ns) + CELL(0.410 ns) = 56.462 ns; Loc. = LAB_X35_Y31; Fanout = 42; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.271 ns) 58.264 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[468\]~1570 167 COMB LAB_X57_Y28 3 " "Info: 167: + IC(1.531 ns) + CELL(0.271 ns) = 58.264 ns; Loc. = LAB_X57_Y28; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[468\]~1570'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[468]~1570 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.414 ns) 60.317 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15 168 COMB LAB_X38_Y32 2 " "Info: 168: + IC(1.639 ns) + CELL(0.414 ns) = 60.317 ns; Loc. = LAB_X38_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[468]~1570 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 60.478 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17 169 COMB LAB_X38_Y31 2 " "Info: 169: + IC(0.090 ns) + CELL(0.071 ns) = 60.478 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.549 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19 170 COMB LAB_X38_Y31 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 60.549 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.620 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21 171 COMB LAB_X38_Y31 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 60.620 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.691 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23 172 COMB LAB_X38_Y31 2 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 60.691 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.762 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25 173 COMB LAB_X38_Y31 2 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 60.762 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.833 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27 174 COMB LAB_X38_Y31 2 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 60.833 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.904 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29 175 COMB LAB_X38_Y31 2 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 60.904 ns; Loc. = LAB_X38_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.975 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31 176 COMB LAB_X38_Y31 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 60.975 ns; Loc. = LAB_X38_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 61.385 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32 177 COMB LAB_X38_Y31 45 " "Info: 177: + IC(0.000 ns) + CELL(0.410 ns) = 61.385 ns; Loc. = LAB_X38_Y31; Fanout = 45; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.150 ns) 63.188 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[502\]~1054 178 COMB LAB_X57_Y28 2 " "Info: 178: + IC(1.653 ns) + CELL(0.150 ns) = 63.188 ns; Loc. = LAB_X57_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[502\]~1054'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[502]~1054 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.393 ns) 65.239 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17 179 COMB LAB_X36_Y32 2 " "Info: 179: + IC(1.658 ns) + CELL(0.393 ns) = 65.239 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[502]~1054 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 65.400 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19 180 COMB LAB_X36_Y31 2 " "Info: 180: + IC(0.090 ns) + CELL(0.071 ns) = 65.400 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.471 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21 181 COMB LAB_X36_Y31 2 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 65.471 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.542 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23 182 COMB LAB_X36_Y31 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 65.542 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.613 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25 183 COMB LAB_X36_Y31 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 65.613 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.684 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27 184 COMB LAB_X36_Y31 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 65.684 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.755 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29 185 COMB LAB_X36_Y31 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 65.755 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.826 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31 186 COMB LAB_X36_Y31 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 65.826 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 65.897 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33 187 COMB LAB_X36_Y31 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 65.897 ns; Loc. = LAB_X36_Y31; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 66.307 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34 188 COMB LAB_X36_Y31 48 " "Info: 188: + IC(0.000 ns) + CELL(0.410 ns) = 66.307 ns; Loc. = LAB_X36_Y31; Fanout = 48; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.271 ns) 68.105 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[541\]~1592 189 COMB LAB_X54_Y28 3 " "Info: 189: + IC(1.527 ns) + CELL(0.271 ns) = 68.105 ns; Loc. = LAB_X54_Y28; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[541\]~1592'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[541]~1592 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.414 ns) 70.110 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29 190 COMB LAB_X36_Y28 2 " "Info: 190: + IC(1.591 ns) + CELL(0.414 ns) = 70.110 ns; Loc. = LAB_X36_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[541]~1592 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.181 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31 191 COMB LAB_X36_Y28 2 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 70.181 ns; Loc. = LAB_X36_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.252 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33 192 COMB LAB_X36_Y28 2 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 70.252 ns; Loc. = LAB_X36_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 70.323 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35 193 COMB LAB_X36_Y28 1 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 70.323 ns; Loc. = LAB_X36_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 70.733 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36 194 COMB LAB_X36_Y28 51 " "Info: 194: + IC(0.000 ns) + CELL(0.410 ns) = 70.733 ns; Loc. = LAB_X36_Y28; Fanout = 51; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.271 ns) 72.527 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[576\]~1606 195 COMB LAB_X61_Y27 3 " "Info: 195: + IC(1.523 ns) + CELL(0.271 ns) = 72.527 ns; Loc. = LAB_X61_Y27; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[576\]~1606'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[576]~1606 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.414 ns) 74.572 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33 196 COMB LAB_X35_Y28 2 " "Info: 196: + IC(1.631 ns) + CELL(0.414 ns) = 74.572 ns; Loc. = LAB_X35_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[576]~1606 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.643 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35 197 COMB LAB_X35_Y28 2 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 74.643 ns; Loc. = LAB_X35_Y28; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.714 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37 198 COMB LAB_X35_Y28 1 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 74.714 ns; Loc. = LAB_X35_Y28; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 75.124 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38 199 COMB LAB_X35_Y28 54 " "Info: 199: + IC(0.000 ns) + CELL(0.410 ns) = 75.124 ns; Loc. = LAB_X35_Y28; Fanout = 54; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.271 ns) 76.880 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[609\]~1623 200 COMB LAB_X54_Y28 3 " "Info: 200: + IC(1.485 ns) + CELL(0.271 ns) = 76.880 ns; Loc. = LAB_X54_Y28; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[609\]~1623'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[609]~1623 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.414 ns) 78.926 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33 201 COMB LAB_X35_Y26 2 " "Info: 201: + IC(1.632 ns) + CELL(0.414 ns) = 78.926 ns; Loc. = LAB_X35_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[609]~1623 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.997 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35 202 COMB LAB_X35_Y26 2 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 78.997 ns; Loc. = LAB_X35_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.068 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37 203 COMB LAB_X35_Y26 2 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 79.068 ns; Loc. = LAB_X35_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.139 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39 204 COMB LAB_X35_Y26 1 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 79.139 ns; Loc. = LAB_X35_Y26; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 79.549 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40 205 COMB LAB_X35_Y26 57 " "Info: 205: + IC(0.000 ns) + CELL(0.410 ns) = 79.549 ns; Loc. = LAB_X35_Y26; Fanout = 57; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.271 ns) 81.345 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[643\]~1640 206 COMB LAB_X54_Y28 3 " "Info: 206: + IC(1.525 ns) + CELL(0.271 ns) = 81.345 ns; Loc. = LAB_X54_Y28; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[643\]~1640'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[643]~1640 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.414 ns) 83.396 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35 207 COMB LAB_X33_Y25 2 " "Info: 207: + IC(1.637 ns) + CELL(0.414 ns) = 83.396 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[643]~1640 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.467 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37 208 COMB LAB_X33_Y25 2 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 83.467 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.538 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39 209 COMB LAB_X33_Y25 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 83.538 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.609 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41 210 COMB LAB_X33_Y25 1 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 83.609 ns; Loc. = LAB_X33_Y25; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 84.019 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42 211 COMB LAB_X33_Y25 60 " "Info: 211: + IC(0.000 ns) + CELL(0.410 ns) = 84.019 ns; Loc. = LAB_X33_Y25; Fanout = 60; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.150 ns) 85.595 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[665\]~1151 212 COMB LAB_X38_Y26 2 " "Info: 212: + IC(1.426 ns) + CELL(0.150 ns) = 85.595 ns; Loc. = LAB_X38_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[665\]~1151'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[665]~1151 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.393 ns) 86.863 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[6\]~13 213 COMB LAB_X34_Y26 2 " "Info: 213: + IC(0.875 ns) + CELL(0.393 ns) = 86.863 ns; Loc. = LAB_X34_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[665]~1151 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.934 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[7\]~15 214 COMB LAB_X34_Y26 2 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 86.934 ns; Loc. = LAB_X34_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.005 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[8\]~17 215 COMB LAB_X34_Y26 2 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 87.005 ns; Loc. = LAB_X34_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.076 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[9\]~19 216 COMB LAB_X34_Y26 2 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 87.076 ns; Loc. = LAB_X34_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.147 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21 217 COMB LAB_X34_Y26 2 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 87.147 ns; Loc. = LAB_X34_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 87.308 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23 218 COMB LAB_X34_Y25 2 " "Info: 218: + IC(0.090 ns) + CELL(0.071 ns) = 87.308 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.379 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25 219 COMB LAB_X34_Y25 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 87.379 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.450 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27 220 COMB LAB_X34_Y25 2 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 87.450 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.521 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29 221 COMB LAB_X34_Y25 2 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 87.521 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.592 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31 222 COMB LAB_X34_Y25 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 87.592 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.663 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33 223 COMB LAB_X34_Y25 2 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 87.663 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.734 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35 224 COMB LAB_X34_Y25 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 87.734 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.805 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37 225 COMB LAB_X34_Y25 2 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 87.805 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.876 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39 226 COMB LAB_X34_Y25 2 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 87.876 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.947 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41 227 COMB LAB_X34_Y25 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 87.947 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 88.018 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43 228 COMB LAB_X34_Y25 1 " "Info: 228: + IC(0.000 ns) + CELL(0.071 ns) = 88.018 ns; Loc. = LAB_X34_Y25; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 88.428 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44 229 COMB LAB_X34_Y25 63 " "Info: 229: + IC(0.000 ns) + CELL(0.410 ns) = 88.428 ns; Loc. = LAB_X34_Y25; Fanout = 63; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.150 ns) 89.741 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[699\]~1172 230 COMB LAB_X38_Y26 2 " "Info: 230: + IC(1.163 ns) + CELL(0.150 ns) = 89.741 ns; Loc. = LAB_X38_Y26; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[699\]~1172'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[699]~1172 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.393 ns) 91.308 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15 231 COMB LAB_X35_Y23 2 " "Info: 231: + IC(1.174 ns) + CELL(0.393 ns) = 91.308 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[699]~1172 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.379 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17 232 COMB LAB_X35_Y23 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 91.379 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.450 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19 233 COMB LAB_X35_Y23 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 91.450 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.521 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21 234 COMB LAB_X35_Y23 2 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 91.521 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.592 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23 235 COMB LAB_X35_Y23 2 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 91.592 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 91.753 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25 236 COMB LAB_X35_Y22 2 " "Info: 236: + IC(0.090 ns) + CELL(0.071 ns) = 91.753 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.824 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27 237 COMB LAB_X35_Y22 2 " "Info: 237: + IC(0.000 ns) + CELL(0.071 ns) = 91.824 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.895 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29 238 COMB LAB_X35_Y22 2 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 91.895 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 91.966 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31 239 COMB LAB_X35_Y22 2 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 91.966 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.037 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33 240 COMB LAB_X35_Y22 2 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 92.037 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.108 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35 241 COMB LAB_X35_Y22 2 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 92.108 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.179 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37 242 COMB LAB_X35_Y22 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 92.179 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.250 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39 243 COMB LAB_X35_Y22 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 92.250 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.321 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41 244 COMB LAB_X35_Y22 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 92.321 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.392 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43 245 COMB LAB_X35_Y22 2 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 92.392 ns; Loc. = LAB_X35_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 92.463 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45 246 COMB LAB_X35_Y22 1 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 92.463 ns; Loc. = LAB_X35_Y22; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 92.873 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46 247 COMB LAB_X35_Y22 66 " "Info: 247: + IC(0.000 ns) + CELL(0.410 ns) = 92.873 ns; Loc. = LAB_X35_Y22; Fanout = 66; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.150 ns) 94.183 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[729\]~1198 248 COMB LAB_X38_Y23 2 " "Info: 248: + IC(1.160 ns) + CELL(0.150 ns) = 94.183 ns; Loc. = LAB_X38_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[729\]~1198'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~1198 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.393 ns) 95.746 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[4\]~9 249 COMB LAB_X35_Y25 2 " "Info: 249: + IC(1.170 ns) + CELL(0.393 ns) = 95.746 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~1198 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.817 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[5\]~11 250 COMB LAB_X35_Y25 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 95.817 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.888 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[6\]~13 251 COMB LAB_X35_Y25 2 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 95.888 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 95.959 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[7\]~15 252 COMB LAB_X35_Y25 2 " "Info: 252: + IC(0.000 ns) + CELL(0.071 ns) = 95.959 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.030 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[8\]~17 253 COMB LAB_X35_Y25 2 " "Info: 253: + IC(0.000 ns) + CELL(0.071 ns) = 96.030 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.101 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[9\]~19 254 COMB LAB_X35_Y25 2 " "Info: 254: + IC(0.000 ns) + CELL(0.071 ns) = 96.101 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.172 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21 255 COMB LAB_X35_Y25 2 " "Info: 255: + IC(0.000 ns) + CELL(0.071 ns) = 96.172 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.243 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23 256 COMB LAB_X35_Y25 2 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 96.243 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 96.404 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25 257 COMB LAB_X35_Y24 2 " "Info: 257: + IC(0.090 ns) + CELL(0.071 ns) = 96.404 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.475 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27 258 COMB LAB_X35_Y24 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 96.475 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.546 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29 259 COMB LAB_X35_Y24 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 96.546 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.617 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31 260 COMB LAB_X35_Y24 2 " "Info: 260: + IC(0.000 ns) + CELL(0.071 ns) = 96.617 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.688 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33 261 COMB LAB_X35_Y24 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 96.688 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.759 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35 262 COMB LAB_X35_Y24 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 96.759 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.830 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37 263 COMB LAB_X35_Y24 2 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 96.830 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.901 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39 264 COMB LAB_X35_Y24 2 " "Info: 264: + IC(0.000 ns) + CELL(0.071 ns) = 96.901 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 96.972 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41 265 COMB LAB_X35_Y24 2 " "Info: 265: + IC(0.000 ns) + CELL(0.071 ns) = 96.972 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.043 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43 266 COMB LAB_X35_Y24 2 " "Info: 266: + IC(0.000 ns) + CELL(0.071 ns) = 97.043 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.114 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45 267 COMB LAB_X35_Y24 2 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 97.114 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 97.185 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47 268 COMB LAB_X35_Y24 1 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 97.185 ns; Loc. = LAB_X35_Y24; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 97.595 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48 269 COMB LAB_X35_Y24 69 " "Info: 269: + IC(0.000 ns) + CELL(0.410 ns) = 97.595 ns; Loc. = LAB_X35_Y24; Fanout = 69; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.150 ns) 98.923 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[761\]~1736 270 COMB LAB_X38_Y20 3 " "Info: 270: + IC(1.178 ns) + CELL(0.150 ns) = 98.923 ns; Loc. = LAB_X38_Y20; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[761\]~1736'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~1736 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.414 ns) 100.514 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[3\]~7 271 COMB LAB_X38_Y25 2 " "Info: 271: + IC(1.177 ns) + CELL(0.414 ns) = 100.514 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~1736 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.585 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[4\]~9 272 COMB LAB_X38_Y25 2 " "Info: 272: + IC(0.000 ns) + CELL(0.071 ns) = 100.585 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.656 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[5\]~11 273 COMB LAB_X38_Y25 2 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 100.656 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.727 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[6\]~13 274 COMB LAB_X38_Y25 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 100.727 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.798 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[7\]~15 275 COMB LAB_X38_Y25 2 " "Info: 275: + IC(0.000 ns) + CELL(0.071 ns) = 100.798 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.869 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[8\]~17 276 COMB LAB_X38_Y25 2 " "Info: 276: + IC(0.000 ns) + CELL(0.071 ns) = 100.869 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 100.940 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[9\]~19 277 COMB LAB_X38_Y25 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 100.940 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.011 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[10\]~21 278 COMB LAB_X38_Y25 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 101.011 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.082 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23 279 COMB LAB_X38_Y25 2 " "Info: 279: + IC(0.000 ns) + CELL(0.071 ns) = 101.082 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.153 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25 280 COMB LAB_X38_Y25 2 " "Info: 280: + IC(0.000 ns) + CELL(0.071 ns) = 101.153 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 101.314 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27 281 COMB LAB_X38_Y24 2 " "Info: 281: + IC(0.090 ns) + CELL(0.071 ns) = 101.314 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.385 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29 282 COMB LAB_X38_Y24 2 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 101.385 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.456 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31 283 COMB LAB_X38_Y24 2 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 101.456 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.527 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33 284 COMB LAB_X38_Y24 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 101.527 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.598 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35 285 COMB LAB_X38_Y24 2 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 101.598 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.669 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37 286 COMB LAB_X38_Y24 2 " "Info: 286: + IC(0.000 ns) + CELL(0.071 ns) = 101.669 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.740 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39 287 COMB LAB_X38_Y24 2 " "Info: 287: + IC(0.000 ns) + CELL(0.071 ns) = 101.740 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.811 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41 288 COMB LAB_X38_Y24 2 " "Info: 288: + IC(0.000 ns) + CELL(0.071 ns) = 101.811 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.882 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43 289 COMB LAB_X38_Y24 2 " "Info: 289: + IC(0.000 ns) + CELL(0.071 ns) = 101.882 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 101.953 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45 290 COMB LAB_X38_Y24 2 " "Info: 290: + IC(0.000 ns) + CELL(0.071 ns) = 101.953 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.024 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47 291 COMB LAB_X38_Y24 2 " "Info: 291: + IC(0.000 ns) + CELL(0.071 ns) = 102.024 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 102.095 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49 292 COMB LAB_X38_Y24 1 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 102.095 ns; Loc. = LAB_X38_Y24; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 102.505 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50 293 COMB LAB_X38_Y24 72 " "Info: 293: + IC(0.000 ns) + CELL(0.410 ns) = 102.505 ns; Loc. = LAB_X38_Y24; Fanout = 72; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.150 ns) 103.865 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[793\]~1249 294 COMB LAB_X38_Y17 2 " "Info: 294: + IC(1.210 ns) + CELL(0.150 ns) = 103.865 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[793\]~1249'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~1249 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.414 ns) 105.438 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[2\]~5 295 COMB LAB_X36_Y21 2 " "Info: 295: + IC(1.159 ns) + CELL(0.414 ns) = 105.438 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~1249 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.509 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[3\]~7 296 COMB LAB_X36_Y21 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 105.509 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.580 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[4\]~9 297 COMB LAB_X36_Y21 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 105.580 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.651 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[5\]~11 298 COMB LAB_X36_Y21 2 " "Info: 298: + IC(0.000 ns) + CELL(0.071 ns) = 105.651 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.722 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[6\]~13 299 COMB LAB_X36_Y21 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 105.722 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.793 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[7\]~15 300 COMB LAB_X36_Y21 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 105.793 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.864 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[8\]~17 301 COMB LAB_X36_Y21 2 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 105.864 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 105.935 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[9\]~19 302 COMB LAB_X36_Y21 2 " "Info: 302: + IC(0.000 ns) + CELL(0.071 ns) = 105.935 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.006 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[10\]~21 303 COMB LAB_X36_Y21 2 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 106.006 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.077 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[11\]~23 304 COMB LAB_X36_Y21 2 " "Info: 304: + IC(0.000 ns) + CELL(0.071 ns) = 106.077 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.148 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25 305 COMB LAB_X36_Y21 2 " "Info: 305: + IC(0.000 ns) + CELL(0.071 ns) = 106.148 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 106.309 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27 306 COMB LAB_X36_Y20 2 " "Info: 306: + IC(0.090 ns) + CELL(0.071 ns) = 106.309 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.380 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29 307 COMB LAB_X36_Y20 2 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 106.380 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.451 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31 308 COMB LAB_X36_Y20 2 " "Info: 308: + IC(0.000 ns) + CELL(0.071 ns) = 106.451 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.522 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33 309 COMB LAB_X36_Y20 2 " "Info: 309: + IC(0.000 ns) + CELL(0.071 ns) = 106.522 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.593 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35 310 COMB LAB_X36_Y20 2 " "Info: 310: + IC(0.000 ns) + CELL(0.071 ns) = 106.593 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.664 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37 311 COMB LAB_X36_Y20 2 " "Info: 311: + IC(0.000 ns) + CELL(0.071 ns) = 106.664 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.735 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39 312 COMB LAB_X36_Y20 2 " "Info: 312: + IC(0.000 ns) + CELL(0.071 ns) = 106.735 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.806 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41 313 COMB LAB_X36_Y20 2 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 106.806 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.877 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43 314 COMB LAB_X36_Y20 2 " "Info: 314: + IC(0.000 ns) + CELL(0.071 ns) = 106.877 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 106.948 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45 315 COMB LAB_X36_Y20 2 " "Info: 315: + IC(0.000 ns) + CELL(0.071 ns) = 106.948 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.019 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47 316 COMB LAB_X36_Y20 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 107.019 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.090 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49 317 COMB LAB_X36_Y20 2 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 107.090 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 107.161 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51 318 COMB LAB_X36_Y20 1 " "Info: 318: + IC(0.000 ns) + CELL(0.071 ns) = 107.161 ns; Loc. = LAB_X36_Y20; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 107.571 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52 319 COMB LAB_X36_Y20 75 " "Info: 319: + IC(0.000 ns) + CELL(0.410 ns) = 107.571 ns; Loc. = LAB_X36_Y20; Fanout = 75; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.271 ns) 109.424 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[837\]~1773 320 COMB LAB_X34_Y29 3 " "Info: 320: + IC(1.582 ns) + CELL(0.271 ns) = 109.424 ns; Loc. = LAB_X34_Y29; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[837\]~1773'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[837]~1773 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.414 ns) 111.319 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27 321 COMB LAB_X35_Y20 2 " "Info: 321: + IC(1.481 ns) + CELL(0.414 ns) = 111.319 ns; Loc. = LAB_X35_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[837]~1773 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 111.480 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29 322 COMB LAB_X35_Y19 2 " "Info: 322: + IC(0.090 ns) + CELL(0.071 ns) = 111.480 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.551 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31 323 COMB LAB_X35_Y19 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 111.551 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.622 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33 324 COMB LAB_X35_Y19 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 111.622 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.693 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35 325 COMB LAB_X35_Y19 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 111.693 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.764 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37 326 COMB LAB_X35_Y19 2 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 111.764 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.835 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39 327 COMB LAB_X35_Y19 2 " "Info: 327: + IC(0.000 ns) + CELL(0.071 ns) = 111.835 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.906 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41 328 COMB LAB_X35_Y19 2 " "Info: 328: + IC(0.000 ns) + CELL(0.071 ns) = 111.906 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 111.977 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43 329 COMB LAB_X35_Y19 2 " "Info: 329: + IC(0.000 ns) + CELL(0.071 ns) = 111.977 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.048 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45 330 COMB LAB_X35_Y19 2 " "Info: 330: + IC(0.000 ns) + CELL(0.071 ns) = 112.048 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.119 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47 331 COMB LAB_X35_Y19 2 " "Info: 331: + IC(0.000 ns) + CELL(0.071 ns) = 112.119 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.190 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49 332 COMB LAB_X35_Y19 2 " "Info: 332: + IC(0.000 ns) + CELL(0.071 ns) = 112.190 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.261 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51 333 COMB LAB_X35_Y19 2 " "Info: 333: + IC(0.000 ns) + CELL(0.071 ns) = 112.261 ns; Loc. = LAB_X35_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 112.332 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53 334 COMB LAB_X35_Y19 1 " "Info: 334: + IC(0.000 ns) + CELL(0.071 ns) = 112.332 ns; Loc. = LAB_X35_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 112.742 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54 335 COMB LAB_X35_Y19 78 " "Info: 335: + IC(0.000 ns) + CELL(0.410 ns) = 112.742 ns; Loc. = LAB_X35_Y19; Fanout = 78; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.150 ns) 114.063 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[861\]~1300 336 COMB LAB_X38_Y17 2 " "Info: 336: + IC(1.171 ns) + CELL(0.150 ns) = 114.063 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[861\]~1300'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[861]~1300 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.393 ns) 115.651 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9 337 COMB LAB_X38_Y22 2 " "Info: 337: + IC(1.195 ns) + CELL(0.393 ns) = 115.651 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[861]~1300 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.722 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11 338 COMB LAB_X38_Y22 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 115.722 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.793 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13 339 COMB LAB_X38_Y22 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 115.793 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.864 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15 340 COMB LAB_X38_Y22 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 115.864 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 115.935 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17 341 COMB LAB_X38_Y22 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 115.935 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.006 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19 342 COMB LAB_X38_Y22 2 " "Info: 342: + IC(0.000 ns) + CELL(0.071 ns) = 116.006 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.077 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21 343 COMB LAB_X38_Y22 2 " "Info: 343: + IC(0.000 ns) + CELL(0.071 ns) = 116.077 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.148 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23 344 COMB LAB_X38_Y22 2 " "Info: 344: + IC(0.000 ns) + CELL(0.071 ns) = 116.148 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.219 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25 345 COMB LAB_X38_Y22 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 116.219 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.290 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27 346 COMB LAB_X38_Y22 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 116.290 ns; Loc. = LAB_X38_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 116.451 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29 347 COMB LAB_X38_Y21 2 " "Info: 347: + IC(0.090 ns) + CELL(0.071 ns) = 116.451 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.522 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31 348 COMB LAB_X38_Y21 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 116.522 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.593 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33 349 COMB LAB_X38_Y21 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 116.593 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.664 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35 350 COMB LAB_X38_Y21 2 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 116.664 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.735 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37 351 COMB LAB_X38_Y21 2 " "Info: 351: + IC(0.000 ns) + CELL(0.071 ns) = 116.735 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.806 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39 352 COMB LAB_X38_Y21 2 " "Info: 352: + IC(0.000 ns) + CELL(0.071 ns) = 116.806 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.877 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41 353 COMB LAB_X38_Y21 2 " "Info: 353: + IC(0.000 ns) + CELL(0.071 ns) = 116.877 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 116.948 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43 354 COMB LAB_X38_Y21 2 " "Info: 354: + IC(0.000 ns) + CELL(0.071 ns) = 116.948 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.019 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45 355 COMB LAB_X38_Y21 2 " "Info: 355: + IC(0.000 ns) + CELL(0.071 ns) = 117.019 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.090 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47 356 COMB LAB_X38_Y21 2 " "Info: 356: + IC(0.000 ns) + CELL(0.071 ns) = 117.090 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.161 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49 357 COMB LAB_X38_Y21 2 " "Info: 357: + IC(0.000 ns) + CELL(0.071 ns) = 117.161 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.232 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51 358 COMB LAB_X38_Y21 2 " "Info: 358: + IC(0.000 ns) + CELL(0.071 ns) = 117.232 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.303 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53 359 COMB LAB_X38_Y21 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 117.303 ns; Loc. = LAB_X38_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 117.374 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55 360 COMB LAB_X38_Y21 1 " "Info: 360: + IC(0.000 ns) + CELL(0.071 ns) = 117.374 ns; Loc. = LAB_X38_Y21; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 117.784 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56 361 COMB LAB_X38_Y21 81 " "Info: 361: + IC(0.000 ns) + CELL(0.410 ns) = 117.784 ns; Loc. = LAB_X38_Y21; Fanout = 81; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.150 ns) 119.107 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1330 362 COMB LAB_X40_Y18 2 " "Info: 362: + IC(1.173 ns) + CELL(0.150 ns) = 119.107 ns; Loc. = LAB_X40_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[892\]~1330'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1330 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.414 ns) 120.662 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5 363 COMB LAB_X38_Y19 2 " "Info: 363: + IC(1.141 ns) + CELL(0.414 ns) = 120.662 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1330 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.733 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7 364 COMB LAB_X38_Y19 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 120.733 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.804 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9 365 COMB LAB_X38_Y19 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 120.804 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.875 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11 366 COMB LAB_X38_Y19 2 " "Info: 366: + IC(0.000 ns) + CELL(0.071 ns) = 120.875 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 120.946 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13 367 COMB LAB_X38_Y19 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 120.946 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.017 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15 368 COMB LAB_X38_Y19 2 " "Info: 368: + IC(0.000 ns) + CELL(0.071 ns) = 121.017 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.088 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17 369 COMB LAB_X38_Y19 2 " "Info: 369: + IC(0.000 ns) + CELL(0.071 ns) = 121.088 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.159 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19 370 COMB LAB_X38_Y19 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 121.159 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.230 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21 371 COMB LAB_X38_Y19 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 121.230 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.301 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23 372 COMB LAB_X38_Y19 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 121.301 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.372 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25 373 COMB LAB_X38_Y19 2 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 121.372 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.443 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27 374 COMB LAB_X38_Y19 2 " "Info: 374: + IC(0.000 ns) + CELL(0.071 ns) = 121.443 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.514 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29 375 COMB LAB_X38_Y19 2 " "Info: 375: + IC(0.000 ns) + CELL(0.071 ns) = 121.514 ns; Loc. = LAB_X38_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 121.675 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31 376 COMB LAB_X38_Y18 2 " "Info: 376: + IC(0.090 ns) + CELL(0.071 ns) = 121.675 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.746 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33 377 COMB LAB_X38_Y18 2 " "Info: 377: + IC(0.000 ns) + CELL(0.071 ns) = 121.746 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.817 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35 378 COMB LAB_X38_Y18 2 " "Info: 378: + IC(0.000 ns) + CELL(0.071 ns) = 121.817 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.888 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37 379 COMB LAB_X38_Y18 2 " "Info: 379: + IC(0.000 ns) + CELL(0.071 ns) = 121.888 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 121.959 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39 380 COMB LAB_X38_Y18 2 " "Info: 380: + IC(0.000 ns) + CELL(0.071 ns) = 121.959 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.030 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41 381 COMB LAB_X38_Y18 2 " "Info: 381: + IC(0.000 ns) + CELL(0.071 ns) = 122.030 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.101 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43 382 COMB LAB_X38_Y18 2 " "Info: 382: + IC(0.000 ns) + CELL(0.071 ns) = 122.101 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.172 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45 383 COMB LAB_X38_Y18 2 " "Info: 383: + IC(0.000 ns) + CELL(0.071 ns) = 122.172 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.243 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47 384 COMB LAB_X38_Y18 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 122.243 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.314 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49 385 COMB LAB_X38_Y18 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 122.314 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.385 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51 386 COMB LAB_X38_Y18 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 122.385 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.456 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53 387 COMB LAB_X38_Y18 2 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 122.456 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.527 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55 388 COMB LAB_X38_Y18 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 122.527 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 122.598 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57 389 COMB LAB_X38_Y18 1 " "Info: 389: + IC(0.000 ns) + CELL(0.071 ns) = 122.598 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 123.008 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58 390 COMB LAB_X38_Y18 84 " "Info: 390: + IC(0.000 ns) + CELL(0.410 ns) = 123.008 ns; Loc. = LAB_X38_Y18; Fanout = 84; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.150 ns) 124.316 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[924\]~1360 391 COMB LAB_X40_Y17 4 " "Info: 391: + IC(1.158 ns) + CELL(0.150 ns) = 124.316 ns; Loc. = LAB_X40_Y17; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[924\]~1360'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[924]~1360 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.414 ns) 125.618 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[1\]~3 392 COMB LAB_X40_Y20 2 " "Info: 392: + IC(0.888 ns) + CELL(0.414 ns) = 125.618 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[924]~1360 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.689 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[2\]~5 393 COMB LAB_X40_Y20 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 125.689 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.760 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7 394 COMB LAB_X40_Y20 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 125.760 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.831 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9 395 COMB LAB_X40_Y20 2 " "Info: 395: + IC(0.000 ns) + CELL(0.071 ns) = 125.831 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.902 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11 396 COMB LAB_X40_Y20 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 125.902 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 125.973 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13 397 COMB LAB_X40_Y20 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 125.973 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.044 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15 398 COMB LAB_X40_Y20 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 126.044 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.115 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17 399 COMB LAB_X40_Y20 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 126.115 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.186 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19 400 COMB LAB_X40_Y20 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 126.186 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.257 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21 401 COMB LAB_X40_Y20 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 126.257 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.328 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23 402 COMB LAB_X40_Y20 2 " "Info: 402: + IC(0.000 ns) + CELL(0.071 ns) = 126.328 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.399 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25 403 COMB LAB_X40_Y20 2 " "Info: 403: + IC(0.000 ns) + CELL(0.071 ns) = 126.399 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.470 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27 404 COMB LAB_X40_Y20 2 " "Info: 404: + IC(0.000 ns) + CELL(0.071 ns) = 126.470 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.541 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29 405 COMB LAB_X40_Y20 2 " "Info: 405: + IC(0.000 ns) + CELL(0.071 ns) = 126.541 ns; Loc. = LAB_X40_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 126.702 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31 406 COMB LAB_X40_Y19 2 " "Info: 406: + IC(0.090 ns) + CELL(0.071 ns) = 126.702 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.773 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33 407 COMB LAB_X40_Y19 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 126.773 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.844 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35 408 COMB LAB_X40_Y19 2 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 126.844 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.915 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37 409 COMB LAB_X40_Y19 2 " "Info: 409: + IC(0.000 ns) + CELL(0.071 ns) = 126.915 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 126.986 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39 410 COMB LAB_X40_Y19 2 " "Info: 410: + IC(0.000 ns) + CELL(0.071 ns) = 126.986 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.057 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41 411 COMB LAB_X40_Y19 2 " "Info: 411: + IC(0.000 ns) + CELL(0.071 ns) = 127.057 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.128 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43 412 COMB LAB_X40_Y19 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 127.128 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.199 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45 413 COMB LAB_X40_Y19 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 127.199 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.270 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47 414 COMB LAB_X40_Y19 2 " "Info: 414: + IC(0.000 ns) + CELL(0.071 ns) = 127.270 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.341 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49 415 COMB LAB_X40_Y19 2 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 127.341 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.412 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51 416 COMB LAB_X40_Y19 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 127.412 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.483 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53 417 COMB LAB_X40_Y19 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 127.483 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.554 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55 418 COMB LAB_X40_Y19 2 " "Info: 418: + IC(0.000 ns) + CELL(0.071 ns) = 127.554 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.625 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57 419 COMB LAB_X40_Y19 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 127.625 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 127.696 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59 420 COMB LAB_X40_Y19 1 " "Info: 420: + IC(0.000 ns) + CELL(0.071 ns) = 127.696 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 128.106 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60 421 COMB LAB_X40_Y19 87 " "Info: 421: + IC(0.000 ns) + CELL(0.410 ns) = 128.106 ns; Loc. = LAB_X40_Y19; Fanout = 87; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 129.162 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[957\]~1390 422 COMB LAB_X39_Y16 4 " "Info: 422: + IC(0.906 ns) + CELL(0.150 ns) = 129.162 ns; Loc. = LAB_X39_Y16; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[957\]~1390'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[957]~1390 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.414 ns) 130.732 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[1\]~3 423 COMB LAB_X41_Y19 2 " "Info: 423: + IC(1.156 ns) + CELL(0.414 ns) = 130.732 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[957]~1390 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.803 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[2\]~5 424 COMB LAB_X41_Y19 2 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 130.803 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.874 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[3\]~7 425 COMB LAB_X41_Y19 2 " "Info: 425: + IC(0.000 ns) + CELL(0.071 ns) = 130.874 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 130.945 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9 426 COMB LAB_X41_Y19 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 130.945 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.016 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11 427 COMB LAB_X41_Y19 2 " "Info: 427: + IC(0.000 ns) + CELL(0.071 ns) = 131.016 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.087 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13 428 COMB LAB_X41_Y19 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 131.087 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.158 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15 429 COMB LAB_X41_Y19 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 131.158 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.229 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17 430 COMB LAB_X41_Y19 2 " "Info: 430: + IC(0.000 ns) + CELL(0.071 ns) = 131.229 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.300 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19 431 COMB LAB_X41_Y19 2 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 131.300 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.371 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21 432 COMB LAB_X41_Y19 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 131.371 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.442 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23 433 COMB LAB_X41_Y19 2 " "Info: 433: + IC(0.000 ns) + CELL(0.071 ns) = 131.442 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.513 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25 434 COMB LAB_X41_Y19 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 131.513 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.584 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27 435 COMB LAB_X41_Y19 2 " "Info: 435: + IC(0.000 ns) + CELL(0.071 ns) = 131.584 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.655 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29 436 COMB LAB_X41_Y19 2 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 131.655 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.726 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31 437 COMB LAB_X41_Y19 2 " "Info: 437: + IC(0.000 ns) + CELL(0.071 ns) = 131.726 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 131.887 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33 438 COMB LAB_X41_Y18 2 " "Info: 438: + IC(0.090 ns) + CELL(0.071 ns) = 131.887 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 131.958 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35 439 COMB LAB_X41_Y18 2 " "Info: 439: + IC(0.000 ns) + CELL(0.071 ns) = 131.958 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.029 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37 440 COMB LAB_X41_Y18 2 " "Info: 440: + IC(0.000 ns) + CELL(0.071 ns) = 132.029 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.100 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39 441 COMB LAB_X41_Y18 2 " "Info: 441: + IC(0.000 ns) + CELL(0.071 ns) = 132.100 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.171 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41 442 COMB LAB_X41_Y18 2 " "Info: 442: + IC(0.000 ns) + CELL(0.071 ns) = 132.171 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.242 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43 443 COMB LAB_X41_Y18 2 " "Info: 443: + IC(0.000 ns) + CELL(0.071 ns) = 132.242 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.313 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45 444 COMB LAB_X41_Y18 2 " "Info: 444: + IC(0.000 ns) + CELL(0.071 ns) = 132.313 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.384 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47 445 COMB LAB_X41_Y18 2 " "Info: 445: + IC(0.000 ns) + CELL(0.071 ns) = 132.384 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.455 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49 446 COMB LAB_X41_Y18 2 " "Info: 446: + IC(0.000 ns) + CELL(0.071 ns) = 132.455 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.526 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51 447 COMB LAB_X41_Y18 2 " "Info: 447: + IC(0.000 ns) + CELL(0.071 ns) = 132.526 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.597 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53 448 COMB LAB_X41_Y18 2 " "Info: 448: + IC(0.000 ns) + CELL(0.071 ns) = 132.597 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.668 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55 449 COMB LAB_X41_Y18 2 " "Info: 449: + IC(0.000 ns) + CELL(0.071 ns) = 132.668 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.739 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57 450 COMB LAB_X41_Y18 2 " "Info: 450: + IC(0.000 ns) + CELL(0.071 ns) = 132.739 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.810 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59 451 COMB LAB_X41_Y18 2 " "Info: 451: + IC(0.000 ns) + CELL(0.071 ns) = 132.810 ns; Loc. = LAB_X41_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 132.881 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61 452 COMB LAB_X41_Y18 1 " "Info: 452: + IC(0.000 ns) + CELL(0.071 ns) = 132.881 ns; Loc. = LAB_X41_Y18; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 133.291 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62 453 COMB LAB_X41_Y18 90 " "Info: 453: + IC(0.000 ns) + CELL(0.410 ns) = 133.291 ns; Loc. = LAB_X41_Y18; Fanout = 90; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.150 ns) 134.904 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[998\]~1413 454 COMB LAB_X39_Y23 2 " "Info: 454: + IC(1.463 ns) + CELL(0.150 ns) = 134.904 ns; Loc. = LAB_X39_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[998\]~1413'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[998]~1413 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 136.504 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19 455 COMB LAB_X39_Y17 2 " "Info: 455: + IC(1.207 ns) + CELL(0.393 ns) = 136.504 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[998]~1413 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.575 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21 456 COMB LAB_X39_Y17 2 " "Info: 456: + IC(0.000 ns) + CELL(0.071 ns) = 136.575 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.646 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23 457 COMB LAB_X39_Y17 2 " "Info: 457: + IC(0.000 ns) + CELL(0.071 ns) = 136.646 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.717 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25 458 COMB LAB_X39_Y17 2 " "Info: 458: + IC(0.000 ns) + CELL(0.071 ns) = 136.717 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.788 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27 459 COMB LAB_X39_Y17 2 " "Info: 459: + IC(0.000 ns) + CELL(0.071 ns) = 136.788 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.859 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29 460 COMB LAB_X39_Y17 2 " "Info: 460: + IC(0.000 ns) + CELL(0.071 ns) = 136.859 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 136.930 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31 461 COMB LAB_X39_Y17 2 " "Info: 461: + IC(0.000 ns) + CELL(0.071 ns) = 136.930 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.001 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33 462 COMB LAB_X39_Y17 2 " "Info: 462: + IC(0.000 ns) + CELL(0.071 ns) = 137.001 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.072 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35 463 COMB LAB_X39_Y17 2 " "Info: 463: + IC(0.000 ns) + CELL(0.071 ns) = 137.072 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.143 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37 464 COMB LAB_X39_Y17 2 " "Info: 464: + IC(0.000 ns) + CELL(0.071 ns) = 137.143 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.214 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39 465 COMB LAB_X39_Y17 2 " "Info: 465: + IC(0.000 ns) + CELL(0.071 ns) = 137.214 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.285 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41 466 COMB LAB_X39_Y17 2 " "Info: 466: + IC(0.000 ns) + CELL(0.071 ns) = 137.285 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.356 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43 467 COMB LAB_X39_Y17 2 " "Info: 467: + IC(0.000 ns) + CELL(0.071 ns) = 137.356 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.427 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45 468 COMB LAB_X39_Y17 2 " "Info: 468: + IC(0.000 ns) + CELL(0.071 ns) = 137.427 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.498 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47 469 COMB LAB_X39_Y17 2 " "Info: 469: + IC(0.000 ns) + CELL(0.071 ns) = 137.498 ns; Loc. = LAB_X39_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 137.659 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49 470 COMB LAB_X39_Y16 2 " "Info: 470: + IC(0.090 ns) + CELL(0.071 ns) = 137.659 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.730 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51 471 COMB LAB_X39_Y16 2 " "Info: 471: + IC(0.000 ns) + CELL(0.071 ns) = 137.730 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.801 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53 472 COMB LAB_X39_Y16 2 " "Info: 472: + IC(0.000 ns) + CELL(0.071 ns) = 137.801 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.872 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55 473 COMB LAB_X39_Y16 2 " "Info: 473: + IC(0.000 ns) + CELL(0.071 ns) = 137.872 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 137.943 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57 474 COMB LAB_X39_Y16 2 " "Info: 474: + IC(0.000 ns) + CELL(0.071 ns) = 137.943 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.014 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59 475 COMB LAB_X39_Y16 2 " "Info: 475: + IC(0.000 ns) + CELL(0.071 ns) = 138.014 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.085 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61 476 COMB LAB_X39_Y16 2 " "Info: 476: + IC(0.000 ns) + CELL(0.071 ns) = 138.085 ns; Loc. = LAB_X39_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 138.156 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63 477 COMB LAB_X39_Y16 1 " "Info: 477: + IC(0.000 ns) + CELL(0.071 ns) = 138.156 ns; Loc. = LAB_X39_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 138.566 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64 478 COMB LAB_X39_Y16 62 " "Info: 478: + IC(0.000 ns) + CELL(0.410 ns) = 138.566 ns; Loc. = LAB_X39_Y16; Fanout = 62; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.150 ns) 139.622 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1023\]~1453 479 COMB LAB_X39_Y19 3 " "Info: 479: + IC(0.906 ns) + CELL(0.150 ns) = 139.622 ns; Loc. = LAB_X39_Y19; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|StageOut\[1023\]~1453'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1023]~1453 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 203 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 140.920 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[1\]~3 480 COMB LAB_X40_Y17 2 " "Info: 480: + IC(0.884 ns) + CELL(0.414 ns) = 140.920 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[1\]~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1023]~1453 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 140.991 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[2\]~5 481 COMB LAB_X40_Y17 2 " "Info: 481: + IC(0.000 ns) + CELL(0.071 ns) = 140.991 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[2\]~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.062 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[3\]~7 482 COMB LAB_X40_Y17 2 " "Info: 482: + IC(0.000 ns) + CELL(0.071 ns) = 141.062 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[3\]~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.133 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[4\]~9 483 COMB LAB_X40_Y17 2 " "Info: 483: + IC(0.000 ns) + CELL(0.071 ns) = 141.133 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[4\]~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.204 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[5\]~11 484 COMB LAB_X40_Y17 2 " "Info: 484: + IC(0.000 ns) + CELL(0.071 ns) = 141.204 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[5\]~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.275 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[6\]~13 485 COMB LAB_X40_Y17 2 " "Info: 485: + IC(0.000 ns) + CELL(0.071 ns) = 141.275 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[6\]~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.346 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[7\]~15 486 COMB LAB_X40_Y17 2 " "Info: 486: + IC(0.000 ns) + CELL(0.071 ns) = 141.346 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[7\]~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.417 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17 487 COMB LAB_X40_Y17 2 " "Info: 487: + IC(0.000 ns) + CELL(0.071 ns) = 141.417 ns; Loc. = LAB_X40_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[8\]~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 141.578 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19 488 COMB LAB_X40_Y16 2 " "Info: 488: + IC(0.090 ns) + CELL(0.071 ns) = 141.578 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[9\]~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.649 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21 489 COMB LAB_X40_Y16 2 " "Info: 489: + IC(0.000 ns) + CELL(0.071 ns) = 141.649 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[10\]~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.720 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23 490 COMB LAB_X40_Y16 2 " "Info: 490: + IC(0.000 ns) + CELL(0.071 ns) = 141.720 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[11\]~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.791 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25 491 COMB LAB_X40_Y16 2 " "Info: 491: + IC(0.000 ns) + CELL(0.071 ns) = 141.791 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[12\]~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.862 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27 492 COMB LAB_X40_Y16 2 " "Info: 492: + IC(0.000 ns) + CELL(0.071 ns) = 141.862 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[13\]~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 141.933 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29 493 COMB LAB_X40_Y16 2 " "Info: 493: + IC(0.000 ns) + CELL(0.071 ns) = 141.933 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[14\]~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.004 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31 494 COMB LAB_X40_Y16 2 " "Info: 494: + IC(0.000 ns) + CELL(0.071 ns) = 142.004 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[15\]~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.075 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33 495 COMB LAB_X40_Y16 2 " "Info: 495: + IC(0.000 ns) + CELL(0.071 ns) = 142.075 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[16\]~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.146 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35 496 COMB LAB_X40_Y16 2 " "Info: 496: + IC(0.000 ns) + CELL(0.071 ns) = 142.146 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[17\]~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.217 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37 497 COMB LAB_X40_Y16 2 " "Info: 497: + IC(0.000 ns) + CELL(0.071 ns) = 142.217 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[18\]~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.288 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39 498 COMB LAB_X40_Y16 2 " "Info: 498: + IC(0.000 ns) + CELL(0.071 ns) = 142.288 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[19\]~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.359 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41 499 COMB LAB_X40_Y16 2 " "Info: 499: + IC(0.000 ns) + CELL(0.071 ns) = 142.359 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[20\]~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.430 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43 500 COMB LAB_X40_Y16 2 " "Info: 500: + IC(0.000 ns) + CELL(0.071 ns) = 142.430 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[21\]~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.501 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45 501 COMB LAB_X40_Y16 2 " "Info: 501: + IC(0.000 ns) + CELL(0.071 ns) = 142.501 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[22\]~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.572 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47 502 COMB LAB_X40_Y16 2 " "Info: 502: + IC(0.000 ns) + CELL(0.071 ns) = 142.572 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[23\]~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.643 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49 503 COMB LAB_X40_Y16 2 " "Info: 503: + IC(0.000 ns) + CELL(0.071 ns) = 142.643 ns; Loc. = LAB_X40_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[24\]~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 142.804 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51 504 COMB LAB_X40_Y15 2 " "Info: 504: + IC(0.090 ns) + CELL(0.071 ns) = 142.804 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[25\]~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.875 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53 505 COMB LAB_X40_Y15 2 " "Info: 505: + IC(0.000 ns) + CELL(0.071 ns) = 142.875 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[26\]~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 142.946 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55 506 COMB LAB_X40_Y15 2 " "Info: 506: + IC(0.000 ns) + CELL(0.071 ns) = 142.946 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[27\]~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.017 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57 507 COMB LAB_X40_Y15 2 " "Info: 507: + IC(0.000 ns) + CELL(0.071 ns) = 143.017 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[28\]~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.088 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59 508 COMB LAB_X40_Y15 2 " "Info: 508: + IC(0.000 ns) + CELL(0.071 ns) = 143.088 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[29\]~59'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.159 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61 509 COMB LAB_X40_Y15 2 " "Info: 509: + IC(0.000 ns) + CELL(0.071 ns) = 143.159 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[30\]~61'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.230 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63 510 COMB LAB_X40_Y15 1 " "Info: 510: + IC(0.000 ns) + CELL(0.071 ns) = 143.230 ns; Loc. = LAB_X40_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[31\]~63'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 143.301 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65 511 COMB LAB_X40_Y15 1 " "Info: 511: + IC(0.000 ns) + CELL(0.071 ns) = 143.301 ns; Loc. = LAB_X40_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[32\]~65'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 143.711 ns lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66 512 COMB LAB_X40_Y15 32 " "Info: 512: + IC(0.000 ns) + CELL(0.410 ns) = 143.711 ns; Loc. = LAB_X40_Y15; Fanout = 32; COMB Node = 'lpm_divide:Mod2\|lpm_divide_48m:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_32_result_int\[33\]~66'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 } "NODE_NAME" } } { "db/alt_u_div_o5f.tdf" "" { Text "E:/VHDL_Project/Division/db/alt_u_div_o5f.tdf" 156 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.438 ns) 145.372 ns process_0~17 513 COMB LAB_X39_Y25 2 " "Info: 513: + IC(1.223 ns) + CELL(0.438 ns) = 145.372 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'process_0~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.393 ns) 147.206 ns Add10~1 514 COMB LAB_X34_Y28 2 " "Info: 514: + IC(1.441 ns) + CELL(0.393 ns) = 147.206 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~1'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { process_0~17 Add10~1 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.277 ns Add10~3 515 COMB LAB_X34_Y28 2 " "Info: 515: + IC(0.000 ns) + CELL(0.071 ns) = 147.277 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~3'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~1 Add10~3 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.348 ns Add10~5 516 COMB LAB_X34_Y28 2 " "Info: 516: + IC(0.000 ns) + CELL(0.071 ns) = 147.348 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~5'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~3 Add10~5 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.419 ns Add10~7 517 COMB LAB_X34_Y28 2 " "Info: 517: + IC(0.000 ns) + CELL(0.071 ns) = 147.419 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~7'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~5 Add10~7 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.490 ns Add10~9 518 COMB LAB_X34_Y28 2 " "Info: 518: + IC(0.000 ns) + CELL(0.071 ns) = 147.490 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~9'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~7 Add10~9 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.561 ns Add10~11 519 COMB LAB_X34_Y28 2 " "Info: 519: + IC(0.000 ns) + CELL(0.071 ns) = 147.561 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~11'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~9 Add10~11 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.632 ns Add10~13 520 COMB LAB_X34_Y28 2 " "Info: 520: + IC(0.000 ns) + CELL(0.071 ns) = 147.632 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~13'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~11 Add10~13 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.703 ns Add10~15 521 COMB LAB_X34_Y28 2 " "Info: 521: + IC(0.000 ns) + CELL(0.071 ns) = 147.703 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~15'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~13 Add10~15 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.774 ns Add10~17 522 COMB LAB_X34_Y28 2 " "Info: 522: + IC(0.000 ns) + CELL(0.071 ns) = 147.774 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~17'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~15 Add10~17 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.845 ns Add10~19 523 COMB LAB_X34_Y28 2 " "Info: 523: + IC(0.000 ns) + CELL(0.071 ns) = 147.845 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~19'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~17 Add10~19 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.916 ns Add10~21 524 COMB LAB_X34_Y28 2 " "Info: 524: + IC(0.000 ns) + CELL(0.071 ns) = 147.916 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~21'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~19 Add10~21 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 147.987 ns Add10~23 525 COMB LAB_X34_Y28 2 " "Info: 525: + IC(0.000 ns) + CELL(0.071 ns) = 147.987 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~23'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~21 Add10~23 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.058 ns Add10~25 526 COMB LAB_X34_Y28 2 " "Info: 526: + IC(0.000 ns) + CELL(0.071 ns) = 148.058 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~23 Add10~25 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.129 ns Add10~27 527 COMB LAB_X34_Y28 2 " "Info: 527: + IC(0.000 ns) + CELL(0.071 ns) = 148.129 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~25 Add10~27 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.200 ns Add10~29 528 COMB LAB_X34_Y28 2 " "Info: 528: + IC(0.000 ns) + CELL(0.071 ns) = 148.200 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~27 Add10~29 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.271 ns Add10~31 529 COMB LAB_X34_Y28 2 " "Info: 529: + IC(0.000 ns) + CELL(0.071 ns) = 148.271 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'Add10~31'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~29 Add10~31 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 148.432 ns Add10~33 530 COMB LAB_X34_Y27 2 " "Info: 530: + IC(0.090 ns) + CELL(0.071 ns) = 148.432 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~33'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add10~31 Add10~33 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.503 ns Add10~35 531 COMB LAB_X34_Y27 2 " "Info: 531: + IC(0.000 ns) + CELL(0.071 ns) = 148.503 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~35'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~33 Add10~35 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.574 ns Add10~37 532 COMB LAB_X34_Y27 2 " "Info: 532: + IC(0.000 ns) + CELL(0.071 ns) = 148.574 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~37'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~35 Add10~37 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.645 ns Add10~39 533 COMB LAB_X34_Y27 2 " "Info: 533: + IC(0.000 ns) + CELL(0.071 ns) = 148.645 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~39'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~37 Add10~39 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.716 ns Add10~41 534 COMB LAB_X34_Y27 2 " "Info: 534: + IC(0.000 ns) + CELL(0.071 ns) = 148.716 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~41'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~39 Add10~41 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.787 ns Add10~43 535 COMB LAB_X34_Y27 2 " "Info: 535: + IC(0.000 ns) + CELL(0.071 ns) = 148.787 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~43'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~41 Add10~43 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.858 ns Add10~45 536 COMB LAB_X34_Y27 2 " "Info: 536: + IC(0.000 ns) + CELL(0.071 ns) = 148.858 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~45'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~43 Add10~45 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 148.929 ns Add10~47 537 COMB LAB_X34_Y27 2 " "Info: 537: + IC(0.000 ns) + CELL(0.071 ns) = 148.929 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~47'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~45 Add10~47 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 149.000 ns Add10~49 538 COMB LAB_X34_Y27 2 " "Info: 538: + IC(0.000 ns) + CELL(0.071 ns) = 149.000 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~49'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~47 Add10~49 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 149.071 ns Add10~51 539 COMB LAB_X34_Y27 2 " "Info: 539: + IC(0.000 ns) + CELL(0.071 ns) = 149.071 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~51'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~49 Add10~51 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 149.142 ns Add10~53 540 COMB LAB_X34_Y27 2 " "Info: 540: + IC(0.000 ns) + CELL(0.071 ns) = 149.142 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~53'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~51 Add10~53 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 149.213 ns Add10~55 541 COMB LAB_X34_Y27 2 " "Info: 541: + IC(0.000 ns) + CELL(0.071 ns) = 149.213 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~55'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~53 Add10~55 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 149.284 ns Add10~57 542 COMB LAB_X34_Y27 2 " "Info: 542: + IC(0.000 ns) + CELL(0.071 ns) = 149.284 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'Add10~57'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add10~55 Add10~57 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 149.694 ns Add10~58 543 COMB LAB_X34_Y27 1 " "Info: 543: + IC(0.000 ns) + CELL(0.410 ns) = 149.694 ns; Loc. = LAB_X34_Y27; Fanout = 1; COMB Node = 'Add10~58'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add10~57 Add10~58 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 150.450 ns process_0~27 544 COMB LAB_X33_Y27 1 " "Info: 544: + IC(0.606 ns) + CELL(0.150 ns) = 150.450 ns; Loc. = LAB_X33_Y27; Fanout = 1; COMB Node = 'process_0~27'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Add10~58 process_0~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 151.015 ns process_0~28 545 COMB LAB_X33_Y27 1 " "Info: 545: + IC(0.145 ns) + CELL(0.420 ns) = 151.015 ns; Loc. = LAB_X33_Y27; Fanout = 1; COMB Node = 'process_0~28'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { process_0~27 process_0~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.150 ns) 152.799 ns process_0~29 546 COMB LAB_X63_Y27 1 " "Info: 546: + IC(1.634 ns) + CELL(0.150 ns) = 152.799 ns; Loc. = LAB_X63_Y27; Fanout = 1; COMB Node = 'process_0~29'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { process_0~28 process_0~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 153.364 ns result~25 547 COMB LAB_X63_Y27 1 " "Info: 547: + IC(0.290 ns) + CELL(0.275 ns) = 153.364 ns; Loc. = LAB_X63_Y27; Fanout = 1; COMB Node = 'result~25'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { process_0~29 result~25 } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 153.448 ns result 548 REG LAB_X63_Y27 2 " "Info: 548: + IC(0.000 ns) + CELL(0.084 ns) = 153.448 ns; Loc. = LAB_X63_Y27; Fanout = 2; REG Node = 'result'" {  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { result~25 result } "NODE_NAME" } } { "Division.vhd" "" { Text "E:/VHDL_Project/Division/Division.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "66.343 ns ( 43.23 % ) " "Info: Total cell delay = 66.343 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "87.105 ns ( 56.77 % ) " "Info: Total interconnect delay = 87.105 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "153.448 ns" { num[2] Add7~1 Add7~3 Add7~5 Add7~7 Add7~9 Add7~11 Add7~13 Add7~15 Add7~17 Add7~19 Add7~21 Add7~23 Add7~25 Add7~27 Add7~29 Add7~31 Add7~33 Add7~35 Add7~37 Add7~39 Add7~41 Add7~43 Add7~45 Add7~47 Add7~49 Add7~51 Add7~53 Add7~55 Add7~57 Add7~58 process_0~16 Add8~1 Add8~3 Add8~5 Add8~7 Add8~9 Add8~11 Add8~13 Add8~15 Add8~17 Add8~19 Add8~21 Add8~23 Add8~25 Add8~27 Add8~29 Add8~31 Add8~33 Add8~35 Add8~37 Add8~39 Add8~41 Add8~43 Add8~45 Add8~47 Add8~49 Add8~51 Add8~53 Add8~55 Add8~57 Add8~59 Add8~61 Add8~62 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[33]~928 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_2_result_int[3]~6 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[66]~931 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_3_result_int[4]~8 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[101]~933 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_4_result_int[5]~10 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[134]~1489 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_5_result_int[6]~12 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[167]~1493 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_6_result_int[7]~14 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[200]~1498 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_7_result_int[8]~16 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[236]~956 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_8_result_int[9]~18 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[266]~968 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_9_result_int[10]~20 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[299]~978 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_10_result_int[11]~22 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[337]~984 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_11_result_int[12]~24 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[365]~1001 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_12_result_int[13]~26 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[398]~1014 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~28 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[429]~1030 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~30 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[468]~1570 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[16]~32 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[502]~1054 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_16_result_int[17]~34 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[541]~1592 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_17_result_int[18]~36 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[576]~1606 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_18_result_int[19]~38 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[609]~1623 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_19_result_int[20]~40 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[643]~1640 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_20_result_int[21]~42 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[665]~1151 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_21_result_int[22]~44 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[699]~1172 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_22_result_int[23]~46 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[729]~1198 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_23_result_int[24]~48 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[761]~1736 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_24_result_int[25]~50 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[793]~1249 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_25_result_int[26]~52 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[837]~1773 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_26_result_int[27]~54 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[861]~1300 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_27_result_int[28]~56 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[892]~1330 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_28_result_int[29]~58 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[924]~1360 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_29_result_int[30]~60 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[957]~1390 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[30]~61 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_30_result_int[31]~62 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[998]~1413 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[30]~61 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[31]~63 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_31_result_int[32]~64 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[1023]~1453 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[1]~3 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[2]~5 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[3]~7 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[4]~9 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[5]~11 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[6]~13 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[7]~15 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[8]~17 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[9]~19 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[10]~21 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[11]~23 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[12]~25 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[13]~27 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[14]~29 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[15]~31 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[16]~33 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[17]~35 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[18]~37 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[19]~39 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[20]~41 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[21]~43 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[22]~45 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[23]~47 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[24]~49 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[25]~51 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[26]~53 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[27]~55 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[28]~57 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[29]~59 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[30]~61 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[31]~63 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[32]~65 lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_32_result_int[33]~66 process_0~17 Add10~1 Add10~3 Add10~5 Add10~7 Add10~9 Add10~11 Add10~13 Add10~15 Add10~17 Add10~19 Add10~21 Add10~23 Add10~25 Add10~27 Add10~29 Add10~31 Add10~33 Add10~35 Add10~37 Add10~39 Add10~41 Add10~43 Add10~45 Add10~47 Add10~49 Add10~51 Add10~53 Add10~55 Add10~57 Add10~58 process_0~27 process_0~28 process_0~29 result~25 result } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X36_Y13 X47_Y25 " "Info: Peak interconnect usage is 39% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ld 0 " "Info: Pin \"ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Info: Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 09:38:00 2023 " "Info: Processing ended: Wed Nov 29 09:38:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
