TRACE::2024-12-05.03:27:55::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:55::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:55::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:55::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:55::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.03:27:56::SCWPlatform::Opened new HwDB with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-12-05.03:27:56::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel"
		}]
}
TRACE::2024-12-05.03:27:56::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-12-05.03:27:56::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-12-05.03:27:56::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel"
		}]
}
TRACE::2024-12-05.03:27:56::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel"
		}]
}
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:56::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:56::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.03:27:56::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:56::SCWMssOS::mss does not exists at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:56::SCWMssOS::Creating sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:56::SCWMssOS::Adding the swdes entry, created swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:56::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:56::SCWMssOS::Writing mss at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:56::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.03:27:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-12-05.03:27:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-12-05.03:27:56::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.03:27:56::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-12-05.03:27:57::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.03:27:57::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.03:27:57::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.03:27:57::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.03:27:57::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.03:27:57::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.03:27:57::SCWSystem::Not a boot domain 
LOG::2024-12-05.03:27:57::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.03:27:57::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.03:27:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.03:27:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.03:27:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-05.03:27:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-05.03:27:57::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2024-12-05.03:27:57::SCWMssOS::skipping the bsp build ... 
TRACE::2024-12-05.03:27:57::SCWMssOS::Copying to export directory.
TRACE::2024-12-05.03:27:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.03:27:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.03:27:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.03:27:57::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.03:27:57::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.03:27:57::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.03:27:57::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.03:27:57::SCWSystem::dir created 
TRACE::2024-12-05.03:27:57::SCWSystem::Writing the bif 
TRACE::2024-12-05.03:27:57::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.03:27:57::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.03:27:57::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.03:27:57::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:27:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:27:57::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.03:27:57::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:27:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:27:57::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:27:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:27:57::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.03:27:57::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.03:27:57::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.03:27:57::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.03:27:57::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.03:27:57::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.03:27:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.03:27:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.03:27:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-05.03:27:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-05.03:27:57::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-12-05.03:27:57::SCWMssOS::skipping the bsp build ... 
TRACE::2024-12-05.03:27:57::SCWMssOS::Copying to export directory.
TRACE::2024-12-05.03:27:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.03:27:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.03:27:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.03:27:57::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.03:27:57::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.03:27:57::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.03:27:57::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.03:27:57::SCWSystem::dir created 
TRACE::2024-12-05.03:27:57::SCWSystem::Writing the bif 
TRACE::2024-12-05.03:27:57::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.03:27:57::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.03:27:57::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.03:27:57::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:27:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:27:57::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:27:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:27:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:27:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:27:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:27:57::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.03:27:57::SCWPlatform::updated the xpfm file.
LOG::2024-12-05.03:28:04::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.03:28:04::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.03:28:04::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.03:28:04::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.03:28:04::SCWSystem::Not a boot domain 
LOG::2024-12-05.03:28:04::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.03:28:04::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.03:28:04::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.03:28:04::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.03:28:04::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:04::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:04::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:04::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:28:04::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:28:04::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:28:04::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:28:04::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:28:04::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:04::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.03:28:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-05.03:28:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-05.03:28:04::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-12-05.03:28:04::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.03:28:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.03:28:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.03:28:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.03:28:04::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.03:28:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.03:28:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:28:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:28:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.03:28:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:28:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:28:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.03:28:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:28:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:28:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.03:28:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.03:28:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.03:28:04::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.03:28:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.03:28:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.03:28:04::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.03:28:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.03:28:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.03:28:04::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.03:28:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:28:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:28:05::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.03:28:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:28:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:28:05::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.03:28:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:28:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:28:05::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.03:28:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.03:28:05::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.03:28:05::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.03:28:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.03:28:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.03:28:05::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.03:28:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.03:28:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.03:28:05::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:28:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.03:28:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.03:28:06::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.03:28:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.03:28:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.03:28:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.03:28:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.03:28:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.03:28:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.03:28:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.03:28:06::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.03:28:06::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.03:28:06::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.03:28:06::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.03:28:06::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.03:28:06::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.03:28:06::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.03:28:06::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.03:28:06::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.03:28:06::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.03:28:06::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.03:28:06::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.03:28:06::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.03:28:06::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.03:28:06::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.03:28:06::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.03:28:06::SCWMssOS::Copying to export directory.
TRACE::2024-12-05.03:28:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.03:28:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.03:28:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.03:28:06::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.03:28:06::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.03:28:06::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.03:28:06::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.03:28:06::SCWSystem::dir created 
TRACE::2024-12-05.03:28:06::SCWSystem::Writing the bif 
TRACE::2024-12-05.03:28:06::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.03:28:06::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.03:28:06::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.03:28:06::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:28:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:28:06::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:28:06::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:28:06::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:28:06::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:28:06::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:28:06::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:28:06::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:28:06::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:28:06::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:28:06::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.03:28:06::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:28:06::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:28:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:28:06::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:28:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:28:06::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:28:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:28:06::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.03:34:07::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.03:34:07::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.03:34:07::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:07::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.03:34:07::SCWPlatform::Opened new HwDB with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.03:34:07::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.03:34:07::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:07::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.03:34:07::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.03:34:07::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.03:34:07::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:34:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:34:07::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:34:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.03:34:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.03:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:07::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:34:07::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:07::SCWReader::No isolation master present  
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:09::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.03:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.03:34:09::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.03:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:09::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:09::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.03:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:09::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:34:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:34:09::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:34:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.03:34:09::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.03:34:09::SCWPlatform::Opened new HwDB with name TrackerTopLevel_5
TRACE::2024-12-05.03:34:09::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.03:34:09::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:09::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.03:34:09::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.03:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:09::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:34:09::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:09::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.03:34:20::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.03:34:20::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.03:34:20::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.03:34:20::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.03:34:20::SCWSystem::Not a boot domain 
LOG::2024-12-05.03:34:20::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.03:34:20::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.03:34:20::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.03:34:20::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.03:34:20::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:20::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:20::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:20::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:20::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:20::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.03:34:20::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.03:34:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:20::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:34:20::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:20::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.03:34:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:20::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.03:34:21::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.03:34:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.03:34:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.03:34:21::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.03:34:21::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:34:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:34:21::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:34:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:34:21::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:34:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:34:21::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.03:34:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.03:34:21::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.03:34:21::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.03:34:21::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.03:34:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.03:34:21::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:34:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:34:21::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:34:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:34:21::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:34:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:34:21::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.03:34:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.03:34:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.03:34:21::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.03:34:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.03:34:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.03:34:22::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.03:34:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.03:34:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.03:34:22::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:34:22::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.03:34:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.03:34:22::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.03:34:23::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.03:34:23::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.03:34:23::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.03:34:23::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.03:34:23::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.03:34:23::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.03:34:23::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.03:34:23::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.03:34:23::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.03:34:23::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.03:34:23::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.03:34:23::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.03:34:23::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.03:34:23::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.03:34:23::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.03:34:23::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.03:34:23::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.03:34:23::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.03:34:23::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.03:34:23::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.03:34:23::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.03:34:23::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.03:34:23::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.03:34:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.03:34:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.03:34:23::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.03:34:23::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.03:34:23::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.03:34:23::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.03:34:23::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.03:34:23::SCWSystem::dir created 
TRACE::2024-12-05.03:34:23::SCWSystem::Writing the bif 
TRACE::2024-12-05.03:34:23::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.03:34:23::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.03:34:23::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.03:34:23::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.03:34:23::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:23::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:34:23::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:23::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:23::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.03:34:23::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.03:34:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:23::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:34:23::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:23::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.03:34:23::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.03:34:23::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:34:23::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:34:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:34:23::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.03:34:23::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.03:34:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:34:23::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:34:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:34:23::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:40::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.03:47:40::SCWPlatform::Opened new HwDB with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.03:47:40::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.03:47:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:40::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:40::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:40::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:40::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:40::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.03:47:40::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.03:47:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.03:47:40::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:47:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:47:40::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:47:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.03:47:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:40::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:40::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.03:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:40::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:47:40::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:40::SCWReader::No isolation master present  
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:43::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:43::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.03:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:43::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.03:47:43::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.03:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:43::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:47:43::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:43::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.03:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:43::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.03:47:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.03:47:43::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:47:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.03:47:43::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:43::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.03:47:43::SCWPlatform::Opened new HwDB with name TrackerTopLevel_2
TRACE::2024-12-05.03:47:43::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.03:47:43::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:43::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:43::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.03:47:43::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.03:47:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:43::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:47:43::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:43::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.03:47:47::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.03:47:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.03:47:47::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.03:47:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.03:47:47::SCWSystem::Not a boot domain 
LOG::2024-12-05.03:47:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.03:47:47::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.03:47:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.03:47:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.03:47:47::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:47::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:47::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:47::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:47::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:47::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.03:47:47::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.03:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:47::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:47:47::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:47::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.03:47:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:48::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.03:47:48::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.03:47:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.03:47:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.03:47:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.03:47:48::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.03:47:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.03:47:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:47:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:47:48::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.03:47:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:47:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:47:48::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.03:47:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.03:47:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.03:47:48::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.03:47:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.03:47:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.03:47:48::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.03:47:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.03:47:49::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.03:47:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.03:47:49::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:47:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:47:49::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:47:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:47:49::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.03:47:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.03:47:49::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.03:47:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.03:47:49::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.03:47:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.03:47:49::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.03:47:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.03:47:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.03:47:49::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.03:47:50::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.03:47:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.03:47:50::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.03:47:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.03:47:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.03:47:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.03:47:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.03:47:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.03:47:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.03:47:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.03:47:50::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.03:47:50::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.03:47:50::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.03:47:50::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.03:47:50::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.03:47:50::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.03:47:50::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.03:47:50::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.03:47:50::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.03:47:50::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.03:47:50::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.03:47:50::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.03:47:50::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.03:47:50::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.03:47:50::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.03:47:50::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.03:47:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.03:47:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.03:47:50::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.03:47:50::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.03:47:50::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.03:47:50::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.03:47:50::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.03:47:50::SCWSystem::dir created 
TRACE::2024-12-05.03:47:50::SCWSystem::Writing the bif 
TRACE::2024-12-05.03:47:50::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.03:47:50::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.03:47:50::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.03:47:50::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.03:47:50::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:50::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.03:47:50::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:50::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:50::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.03:47:50::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.03:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:50::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:47:50::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:50::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.03:47:50::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.03:47:50::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.03:47:50::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.03:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.03:47:50::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.03:47:50::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.03:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.03:47:50::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.03:47:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.03:47:50::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:31::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:31::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:31::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:31::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:31::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.18:22:32::SCWPlatform::Opened new HwDB with name TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:32::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:32::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:32::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:32::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:32::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.18:22:32::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.18:22:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.18:22:32::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.18:22:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.18:22:32::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.18:22:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.18:22:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:32::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:32::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.18:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:32::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:22:32::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:32::SCWReader::No isolation master present  
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.18:22:57::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.18:22:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.18:22:57::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.18:22:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:22:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:57::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.18:22:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:57::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.18:22:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.18:22:57::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.18:22:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.18:22:57::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.18:22:57::SCWPlatform::Opened new HwDB with name TrackerTopLevel_1
TRACE::2024-12-05.18:22:57::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.18:22:57::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:22:57::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:22:57::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:22:57::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:22:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:22:57::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:22:57::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:22:57::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.18:23:05::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.18:23:05::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.18:23:05::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.18:23:05::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.18:23:05::SCWSystem::Not a boot domain 
LOG::2024-12-05.18:23:05::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.18:23:05::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.18:23:05::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.18:23:05::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.18:23:05::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:05::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:05::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:05::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:23:05::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:23:05::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:23:05::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:23:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:23:05::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:23:05::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:05::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.18:23:05::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:05::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.18:23:06::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.18:23:06::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.18:23:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.18:23:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.18:23:07::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:23:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:23:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:23:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:23:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:23:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:23:07::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.18:23:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.18:23:07::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.18:23:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.18:23:07::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.18:23:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.18:23:07::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:23:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:23:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:23:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:23:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:23:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:23:07::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.18:23:07::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.18:23:07::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.18:23:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.18:23:07::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.18:23:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.18:23:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.18:23:07::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:23:09::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.18:23:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.18:23:09::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.18:23:09::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.18:23:09::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.18:23:09::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.18:23:09::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.18:23:09::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.18:23:09::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.18:23:09::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.18:23:09::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.18:23:09::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.18:23:09::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.18:23:09::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.18:23:09::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.18:23:09::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.18:23:09::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.18:23:09::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.18:23:09::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.18:23:09::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.18:23:09::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.18:23:09::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.18:23:09::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.18:23:09::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.18:23:09::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.18:23:09::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.18:23:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.18:23:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.18:23:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.18:23:09::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.18:23:09::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.18:23:09::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.18:23:09::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.18:23:09::SCWSystem::dir created 
TRACE::2024-12-05.18:23:09::SCWSystem::Writing the bif 
TRACE::2024-12-05.18:23:09::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.18:23:09::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.18:23:09::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.18:23:09::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.18:23:09::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:09::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.18:23:09::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:23:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:23:09::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:23:09::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:23:09::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:23:09::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:09::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.18:23:09::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.18:23:09::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:23:09::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:23:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:23:09::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:23:09::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:23:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:23:09::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:23:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:23:09::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:30::SCWMssOS::cleaning the bsp 
TRACE::2024-12-05.18:42:30::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-12-05.18:42:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2024-12-05.18:42:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-12-05.18:42:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2024-12-05.18:42:30::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-12-05.18:42:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-12-05.18:42:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-12-05.18:42:31::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-12-05.18:42:35::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.18:42:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.18:42:35::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.18:42:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.18:42:35::SCWSystem::Not a boot domain 
LOG::2024-12-05.18:42:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.18:42:35::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.18:42:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.18:42:35::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.18:42:35::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:35::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:35::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:35::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:42:35::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:42:35::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:42:35::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:42:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:42:35::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:42:35::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:35::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.18:42:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-05.18:42:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-05.18:42:35::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-12-05.18:42:35::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.18:42:35::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.18:42:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.18:42:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.18:42:35::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:42:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:42:35::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:42:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:42:35::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:42:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:42:35::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.18:42:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.18:42:35::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.18:42:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.18:42:35::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.18:42:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.18:42:35::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:42:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:42:35::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:42:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:42:35::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:42:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:42:35::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.18:42:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.18:42:35::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.18:42:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.18:42:35::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.18:42:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.18:42:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.18:42:35::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:42:36::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.18:42:36::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.18:42:36::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.18:42:36::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.18:42:36::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.18:42:36::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.18:42:36::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.18:42:36::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.18:42:36::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.18:42:36::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.18:42:36::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.18:42:36::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.18:42:36::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.18:42:36::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.18:42:36::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.18:42:36::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.18:42:36::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.18:42:36::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.18:42:36::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.18:42:36::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.18:42:36::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.18:42:36::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.18:42:36::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.18:42:36::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.18:42:36::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.18:42:36::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.18:42:37::SCWMssOS::Copying to export directory.
TRACE::2024-12-05.18:42:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.18:42:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.18:42:37::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.18:42:37::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.18:42:37::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.18:42:37::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.18:42:37::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.18:42:37::SCWSystem::dir created 
TRACE::2024-12-05.18:42:37::SCWSystem::Writing the bif 
TRACE::2024-12-05.18:42:37::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.18:42:37::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.18:42:37::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.18:42:37::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.18:42:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.18:42:37::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.18:42:37::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:42:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:42:37::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:42:37::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:42:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:42:37::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:42:37::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:37::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.18:42:37::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.18:42:37::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:42:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:42:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:42:37::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:42:37::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:42:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:42:37::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:42:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:42:37::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:46::SCWMssOS::cleaning the bsp 
TRACE::2024-12-05.18:45:46::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-12-05.18:45:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2024-12-05.18:45:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-12-05.18:45:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2024-12-05.18:45:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-12-05.18:45:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-12-05.18:45:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-12-05.18:45:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-12-05.18:45:50::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.18:45:50::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.18:45:50::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.18:45:50::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.18:45:50::SCWSystem::Not a boot domain 
LOG::2024-12-05.18:45:50::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.18:45:50::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.18:45:50::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.18:45:50::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.18:45:50::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:50::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:50::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:50::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:45:50::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:45:50::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:45:50::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:45:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:45:50::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:45:50::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:50::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.18:45:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-05.18:45:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-05.18:45:50::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-12-05.18:45:50::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.18:45:50::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.18:45:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.18:45:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.18:45:50::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:45:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:45:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:45:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:45:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.18:45:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.18:45:50::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.18:45:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.18:45:50::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.18:45:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.18:45:50::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.18:45:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.18:45:50::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:45:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:45:50::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:45:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:45:50::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.18:45:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.18:45:50::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.18:45:50::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.18:45:50::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.18:45:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.18:45:50::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.18:45:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.18:45:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.18:45:50::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.18:45:51::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.18:45:51::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.18:45:51::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.18:45:51::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.18:45:51::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.18:45:51::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.18:45:51::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.18:45:51::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.18:45:51::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.18:45:51::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.18:45:51::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.18:45:51::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.18:45:51::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.18:45:51::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.18:45:51::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.18:45:51::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.18:45:51::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.18:45:51::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.18:45:51::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.18:45:51::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.18:45:51::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.18:45:51::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.18:45:51::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.18:45:51::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.18:45:51::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.18:45:51::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.18:45:51::SCWMssOS::Copying to export directory.
TRACE::2024-12-05.18:45:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.18:45:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.18:45:52::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.18:45:52::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.18:45:52::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.18:45:52::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.18:45:52::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.18:45:52::SCWSystem::dir created 
TRACE::2024-12-05.18:45:52::SCWSystem::Writing the bif 
TRACE::2024-12-05.18:45:52::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.18:45:52::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.18:45:52::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.18:45:52::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.18:45:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.18:45:52::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.18:45:52::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:45:52::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:45:52::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:45:52::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:45:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:45:52::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:45:52::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:52::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.18:45:52::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.18:45:52::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.18:45:52::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.18:45:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.18:45:52::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.18:45:52::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.18:45:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.18:45:52::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.18:45:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.18:45:52::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.19:03:48::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.19:03:48::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.19:03:48::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:48::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:03:48::SCWPlatform::Opened new HwDB with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.19:03:48::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.19:03:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:48::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.19:03:48::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:03:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.19:03:48::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:03:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:03:48::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:03:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.19:03:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:48::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:03:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:48::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:03:48::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:48::SCWReader::No isolation master present  
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:51::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:03:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:03:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:03:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:51::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:03:51::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:51::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:03:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:51::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:03:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:03:51::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:03:51::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:03:51::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:03:51::SCWPlatform::Opened new HwDB with name TrackerTopLevel_5
TRACE::2024-12-05.19:03:51::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:03:51::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.19:03:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:03:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:51::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:03:51::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:51::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.19:03:56::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.19:03:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.19:03:56::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.19:03:56::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.19:03:56::SCWSystem::Not a boot domain 
LOG::2024-12-05.19:03:56::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.19:03:56::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.19:03:56::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.19:03:56::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.19:03:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.19:03:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:56::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:03:56::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:56::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.19:03:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:56::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.19:03:57::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.19:03:57::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.19:03:57::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.19:03:57::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.19:03:57::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:03:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:03:57::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:03:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:03:57::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:03:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:03:57::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:03:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:03:57::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.19:03:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.19:03:57::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.19:03:57::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.19:03:57::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:03:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:03:57::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:03:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:03:57::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:03:57::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:03:57::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.19:03:57::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.19:03:57::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.19:03:57::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.19:03:57::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:03:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:03:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:03:57::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:03:58::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.19:03:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.19:03:58::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.19:03:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.19:03:58::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.19:03:58::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.19:03:58::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.19:03:58::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.19:03:58::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.19:03:58::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.19:03:58::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.19:03:58::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.19:03:58::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.19:03:58::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.19:03:58::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.19:03:58::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.19:03:58::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.19:03:58::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.19:03:58::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.19:03:58::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.19:03:58::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.19:03:58::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.19:03:58::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.19:03:58::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.19:03:58::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.19:03:58::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.19:03:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.19:03:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.19:03:59::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.19:03:59::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.19:03:59::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.19:03:59::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.19:03:59::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.19:03:59::SCWSystem::dir created 
TRACE::2024-12-05.19:03:59::SCWSystem::Writing the bif 
TRACE::2024-12-05.19:03:59::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.19:03:59::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.19:03:59::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.19:03:59::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:03:59::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:59::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:03:59::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:59::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:59::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.19:03:59::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:03:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:59::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:03:59::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:59::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.19:03:59::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.19:03:59::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:03:59::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:03:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:03:59::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.19:03:59::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:03:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:03:59::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:03:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:03:59::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:20::SCWMssOS::cleaning the bsp 
TRACE::2024-12-05.19:04:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-12-05.19:04:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2024-12-05.19:04:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-12-05.19:04:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2024-12-05.19:04:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-12-05.19:04:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-12-05.19:04:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-12-05.19:04:20::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-12-05.19:04:23::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.19:04:23::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.19:04:23::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.19:04:23::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.19:04:23::SCWSystem::Not a boot domain 
LOG::2024-12-05.19:04:23::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.19:04:23::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.19:04:23::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.19:04:23::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.19:04:23::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:23::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:23::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:23::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:04:23::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:04:23::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.19:04:23::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:04:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:04:23::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:04:23::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:23::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.19:04:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-12-05.19:04:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-12-05.19:04:23::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-12-05.19:04:23::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.19:04:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.19:04:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.19:04:23::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.19:04:23::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:04:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:04:23::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:04:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:04:23::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:04:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:04:23::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:04:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:04:23::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.19:04:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.19:04:23::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.19:04:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.19:04:23::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:04:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:04:23::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:04:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:04:23::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:04:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:04:23::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.19:04:23::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.19:04:23::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.19:04:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.19:04:23::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:04:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:04:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:04:23::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:04:24::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.19:04:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.19:04:24::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.19:04:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.19:04:24::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.19:04:24::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.19:04:24::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.19:04:24::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.19:04:24::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.19:04:24::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.19:04:24::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.19:04:24::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.19:04:24::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.19:04:24::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.19:04:24::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.19:04:24::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.19:04:24::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.19:04:24::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.19:04:24::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.19:04:24::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.19:04:24::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.19:04:24::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.19:04:24::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.19:04:24::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.19:04:24::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.19:04:24::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.19:04:24::SCWMssOS::Copying to export directory.
TRACE::2024-12-05.19:04:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.19:04:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.19:04:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.19:04:24::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.19:04:24::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.19:04:24::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.19:04:24::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.19:04:24::SCWSystem::dir created 
TRACE::2024-12-05.19:04:24::SCWSystem::Writing the bif 
TRACE::2024-12-05.19:04:24::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.19:04:24::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.19:04:24::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.19:04:24::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:04:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:04:24::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:04:24::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:04:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:04:24::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.19:04:24::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:04:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:04:24::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:04:24::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:24::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.19:04:24::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.19:04:24::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:04:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:04:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:04:24::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_5
TRACE::2024-12-05.19:04:24::SCWPlatform::Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:04:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:04:24::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:04:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:04:24::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.19:14:34::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.19:14:34::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.19:14:34::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:34::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:14:34::SCWPlatform::Opened new HwDB with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.19:14:34::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.19:14:34::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:34::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.19:14:34::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:14:34::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.19:14:34::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:14:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:14:34::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:14:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.19:14:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_7
TRACE::2024-12-05.19:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:34::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:14:34::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:34::SCWReader::No isolation master present  
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:37::SCWPlatform::Opened existing hwdb TrackerTopLevel_7
TRACE::2024-12-05.19:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_7
TRACE::2024-12-05.19:14:37::SCWPlatform::Opened existing hwdb TrackerTopLevel_7
TRACE::2024-12-05.19:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:37::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:14:37::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:37::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.19:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:37::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:14:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:14:37::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:14:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:14:37::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:14:37::SCWPlatform::Opened new HwDB with name TrackerTopLevel_9
TRACE::2024-12-05.19:14:37::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:14:37::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:37::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:37::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:14:37::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:37::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:14:37::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:37::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-05.19:14:46::SCWMssOS::cleaning the bsp 
TRACE::2024-12-05.19:14:46::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-12-05.19:14:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2024-12-05.19:14:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-12-05.19:14:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2024-12-05.19:14:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-12-05.19:14:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-12-05.19:14:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-12-05.19:14:47::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-12-05.19:14:53::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.19:14:53::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.19:14:53::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.19:14:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.19:14:53::SCWSystem::Not a boot domain 
LOG::2024-12-05.19:14:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.19:14:53::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.19:14:53::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.19:14:53::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.19:14:53::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:53::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:53::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:53::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:53::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:53::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:14:53::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:14:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:53::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:14:53::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:53::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.19:14:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:53::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.19:14:54::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.19:14:54::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.19:14:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.19:14:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.19:14:54::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.19:14:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:14:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:14:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:14:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:14:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:14:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:14:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:14:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:14:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:14:54::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:14:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:14:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:14:54::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:14:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.19:14:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.19:14:54::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:14:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.19:14:54::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.19:14:54::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:14:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:14:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:14:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:14:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:14:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:14:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:14:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:14:55::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:14:55::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:14:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.19:14:55::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.19:14:55::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:14:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.19:14:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.19:14:55::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:14:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:14:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:14:55::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:14:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.19:14:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.19:14:56::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.19:14:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.19:14:56::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.19:14:56::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.19:14:56::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.19:14:56::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.19:14:56::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.19:14:56::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.19:14:56::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.19:14:56::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.19:14:56::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.19:14:56::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.19:14:56::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.19:14:56::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.19:14:56::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.19:14:56::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.19:14:56::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.19:14:56::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.19:14:56::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.19:14:56::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.19:14:56::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.19:14:56::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.19:14:56::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.19:14:56::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.19:14:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.19:14:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.19:14:56::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.19:14:56::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.19:14:56::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.19:14:56::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.19:14:56::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.19:14:56::SCWSystem::dir created 
TRACE::2024-12-05.19:14:56::SCWSystem::Writing the bif 
TRACE::2024-12-05.19:14:56::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.19:14:56::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.19:14:56::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.19:14:56::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:14:56::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:56::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:14:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:14:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:14:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:56::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:14:56::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:56::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d71f0390b049c5e98d3f47dfaddd10a6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.19:14:56::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.19:14:56::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:14:56::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:14:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:14:56::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:14:56::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:14:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:14:56::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:14:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:14:56::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:04::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:04::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:04::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:04::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:04::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:44:05::SCWPlatform::Opened new HwDB with name TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.19:44:05::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.19:44:05::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:05::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:05::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:05::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:05::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:05::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.19:44:05::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:44:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.19:44:05::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:44:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:44:05::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:44:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.19:44:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:05::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:05::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Opened existing hwdb TrackerTopLevel_3
TRACE::2024-12-05.19:44:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:05::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:05::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:05::SCWReader::No isolation master present  
TRACE::2024-12-05.19:44:12::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.19:44:12::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.19:44:12::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.19:44:12::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:12::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:44:12::SCWPlatform::Opened new HwDB with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.19:44:12::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.19:44:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:12::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.19:44:12::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:44:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.19:44:12::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:44:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:44:12::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:44:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.19:44:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:12::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:12::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:12::SCWReader::No isolation master present  
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:13::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:13::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:44:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:13::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.19:44:13::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.19:44:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:13::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:13::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:13::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.19:44:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:13::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:44:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:44:13::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:44:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:44:13::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:13::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:44:13::SCWPlatform::Opened new HwDB with name TrackerTopLevel_6
TRACE::2024-12-05.19:44:13::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:44:13::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:13::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:13::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.19:44:13::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.19:44:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:13::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:13::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:13::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae321271",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.19:44:18::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.19:44:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.19:44:18::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.19:44:18::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.19:44:18::SCWSystem::Not a boot domain 
LOG::2024-12-05.19:44:18::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.19:44:18::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.19:44:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.19:44:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.19:44:18::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:18::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:18::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:18::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:18::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:18::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.19:44:18::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.19:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:18::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:18::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:18::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.19:44:18::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:19::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.19:44:20::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.19:44:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.19:44:20::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.19:44:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.19:44:20::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:44:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:44:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:44:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:44:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:44:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:44:20::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:44:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:44:20::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.19:44:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.19:44:20::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.19:44:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.19:44:20::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:44:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:44:20::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:44:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:44:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:44:20::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:44:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:44:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:44:21::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:44:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.19:44:21::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.19:44:21::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:44:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.19:44:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.19:44:21::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:44:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:44:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:44:21::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:44:22::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.19:44:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.19:44:22::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.19:44:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.19:44:22::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.19:44:22::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.19:44:22::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.19:44:22::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.19:44:22::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.19:44:22::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.19:44:22::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.19:44:22::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.19:44:22::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.19:44:22::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.19:44:22::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.19:44:22::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.19:44:22::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.19:44:22::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.19:44:22::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.19:44:22::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.19:44:22::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.19:44:22::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.19:44:22::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.19:44:22::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.19:44:22::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.19:44:22::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.19:44:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.19:44:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.19:44:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.19:44:22::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.19:44:22::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.19:44:22::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.19:44:22::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.19:44:22::SCWSystem::dir created 
TRACE::2024-12-05.19:44:22::SCWSystem::Writing the bif 
TRACE::2024-12-05.19:44:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.19:44:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.19:44:22::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.19:44:22::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:44:22::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:22::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:44:22::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:22::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:22::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.19:44:22::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.19:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:22::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:22::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:22::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae32127",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.19:44:22::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.19:44:22::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:22::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:22::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.19:44:22::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.19:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:22::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:22::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.19:44:24::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.19:44:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.19:44:24::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.19:44:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:24::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:24::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:24::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.19:44:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:24::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.19:44:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.19:44:24::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:44:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.19:44:24::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.19:44:24::SCWPlatform::Opened new HwDB with name TrackerTopLevel_9
TRACE::2024-12-05.19:44:24::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:44:24::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:44:24::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:44:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:44:24::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:44:24::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:44:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:44:24::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:44:24::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:44:24::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae321271",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.19:45:07::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.19:45:07::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.19:45:07::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.19:45:07::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.19:45:07::SCWSystem::Not a boot domain 
LOG::2024-12-05.19:45:07::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.19:45:07::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.19:45:07::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.19:45:07::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.19:45:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:45:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:45:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:45:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:45:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:45:07::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:45:07::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:07::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.19:45:07::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:07::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.19:45:07::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.19:45:07::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.19:45:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.19:45:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.19:45:08::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:45:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:45:08::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:45:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:45:08::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.19:45:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.19:45:08::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:45:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:45:08::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.19:45:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.19:45:08::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.19:45:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.19:45:08::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:45:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:45:08::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:45:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:45:08::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.19:45:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.19:45:08::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.19:45:08::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.19:45:08::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.19:45:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.19:45:08::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.19:45:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.19:45:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.19:45:08::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.19:45:09::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.19:45:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.19:45:09::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.19:45:09::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.19:45:09::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.19:45:09::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.19:45:09::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.19:45:09::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.19:45:09::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.19:45:09::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.19:45:09::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.19:45:09::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.19:45:09::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.19:45:09::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.19:45:09::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.19:45:09::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.19:45:09::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.19:45:09::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.19:45:09::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.19:45:09::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.19:45:09::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.19:45:09::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.19:45:09::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.19:45:09::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.19:45:09::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.19:45:10::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.19:45:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.19:45:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.19:45:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.19:45:10::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.19:45:10::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.19:45:10::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.19:45:10::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.19:45:10::SCWSystem::dir created 
TRACE::2024-12-05.19:45:10::SCWSystem::Writing the bif 
TRACE::2024-12-05.19:45:10::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.19:45:10::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.19:45:10::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.19:45:10::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.19:45:10::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:10::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.19:45:10::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:45:10::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:45:10::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:45:10::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:45:10::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:45:10::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:10::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae32127",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.19:45:10::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.19:45:10::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.19:45:10::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.19:45:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.19:45:10::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_9
TRACE::2024-12-05.19:45:10::SCWPlatform::Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.19:45:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.19:45:10::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.19:45:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.19:45:10::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.20:06:03::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.20:06:03::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.20:06:03::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:03::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.20:06:03::SCWPlatform::Opened new HwDB with name TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.20:06:03::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.20:06:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:03::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.20:06:03::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.20:06:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.20:06:03::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.20:06:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.20:06:03::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.20:06:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.20:06:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:03::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:03::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.20:06:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:03::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:06:03::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:03::SCWReader::No isolation master present  
TRACE::2024-12-05.20:06:29::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.20:06:29::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.20:06:29::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.20:06:29::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:29::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.20:06:29::SCWPlatform::Opened new HwDB with name TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.20:06:29::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.20:06:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Opened existing hwdb TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Opened existing hwdb TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Opened existing hwdb TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Opened existing hwdb TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:29::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.20:06:29::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.20:06:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.20:06:29::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.20:06:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.20:06:29::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.20:06:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.20:06:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:06:29::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:06:29::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Opened existing hwdb TrackerTopLevel_11
TRACE::2024-12-05.20:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:06:29::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:06:29::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:06:29::SCWReader::No isolation master present  
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.20:07:25::SCWPlatform::Opened new HwDB with name TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:25::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.20:07:25::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.20:07:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.20:07:25::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.20:07:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.20:07:25::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.20:07:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.20:07:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:25::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.20:07:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:25::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:07:25::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:25::SCWReader::No isolation master present  
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:28::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.20:07:28::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.20:07:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:28::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel
TRACE::2024-12-05.20:07:28::SCWPlatform::Opened existing hwdb TrackerTopLevel
TRACE::2024-12-05.20:07:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:28::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:07:28::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:28::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.20:07:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:28::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.20:07:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.20:07:28::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.20:07:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.20:07:28::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:28::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.20:07:28::SCWPlatform::Opened new HwDB with name TrackerTopLevel_1
TRACE::2024-12-05.20:07:28::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.20:07:28::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:28::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:28::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.20:07:28::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.20:07:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:28::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:07:28::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:28::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae321271",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.20:07:36::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.20:07:36::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.20:07:36::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.20:07:36::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.20:07:36::SCWSystem::Not a boot domain 
LOG::2024-12-05.20:07:36::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.20:07:36::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.20:07:36::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.20:07:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.20:07:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.20:07:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.20:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:36::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:07:36::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:36::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.20:07:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:36::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.20:07:37::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.20:07:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.20:07:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.20:07:37::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.20:07:37::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.20:07:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.20:07:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.20:07:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.20:07:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.20:07:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.20:07:37::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.20:07:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.20:07:37::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.20:07:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.20:07:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.20:07:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.20:07:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.20:07:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.20:07:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.20:07:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.20:07:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.20:07:37::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.20:07:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.20:07:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.20:07:38::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.20:07:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.20:07:38::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.20:07:38::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.20:07:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.20:07:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.20:07:38::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.20:07:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.20:07:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.20:07:38::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.20:07:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.20:07:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.20:07:39::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.20:07:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.20:07:39::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.20:07:39::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.20:07:39::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.20:07:39::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.20:07:39::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.20:07:39::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.20:07:39::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.20:07:39::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.20:07:39::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.20:07:39::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.20:07:39::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.20:07:39::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.20:07:39::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.20:07:39::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.20:07:39::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.20:07:39::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.20:07:39::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.20:07:39::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.20:07:39::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.20:07:39::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.20:07:39::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.20:07:39::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.20:07:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.20:07:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.20:07:39::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.20:07:39::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.20:07:39::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.20:07:39::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.20:07:39::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.20:07:39::SCWSystem::dir created 
TRACE::2024-12-05.20:07:39::SCWSystem::Writing the bif 
TRACE::2024-12-05.20:07:39::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.20:07:39::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.20:07:39::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.20:07:39::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.20:07:39::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:39::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.20:07:39::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:39::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:39::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.20:07:39::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.20:07:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:39::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:07:39::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:39::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae32127",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.20:07:39::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.20:07:39::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.20:07:39::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.20:07:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.20:07:39::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_1
TRACE::2024-12-05.20:07:39::SCWPlatform::Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.20:07:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.20:07:39::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.20:07:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.20:07:39::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.21:12:12::SCWPlatform::Opened new HwDB with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.21:12:12::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.21:12:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:12::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.21:12:12::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.21:12:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.21:12:12::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.21:12:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.21:12:12::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:12:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.21:12:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:12::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:12::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.21:12:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:12::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:12:12::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:12::SCWReader::No isolation master present  
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:14::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:14::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.21:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:14::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_0
TRACE::2024-12-05.21:12:14::SCWPlatform::Opened existing hwdb TrackerTopLevel_0
TRACE::2024-12-05.21:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:14::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:12:14::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:14::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_1
TRACE::2024-12-05.21:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:14::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.21:12:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.21:12:14::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:12:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.21:12:14::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:14::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.21:12:14::SCWPlatform::Opened new HwDB with name TrackerTopLevel_2
TRACE::2024-12-05.21:12:14::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.21:12:14::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:14::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:14::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.21:12:14::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.21:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:14::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:12:14::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:14::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae321271",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.21:12:21::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.21:12:21::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.21:12:21::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.21:12:21::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.21:12:21::SCWSystem::Not a boot domain 
LOG::2024-12-05.21:12:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.21:12:21::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.21:12:21::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.21:12:21::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.21:12:21::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:21::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:21::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:21::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:21::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:21::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.21:12:21::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.21:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:21::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:12:21::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:21::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.21:12:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:22::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.21:12:22::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.21:12:22::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.21:12:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.21:12:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.21:12:22::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.21:12:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.21:12:23::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.21:12:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.21:12:23::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.21:12:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-12-05.21:12:23::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.21:12:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.21:12:23::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.21:12:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-12-05.21:12:23::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.21:12:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-12-05.21:12:23::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.21:12:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.21:12:23::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.21:12:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.21:12:23::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.21:12:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-12-05.21:12:23::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.21:12:23::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-12-05.21:12:23::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.21:12:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-12-05.21:12:23::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.21:12:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.21:12:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-12-05.21:12:23::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:12:24::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.21:12:24::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.21:12:24::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.21:12:24::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.21:12:24::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.21:12:24::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.21:12:24::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.21:12:24::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.21:12:24::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.21:12:24::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.21:12:24::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.21:12:24::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.21:12:24::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.21:12:24::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.21:12:24::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.21:12:24::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.21:12:24::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.21:12:24::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.21:12:24::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.21:12:24::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.21:12:24::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.21:12:24::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.21:12:24::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.21:12:24::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.21:12:24::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.21:12:24::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.21:12:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.21:12:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.21:12:25::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.21:12:25::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.21:12:25::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.21:12:25::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.21:12:25::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.21:12:25::SCWSystem::dir created 
TRACE::2024-12-05.21:12:25::SCWSystem::Writing the bif 
TRACE::2024-12-05.21:12:25::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.21:12:25::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.21:12:25::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.21:12:25::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.21:12:25::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:25::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:12:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:25::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.21:12:25::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.21:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:25::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:12:25::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:25::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae32127",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.21:12:25::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.21:12:25::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:12:25::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:12:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:12:25::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_2
TRACE::2024-12-05.21:12:25::SCWPlatform::Opened existing hwdb TrackerTopLevel_2
TRACE::2024-12-05.21:12:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:12:25::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:12:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:12:25::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.21:28:36::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.21:28:36::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.21:28:36::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:36::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.21:28:36::SCWPlatform::Opened new HwDB with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.21:28:36::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.21:28:36::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:36::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.21:28:36::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.21:28:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.21:28:36::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.21:28:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.21:28:36::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:28:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.21:28:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.21:28:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:36::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:28:36::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:36::SCWReader::No isolation master present  
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:38::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:38::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.21:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:38::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_4
TRACE::2024-12-05.21:28:38::SCWPlatform::Opened existing hwdb TrackerTopLevel_4
TRACE::2024-12-05.21:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:38::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:28:38::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:38::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_5
TRACE::2024-12-05.21:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:38::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.21:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.21:28:38::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:28:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.21:28:38::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:38::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.21:28:38::SCWPlatform::Opened new HwDB with name TrackerTopLevel_6
TRACE::2024-12-05.21:28:38::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.21:28:38::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:38::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:38::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.21:28:38::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.21:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:38::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:28:38::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:38::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae321271",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.21:28:45::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.21:28:45::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.21:28:45::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.21:28:45::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.21:28:45::SCWSystem::Not a boot domain 
LOG::2024-12-05.21:28:45::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.21:28:45::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.21:28:45::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.21:28:45::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.21:28:45::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:45::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:45::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:45::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:45::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:45::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.21:28:45::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.21:28:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:45::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:28:45::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:45::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.21:28:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:45::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.21:28:45::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.21:28:45::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.21:28:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.21:28:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.21:28:45::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.21:28:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.21:28:46::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.21:28:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.21:28:46::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.21:28:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.21:28:46::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.21:28:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-comp
TRACE::2024-12-05.21:28:46::SCWMssOS::are" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.21:28:46::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern
TRACE::2024-12-05.21:28:46::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.21:28:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-c
TRACE::2024-12-05.21:28:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.21:28:46::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.21:28:46::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.21:28:46::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.21:28:46::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.21:28:46::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.21:28:46::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.21:28:46::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-12-05.21:28:46::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.21:28:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-co
TRACE::2024-12-05.21:28:46::SCWMssOS::mpare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.21:28:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.21:28:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-comp
TRACE::2024-12-05.21:28:46::SCWMssOS::are" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.21:28:47::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.21:28:47::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.21:28:47::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.21:28:47::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.21:28:47::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.21:28:47::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.21:28:47::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.21:28:47::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.21:28:47::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.21:28:47::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.21:28:47::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.21:28:47::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.21:28:47::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.21:28:47::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.21:28:47::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.21:28:47::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.21:28:47::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.21:28:47::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.21:28:47::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.21:28:47::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.21:28:47::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.21:28:47::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.21:28:47::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.21:28:47::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.21:28:47::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.21:28:47::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.21:28:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.21:28:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.21:28:48::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.21:28:48::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.21:28:48::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.21:28:48::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.21:28:48::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.21:28:48::SCWSystem::dir created 
TRACE::2024-12-05.21:28:48::SCWSystem::Writing the bif 
TRACE::2024-12-05.21:28:48::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.21:28:48::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.21:28:48::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.21:28:48::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:48::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.21:28:48::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:48::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.21:28:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:48::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.21:28:48::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.21:28:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:48::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:28:48::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:48::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae32127",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.21:28:48::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.21:28:48::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.21:28:48::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.21:28:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.21:28:48::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_6
TRACE::2024-12-05.21:28:48::SCWPlatform::Opened existing hwdb TrackerTopLevel_6
TRACE::2024-12-05.21:28:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.21:28:48::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.21:28:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.21:28:48::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.22:01:34::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.22:01:34::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.22:01:34::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:34::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.22:01:34::SCWPlatform::Opened new HwDB with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.22:01:34::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.22:01:34::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:34::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.22:01:34::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.22:01:34::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.22:01:34::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.22:01:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.22:01:34::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:01:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.22:01:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:34::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:34::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.22:01:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:34::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:01:34::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:34::SCWReader::No isolation master present  
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_8
TRACE::2024-12-05.22:01:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_8
TRACE::2024-12-05.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:36::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:01:36::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:36::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_9
TRACE::2024-12-05.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:36::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.22:01:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.22:01:36::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:01:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.22:01:36::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.22:01:36::SCWPlatform::Opened new HwDB with name TrackerTopLevel_10
TRACE::2024-12-05.22:01:36::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.22:01:36::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:36::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:36::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.22:01:36::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.22:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:36::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:01:36::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:36::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae321271",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-12-05.22:01:41::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.22:01:41::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.22:01:41::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.22:01:41::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.22:01:41::SCWSystem::Not a boot domain 
LOG::2024-12-05.22:01:41::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.22:01:41::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.22:01:41::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.22:01:41::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.22:01:41::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:41::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:41::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:41::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:41::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:41::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.22:01:41::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.22:01:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:41::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:01:41::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:41::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.22:01:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:42::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.22:01:42::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.22:01:42::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.22:01:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.22:01:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.22:01:42::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.22:01:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.22:01:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.22:01:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.22:01:42::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.22:01:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.22:01:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.22:01:42::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.22:01:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.22:01:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.22:01:42::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.22:01:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.22:01:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-comp
TRACE::2024-12-05.22:01:42::SCWMssOS::are" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.22:01:43::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern
TRACE::2024-12-05.22:01:43::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.22:01:43::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-c
TRACE::2024-12-05.22:01:43::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.22:01:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.22:01:43::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.22:01:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.22:01:43::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.22:01:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.22:01:43::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.22:01:43::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-12-05.22:01:43::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.22:01:43::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-co
TRACE::2024-12-05.22:01:43::SCWMssOS::mpare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.22:01:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.22:01:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-comp
TRACE::2024-12-05.22:01:43::SCWMssOS::are" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:01:44::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.22:01:44::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.22:01:44::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.22:01:44::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.22:01:44::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.22:01:44::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.22:01:44::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.22:01:44::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.22:01:44::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.22:01:44::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.22:01:44::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.22:01:44::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.22:01:44::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.22:01:44::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.22:01:44::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.22:01:44::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.22:01:44::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.22:01:44::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.22:01:44::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.22:01:44::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.22:01:44::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.22:01:44::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.22:01:44::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.22:01:44::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.22:01:44::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.22:01:44::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.22:01:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.22:01:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.22:01:45::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.22:01:45::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.22:01:45::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.22:01:45::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.22:01:45::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.22:01:45::SCWSystem::dir created 
TRACE::2024-12-05.22:01:45::SCWSystem::Writing the bif 
TRACE::2024-12-05.22:01:45::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.22:01:45::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.22:01:45::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.22:01:45::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.22:01:45::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:45::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:01:45::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:45::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:45::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.22:01:45::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.22:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:45::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:01:45::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:45::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae32127",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.22:01:45::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.22:01:45::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:01:45::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:01:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:01:45::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_10
TRACE::2024-12-05.22:01:45::SCWPlatform::Opened existing hwdb TrackerTopLevel_10
TRACE::2024-12-05.22:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:01:45::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:01:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:01:45::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWPlatform::Clearing the existing platform
TRACE::2024-12-05.22:11:51::SCWSystem::Clearing the existing sysconfig
TRACE::2024-12-05.22:11:51::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWSystem::Clearing the domains completed.
TRACE::2024-12-05.22:11:51::SCWPlatform::Clearing the opened hw db.
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:51::SCWPlatform::Removing the HwDB with name C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.22:11:51::SCWPlatform::Opened new HwDB with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWReader::Active system found as  TrackerTopLevel
TRACE::2024-12-05.22:11:51::SCWReader::Handling sysconfig TrackerTopLevel
TRACE::2024-12-05.22:11:51::SCWDomain::checking for install qemu data   : 
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:51::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-12-05.22:11:51::SCWMssOS::No sw design opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWMssOS::mss exists loading the mss file  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWMssOS::Opened the sw design from mss  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWMssOS::Adding the swdes entry C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.22:11:51::SCWMssOS::updating the scw layer about changes
TRACE::2024-12-05.22:11:51::SCWMssOS::Opened the sw design.  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.22:11:51::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.22:11:51::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:11:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-12-05.22:11:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:51::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:51::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Opened existing hwdb TrackerTopLevel_12
TRACE::2024-12-05.22:11:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:51::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:11:51::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:51::SCWReader::No isolation master present  
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Platform location is C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:53::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:53::SCWPlatform::Opened existing hwdb TrackerTopLevel_12
TRACE::2024-12-05.22:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:53::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_12
TRACE::2024-12-05.22:11:53::SCWPlatform::Opened existing hwdb TrackerTopLevel_12
TRACE::2024-12-05.22:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:53::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:11:53::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/tempdsa/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:53::SCWPlatform::update - Opened existing hwdb TrackerTopLevel_13
TRACE::2024-12-05.22:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:53::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-12-05.22:11:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-12-05.22:11:53::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:11:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-12-05.22:11:53::SCWMssOS::Removing the swdes entry for  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:53::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-12-05.22:11:53::SCWPlatform::Opened new HwDB with name TrackerTopLevel_14
TRACE::2024-12-05.22:11:53::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.22:11:53::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:11:53::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:11:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:11:53::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_14
TRACE::2024-12-05.22:11:53::SCWPlatform::Opened existing hwdb TrackerTopLevel_14
TRACE::2024-12-05.22:11:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:11:53::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:11:53::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:11:53::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae321271",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-12-05.22:12:01::SCWMssOS::cleaning the bsp 
TRACE::2024-12-05.22:12:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-12-05.22:12:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2024-12-05.22:12:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2024-12-05.22:12:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2024-12-05.22:12:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s clean 

TRACE::2024-12-05.22:12:01::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2024-12-05.22:12:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2024-12-05.22:12:01::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-12-05.22:12:04::SCWPlatform::Started generating the artifacts platform TrackerTopLevel
TRACE::2024-12-05.22:12:04::SCWPlatform::Sanity checking of platform is completed
LOG::2024-12-05.22:12:04::SCWPlatform::Started generating the artifacts for system configuration TrackerTopLevel
LOG::2024-12-05.22:12:04::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-12-05.22:12:04::SCWSystem::Not a boot domain 
LOG::2024-12-05.22:12:04::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-12-05.22:12:04::SCWDomain::Generating domain artifcats
TRACE::2024-12-05.22:12:04::SCWMssOS::Generating standalone artifcats
TRACE::2024-12-05.22:12:04::SCWMssOS:: Copying the user libraries. 
TRACE::2024-12-05.22:12:04::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:04::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:04::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:04::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:12:04::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:12:04::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_14
TRACE::2024-12-05.22:12:04::SCWPlatform::Opened existing hwdb TrackerTopLevel_14
TRACE::2024-12-05.22:12:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:12:04::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:12:04::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:04::SCWMssOS::Completed writing the mss file at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-12-05.22:12:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-12-05.22:12:05::SCWMssOS::doing bsp build ... 
TRACE::2024-12-05.22:12:05::SCWMssOS::System Command Ran  C: & cd  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-12-05.22:12:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-12-05.22:12:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-12-05.22:12:05::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-12-05.22:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.22:12:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.22:12:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.22:12:05::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.22:12:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.22:12:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.22:12:05::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.22:12:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-12-05.22:12:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compa
TRACE::2024-12-05.22:12:05::SCWMssOS::re" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.22:12:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.22:12:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-comp
TRACE::2024-12-05.22:12:05::SCWMssOS::are" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.22:12:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-12-05.22:12:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern
TRACE::2024-12-05.22:12:05::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.22:12:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-12-05.22:12:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-c
TRACE::2024-12-05.22:12:05::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-12-05.22:12:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.22:12:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.22:12:06::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-12-05.22:12:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.22:12:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.22:12:06::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-12-05.22:12:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-12-05.22:12:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-12-05.22:12:06::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-12-05.22:12:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-12-05.22:12:06::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-12-05.22:12:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-12-05.22:12:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-12-05.22:12:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-co
TRACE::2024-12-05.22:12:06::SCWMssOS::mpare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-12-05.22:12:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-12-05.22:12:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mhard-float -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-comp
TRACE::2024-12-05.22:12:06::SCWMssOS::are" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-12-05.22:12:07::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-12-05.22:12:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-12-05.22:12:07::SCWMssOS::make --no-print-directory archive

TRACE::2024-12-05.22:12:07::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-12-05.22:12:07::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-12-05.22:12:07::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-12-05.22:12:07::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-12-05.22:12:07::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-12-05.22:12:07::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-12-05.22:12:07::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-12-05.22:12:07::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-12-05.22:12:07::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-12-05.22:12:07::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-12-05.22:12:07::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-12-05.22:12:07::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-12-05.22:12:07::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-12-05.22:12:07::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-12-05.22:12:07::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-12-05.22:12:07::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-12-05.22:12:07::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-12-05.22:12:07::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-12-05.22:12:07::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-12-05.22:12:07::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-12-05.22:12:07::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-12-05.22:12:07::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-12-05.22:12:07::SCWMssOS::'Finished building libraries'

TRACE::2024-12-05.22:12:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-12-05.22:12:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-12-05.22:12:07::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-12-05.22:12:07::SCWSystem::Completed Processing the sysconfig TrackerTopLevel
LOG::2024-12-05.22:12:07::SCWPlatform::Completed generating the artifacts for system configuration TrackerTopLevel
TRACE::2024-12-05.22:12:07::SCWPlatform::Started preparing the platform 
TRACE::2024-12-05.22:12:07::SCWSystem::Writing the bif file for system config TrackerTopLevel
TRACE::2024-12-05.22:12:07::SCWSystem::dir created 
TRACE::2024-12-05.22:12:07::SCWSystem::Writing the bif 
TRACE::2024-12-05.22:12:07::SCWPlatform::Started writing the spfm file 
TRACE::2024-12-05.22:12:07::SCWPlatform::Started writing the xpfm file 
TRACE::2024-12-05.22:12:07::SCWPlatform::Completed generating the platform
TRACE::2024-12-05.22:12:07::SCWMssOS::Saving the mss changes C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-12-05.22:12:07::SCWMssOS::Writing the mss file completed C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:07::SCWMssOS::Commit changes completed.
TRACE::2024-12-05.22:12:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:12:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:12:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_14
TRACE::2024-12-05.22:12:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_14
TRACE::2024-12-05.22:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:12:07::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:12:07::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:07::SCWWriter::formatted JSON is {
	"platformName":	"TrackerTopLevel",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"TrackerTopLevel",
	"platHandOff":	"C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/TrackerTopLevel.xsa",
	"platIntHandOff":	"<platformDir>/hw/TrackerTopLevel.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"TrackerTopLevel",
	"systems":	[{
			"systemName":	"TrackerTopLevel",
			"systemDesc":	"TrackerTopLevel",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"TrackerTopLevel",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"3fe13482c0154308f52848045ae32127",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-12-05.22:12:07::SCWPlatform::updated the xpfm file.
TRACE::2024-12-05.22:12:07::SCWPlatform::Trying to open the hw design at C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform::DSA given C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform::DSA absoulate path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform::DSA directory C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw
TRACE::2024-12-05.22:12:07::SCWPlatform:: Platform Path C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/hw/TrackerTopLevel.xsa
TRACE::2024-12-05.22:12:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-12-05.22:12:07::SCWPlatform::Trying to set the existing hwdb with name TrackerTopLevel_14
TRACE::2024-12-05.22:12:07::SCWPlatform::Opened existing hwdb TrackerTopLevel_14
TRACE::2024-12-05.22:12:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-12-05.22:12:07::SCWMssOS::Checking the sw design at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-12-05.22:12:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-12-05.22:12:07::SCWMssOS::Sw design exists and opened at  C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vitisproject/TrackerTopLevel/microblaze_0/standalone_microblaze_0/bsp/system.mss
