set ::env(PROJECT_NAME) iso7816_3_master
set ::env(DESIGN_TOP) Iso7816_3_Master
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/iso7816_3_master/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/iso7816_3_master/rtl/Iso7816_3_Master.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) Communication
