cocci_test_suite() {
	struct device_node *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 844 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 843 */;
	struct msm_file_private *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 83 */;
	struct msm_gem_submit *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 82 */;
	const struct adreno_gpu_funcs cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 814 */;
	u64 cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 797 */;
	struct msm_ringbuffer *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 769 */;
	uint64_t *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 754 */;
	const u32 cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 715 */[REG_ADRENO_REGISTER_MAX];
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 685 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 659 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 658 */;
	u32 cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 614 */;
	void cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 612 */;
	void *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 598 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 598 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 54 */;
	int cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 292 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 270 */;
	struct a6xx_gmu *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 269 */;
	struct a6xx_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 18 */;
	struct adreno_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 17 */;
	const struct {
		u32 offset;
		u32 value;
	} cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 154 */[];
	bool cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 15 */;
	struct msm_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a6xx_gpu.c 15 */;
}
