<stg><name>rand</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="35" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="44" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %random_num3774, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1">
<![CDATA[
:1 %t_load = load i1 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln11 = br i1 %t_load, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="10">
<![CDATA[
:0 %call_ln1230 = call void @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln1230"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="10">
<![CDATA[
:0 %call_ln1230 = call void @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="call_ln1230"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln0 = store i1 1, i1 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln14 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
._crit_edge:0 %rngMT19937ICN_uniformRNG_load = load i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10">
<![CDATA[
._crit_edge:1 %trunc_ln223 = trunc i10 %rngMT19937ICN_uniformRNG_load

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:2 %addr_head_p_3_V = add i10 %rngMT19937ICN_uniformRNG_load, i10 3

]]></Node>
<StgValue><ssdm name="addr_head_p_3_V"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:3 %addr_head_p_m_p_1_V = add i10 %rngMT19937ICN_uniformRNG_load, i10 398

]]></Node>
<StgValue><ssdm name="addr_head_p_m_p_1_V"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:4 %addr_head_p_n_V = add i10 %rngMT19937ICN_uniformRNG_load, i10 624

]]></Node>
<StgValue><ssdm name="addr_head_p_n_V"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:5 %add_ln870 = add i10 %rngMT19937ICN_uniformRNG_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:6 %store_ln870 = store i10 %add_ln870, i10 %rngMT19937ICN_uniformRNG_addr_head_V

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:7 %p_Val2_s = load i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:8 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:9 %p_Val2_3 = load i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge:10 %p_Result_4 = trunc i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:11 %tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_3, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
._crit_edge:12 %tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_4, i30 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:13 %zext_ln1028 = zext i31 %tmp_V

]]></Node>
<StgValue><ssdm name="zext_ln1028"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:14 %select_ln722 = select i1 %p_Result_4, i32 2567483615, i32 0

]]></Node>
<StgValue><ssdm name="select_ln722"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:15 %lhs_V = load i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16 %xor_ln1529 = xor i32 %zext_ln1028, i32 %select_ln722

]]></Node>
<StgValue><ssdm name="xor_ln1529"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17 %ret_6 = xor i32 %xor_ln1529, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:18 %store_ln727 = store i32 %p_Val2_3, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:19 %rngMT19937ICN_uniformRNG_x_k_p_2_V_load = load i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:20 %store_ln728 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_load, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V

]]></Node>
<StgValue><ssdm name="store_ln728"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:21 %r_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_3_V, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:22 %r_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_m_p_1_V, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:23 %r_2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:24 %zext_ln573 = zext i9 %r_s

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:25 %zext_ln573_1 = zext i9 %r_1

]]></Node>
<StgValue><ssdm name="zext_ln573_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge:26 %zext_ln573_2 = zext i9 %r_2

]]></Node>
<StgValue><ssdm name="zext_ln573_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:27 %br_ln734 = br i1 %trunc_ln223, void, void

]]></Node>
<StgValue><ssdm name="br_ln734"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_2 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln573_1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
:4 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_2 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln573_2

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7 %store_ln741 = store i32 %ret_6, i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln741"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln573_1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="9">
<![CDATA[
:4 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln573_2

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7 %store_ln737 = store i32 %ret_6, i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln737"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_2 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln739 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_2, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V

]]></Node>
<StgValue><ssdm name="store_ln739"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
:4 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_2 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln740 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_2, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln0 = br void %18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
:1 %rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln735 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V

]]></Node>
<StgValue><ssdm name="store_ln735"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="9">
<![CDATA[
:4 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr

]]></Node>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln736 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln738 = br void %18

]]></Node>
<StgValue><ssdm name="br_ln738"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:0 %r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_6, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="21">
<![CDATA[
18:1 %zext_ln1676 = zext i21 %r

]]></Node>
<StgValue><ssdm name="zext_ln1676"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:2 %pre_result_V_2 = xor i32 %zext_ln1676, i32 %ret_6

]]></Node>
<StgValue><ssdm name="pre_result_V_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:3 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:4 %tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_2, i32 19, i32 21

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:5 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:6 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:7 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:8 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:9 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:10 %tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32">
<![CDATA[
18:11 %trunc_ln1527 = trunc i32 %pre_result_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln1527"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="2" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="2" op_7_bw="1" op_8_bw="1" op_9_bw="2" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="2" op_16_bw="1" op_17_bw="1" op_18_bw="7">
<![CDATA[
18:12 %ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_10, i2 0, i3 %tmp_6, i1 0, i1 %tmp_11, i2 0, i1 %tmp_13, i1 0, i2 %tmp_s, i3 0, i1 %tmp_14, i1 0, i1 %tmp_16, i1 0, i2 %tmp_12, i1 0, i1 %trunc_ln1527, i7 0

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:13 %pre_result_V_3 = xor i32 %ret, i32 %pre_result_V_2

]]></Node>
<StgValue><ssdm name="pre_result_V_3"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:14 %tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_3, i32 14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:15 %tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_3, i32 7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:16 %tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_3, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="1" op_3_bw="6" op_4_bw="3" op_5_bw="2" op_6_bw="17">
<![CDATA[
18:17 %ret_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_15, i1 0, i6 %tmp_17, i3 0, i2 %tmp_18, i17 0

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:18 %pre_result_V_4 = xor i32 %ret_3, i32 %pre_result_V_3

]]></Node>
<StgValue><ssdm name="pre_result_V_4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:19 %r_3 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_4, i32 18, i32 31

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="14">
<![CDATA[
18:20 %zext_ln1676_1 = zext i14 %r_3

]]></Node>
<StgValue><ssdm name="zext_ln1676_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:21 %pre_result_V = xor i32 %zext_ln1676_1, i32 %pre_result_V_4

]]></Node>
<StgValue><ssdm name="pre_result_V"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:22 %icmp_ln988 = icmp_eq  i32 %zext_ln1676_1, i32 %pre_result_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln988"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:23 %p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %pre_result_V, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
18:24 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_5, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32">
<![CDATA[
18:25 %trunc_ln996 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln996"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:26 %sub_ln997 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln997"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:27 %lsb_index = add i32 %sub_ln997, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:28 %tmp_19 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
18:29 %icmp_ln999 = icmp_sgt  i31 %tmp_19, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32">
<![CDATA[
18:30 %trunc_ln1000 = trunc i32 %sub_ln997

]]></Node>
<StgValue><ssdm name="trunc_ln1000"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
18:31 %sub_ln1000 = sub i6 57, i6 %trunc_ln1000

]]></Node>
<StgValue><ssdm name="sub_ln1000"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
18:32 %zext_ln1000 = zext i6 %sub_ln1000

]]></Node>
<StgValue><ssdm name="zext_ln1000"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:33 %lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000

]]></Node>
<StgValue><ssdm name="lshr_ln1000"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:34 %shl_ln1002 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln1002"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:35 %or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002

]]></Node>
<StgValue><ssdm name="or_ln1002_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:36 %and_ln1002 = and i32 %pre_result_V, i32 %or_ln1002_1

]]></Node>
<StgValue><ssdm name="and_ln1002"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:37 %icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1002"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
18:38 %zext_ln1010 = zext i32 %pre_result_V

]]></Node>
<StgValue><ssdm name="zext_ln1010"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:39 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:40 %xor_ln1002 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:41 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:42 %icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
18:43 %select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_6

]]></Node>
<StgValue><ssdm name="select_ln999"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:44 %add_ln1011 = add i32 %sub_ln997, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
18:45 %zext_ln1011 = zext i32 %add_ln1011

]]></Node>
<StgValue><ssdm name="zext_ln1011"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
18:46 %lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011

]]></Node>
<StgValue><ssdm name="lshr_ln1011"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:47 %and_ln1002_1 = and i1 %p_Result_6, i1 %xor_ln1002

]]></Node>
<StgValue><ssdm name="and_ln1002_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:48 %sub_ln1012 = sub i32 25, i32 %sub_ln997

]]></Node>
<StgValue><ssdm name="sub_ln1012"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
18:49 %zext_ln1012 = zext i32 %sub_ln1012

]]></Node>
<StgValue><ssdm name="zext_ln1012"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
18:50 %shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012

]]></Node>
<StgValue><ssdm name="shl_ln1012"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
18:51 %select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1

]]></Node>
<StgValue><ssdm name="select_ln1011"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
18:52 %m_2 = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="1">
<![CDATA[
18:53 %zext_ln1014 = zext i1 %select_ln1011

]]></Node>
<StgValue><ssdm name="zext_ln1014"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
18:54 %m_3 = add i64 %m_2, i64 %zext_ln1014

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:55 %m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="63">
<![CDATA[
18:56 %zext_ln1015 = zext i63 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln1015"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
18:57 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
18:58 %sub_ln1018 = sub i8 126, i8 %trunc_ln996

]]></Node>
<StgValue><ssdm name="sub_ln1018"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
18:59 %add_ln1017 = add i8 %sub_ln1018, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1017"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
18:60 %select_ln1017 = select i1 %p_Result_s, i8 %add_ln1017, i8 %sub_ln1018

]]></Node>
<StgValue><ssdm name="select_ln1017"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
18:61 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %select_ln1017

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
18:62 %p_Result_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
18:63 %LD = trunc i64 %p_Result_7

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
18:64 %bitcast_ln751 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln751"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:65 %tmp_uniform = select i1 %icmp_ln988, i32 0, i32 %bitcast_ln751

]]></Node>
<StgValue><ssdm name="tmp_uniform"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
18:66 %bitcast_ln314 = bitcast i32 %tmp_uniform

]]></Node>
<StgValue><ssdm name="bitcast_ln314"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:67 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln314, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="23" op_0_bw="32">
<![CDATA[
18:68 %trunc_ln314 = trunc i32 %bitcast_ln314

]]></Node>
<StgValue><ssdm name="trunc_ln314"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
18:69 %icmp_ln314 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln314"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
18:70 %icmp_ln314_1 = icmp_eq  i23 %trunc_ln314, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln314_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:71 %or_ln314 = or i1 %icmp_ln314_1, i1 %icmp_ln314

]]></Node>
<StgValue><ssdm name="or_ln314"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:72 %tmp_2 = fcmp_olt  i32 %tmp_uniform, i32 0.075

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:73 %is_lower_tail_V = and i1 %or_ln314, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="is_lower_tail_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="184" st_id="6" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="is_lower_tail_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:90 %r_14 = fsub i32 1, i32 %tmp_uniform

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="is_lower_tail_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:90 %r_14 = fsub i32 1, i32 %tmp_uniform

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:91 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_14, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:93 %z = select i1 %is_lower_tail_V, i32 %tmp_uniform, i32 %r_14

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="188" st_id="8" stage="5" lat="5">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:94 %tmp_i = flog i32 @llvm.log.f32, i32 %z

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="189" st_id="9" stage="4" lat="5">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:94 %tmp_i = flog i32 @llvm.log.f32, i32 %z

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="3" lat="5">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:94 %tmp_i = flog i32 @llvm.log.f32, i32 %z

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="191" st_id="11" stage="2" lat="5">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:94 %tmp_i = flog i32 @llvm.log.f32, i32 %z

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="192" st_id="12" stage="1" lat="5">
<core>FLog_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:94 %tmp_i = flog i32 @llvm.log.f32, i32 %z

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
18:95 %bitcast_ln323 = bitcast i32 %tmp_i

]]></Node>
<StgValue><ssdm name="bitcast_ln323"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:96 %xor_ln323 = xor i32 %bitcast_ln323, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
18:97 %bitcast_ln323_1 = bitcast i32 %xor_ln323

]]></Node>
<StgValue><ssdm name="bitcast_ln323_1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="6" lat="6">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:98 %tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %bitcast_ln323_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="5" lat="6">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:98 %tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %bitcast_ln323_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="198" st_id="15" stage="4" lat="6">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:98 %tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %bitcast_ln323_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="199" st_id="16" stage="3" lat="6">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:98 %tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %bitcast_ln323_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="200" st_id="17" stage="2" lat="6">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:98 %tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %bitcast_ln323_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="201" st_id="18" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:74 %tmp_5 = fcmp_ogt  i32 %tmp_uniform, i32 0.925

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:75 %and_ln314_1 = and i1 %or_ln314, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln314_1"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:76 %or_ln314_1 = or i1 %is_lower_tail_V, i1 %and_ln314_1

]]></Node>
<StgValue><ssdm name="or_ln314_1"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:78 %r_12 = fadd i32 %tmp_uniform, i32 -0.5

]]></Node>
<StgValue><ssdm name="r_12"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="6">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:98 %tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %bitcast_ln323_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="206" st_id="19" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:78 %r_12 = fadd i32 %tmp_uniform, i32 -0.5

]]></Node>
<StgValue><ssdm name="r_12"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:79 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_12, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
18:99 %bitcast_ln324 = bitcast i32 %tmp_9

]]></Node>
<StgValue><ssdm name="bitcast_ln324"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
18:100 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln324, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="32">
<![CDATA[
18:101 %trunc_ln324 = trunc i32 %bitcast_ln324

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
18:102 %icmp_ln324 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
18:103 %icmp_ln324_1 = icmp_eq  i23 %trunc_ln324, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln324_1"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:104 %or_ln324 = or i1 %icmp_ln324_1, i1 %icmp_ln324

]]></Node>
<StgValue><ssdm name="or_ln324"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:105 %tmp_8 = fcmp_olt  i32 %tmp_9, i32 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:106 %and_ln324 = and i1 %or_ln324, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln324"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
18:116 %and_ln324_1 = and i1 %or_ln314_1, i1 %and_ln324

]]></Node>
<StgValue><ssdm name="and_ln324_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="217" st_id="20" stage="2" lat="2">
<core>FMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="0"/>
<literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:82 %r_13 = fmul i32 %r_12, i32 %r_12

]]></Node>
<StgValue><ssdm name="r_13"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:115 %z_3 = select i1 %or_ln314_1, i32 %z, i32 %r_12

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:117 %z_4 = select i1 %and_ln324_1, i32 %z, i32 %z_3

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="220" st_id="21" stage="1" lat="2">
<core>FMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="0"/>
<literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:82 %r_13 = fmul i32 %r_12, i32 %r_12

]]></Node>
<StgValue><ssdm name="r_13"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:83 %specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_13, i64 13, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln90"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="222" st_id="22" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="0"/>
<literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:86 %r_6 = fsub i32 0.180625, i32 %r_13

]]></Node>
<StgValue><ssdm name="r_6"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:108 %r_8 = fadd i32 %tmp_9, i32 -1.6

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
<literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:112 %r_9 = fadd i32 %tmp_9, i32 -5

]]></Node>
<StgValue><ssdm name="r_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="225" st_id="23" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="0"/>
<literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:86 %r_6 = fsub i32 0.180625, i32 %r_13

]]></Node>
<StgValue><ssdm name="r_6"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:87 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_6, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:108 %r_8 = fadd i32 %tmp_9, i32 -1.6

]]></Node>
<StgValue><ssdm name="r_8"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:109 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_8, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
<literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:112 %r_9 = fadd i32 %tmp_9, i32 -5

]]></Node>
<StgValue><ssdm name="r_9"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:113 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i32 %r_9, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln324_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:118 %r_10 = select i1 %or_ln314_1, i32 %r_9, i32 %r_6

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:119 %r_11 = select i1 %and_ln324_1, i32 %r_8, i32 %r_10

]]></Node>
<StgValue><ssdm name="r_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="233" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:126 %select_ln324_6 = select i1 %and_ln324_1, i32 0.170238, i32 0.0173372

]]></Node>
<StgValue><ssdm name="select_ln324_6"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:127 %p3 = select i1 %or_ln314_1, i32 %select_ln324_6, i32 59.1094

]]></Node>
<StgValue><ssdm name="p3"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:133 %fa1 = fmul i32 %p3, i32 %r_11

]]></Node>
<StgValue><ssdm name="fa1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="236" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:133 %fa1 = fmul i32 %p3, i32 %r_11

]]></Node>
<StgValue><ssdm name="fa1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="237" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:124 %select_ln324_4 = select i1 %and_ln324_1, i32 1.30673, i32 0.428683

]]></Node>
<StgValue><ssdm name="select_ln324_4"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:125 %p2 = select i1 %or_ln314_1, i32 %select_ln324_4, i32 159.291

]]></Node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:135 %fa2 = fadd i32 %fa1, i32 %p2

]]></Node>
<StgValue><ssdm name="fa2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="240" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:131 %select_ln324_11 = select i1 %and_ln324_1, i32 0.120211, i32 0.0122582

]]></Node>
<StgValue><ssdm name="select_ln324_11"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:132 %q3 = select i1 %or_ln314_1, i32 %select_ln324_11, i32 67.1876

]]></Node>
<StgValue><ssdm name="q3"/></StgValue>
</operation>

<operation id="242" st_id="27" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:135 %fa2 = fadd i32 %fa1, i32 %p2

]]></Node>
<StgValue><ssdm name="fa2"/></StgValue>
</operation>

<operation id="243" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:136 %specfucore_ln310 = specfucore void @_ssdm_op_SpecFUCore, i32 %fa2, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln310"/></StgValue>
</operation>

<operation id="244" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:148 %fb1 = fmul i32 %q3, i32 %r_11

]]></Node>
<StgValue><ssdm name="fb1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="245" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:138 %fa3 = fmul i32 %fa2, i32 %r_11

]]></Node>
<StgValue><ssdm name="fa3"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:148 %fb1 = fmul i32 %q3, i32 %r_11

]]></Node>
<StgValue><ssdm name="fb1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="247" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:129 %select_ln324_9 = select i1 %and_ln324_1, i32 0.737002, i32 0.241979

]]></Node>
<StgValue><ssdm name="select_ln324_9"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:130 %q2 = select i1 %or_ln314_1, i32 %select_ln324_9, i32 78.7578

]]></Node>
<StgValue><ssdm name="q2"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:138 %fa3 = fmul i32 %fa2, i32 %r_11

]]></Node>
<StgValue><ssdm name="fa3"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:150 %fb2 = fadd i32 %fb1, i32 %q2

]]></Node>
<StgValue><ssdm name="fb2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="251" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:122 %select_ln324_2 = select i1 %and_ln324_1, i32 2.75682, i32 3.08123

]]></Node>
<StgValue><ssdm name="select_ln324_2"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:123 %p1 = select i1 %or_ln314_1, i32 %select_ln324_2, i32 50.4343

]]></Node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:140 %fa4 = fadd i32 %fa3, i32 %p1

]]></Node>
<StgValue><ssdm name="fa4"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:150 %fb2 = fadd i32 %fb1, i32 %q2

]]></Node>
<StgValue><ssdm name="fb2"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:151 %specfucore_ln311 = specfucore void @_ssdm_op_SpecFUCore, i32 %fb2, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln311"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="256" st_id="31" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:140 %fa4 = fadd i32 %fa3, i32 %p1

]]></Node>
<StgValue><ssdm name="fa4"/></StgValue>
</operation>

<operation id="257" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:141 %specfucore_ln310 = specfucore void @_ssdm_op_SpecFUCore, i32 %fa4, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln310"/></StgValue>
</operation>

<operation id="258" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:153 %fb3 = fmul i32 %fb2, i32 %r_11

]]></Node>
<StgValue><ssdm name="fb3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="259" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:143 %fa5 = fmul i32 %fa4, i32 %r_11

]]></Node>
<StgValue><ssdm name="fa5"/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:153 %fb3 = fmul i32 %fb2, i32 %r_11

]]></Node>
<StgValue><ssdm name="fb3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="261" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:128 %q1 = select i1 %or_ln314_1, i32 1, i32 17.8952

]]></Node>
<StgValue><ssdm name="q1"/></StgValue>
</operation>

<operation id="262" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:143 %fa5 = fmul i32 %fa4, i32 %r_11

]]></Node>
<StgValue><ssdm name="fa5"/></StgValue>
</operation>

<operation id="263" st_id="33" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:155 %fb4 = fadd i32 %fb3, i32 %q1

]]></Node>
<StgValue><ssdm name="fb4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="264" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:120 %select_ln324 = select i1 %and_ln324_1, i32 1.42344, i32 6.65791

]]></Node>
<StgValue><ssdm name="select_ln324"/></StgValue>
</operation>

<operation id="265" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
18:121 %p0 = select i1 %or_ln314_1, i32 %select_ln324, i32 3.38713

]]></Node>
<StgValue><ssdm name="p0"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:145 %fa6 = fadd i32 %fa5, i32 %p0

]]></Node>
<StgValue><ssdm name="fa6"/></StgValue>
</operation>

<operation id="267" st_id="34" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:155 %fb4 = fadd i32 %fb3, i32 %q1

]]></Node>
<StgValue><ssdm name="fb4"/></StgValue>
</operation>

<operation id="268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:156 %specfucore_ln311 = specfucore void @_ssdm_op_SpecFUCore, i32 %fb4, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln311"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="269" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:77 %rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin8_i"/></StgValue>
</operation>

<operation id="270" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:80 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin8_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:81 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="272" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:84 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="273" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:85 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="274" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:88 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="275" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:89 %rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin2_i"/></StgValue>
</operation>

<operation id="276" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:92 %rend48_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin2_i

]]></Node>
<StgValue><ssdm name="rend48_i"/></StgValue>
</operation>

<operation id="277" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:107 %rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin4_i"/></StgValue>
</operation>

<operation id="278" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:110 %rend38_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin4_i

]]></Node>
<StgValue><ssdm name="rend38_i"/></StgValue>
</operation>

<operation id="279" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:111 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:114 %rend30_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend30_i"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:134 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:137 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:139 %rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin6_i"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:142 %rend64_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin6_i

]]></Node>
<StgValue><ssdm name="rend64_i"/></StgValue>
</operation>

<operation id="285" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:144 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
18:145 %fa6 = fadd i32 %fa5, i32 %p0

]]></Node>
<StgValue><ssdm name="fa6"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
18:146 %specfucore_ln310 = specfucore void @_ssdm_op_SpecFUCore, i32 %fa6, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln310"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:147 %rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend60_i"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:149 %rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin10_i"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:152 %rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10_i

]]></Node>
<StgValue><ssdm name="rend56_i"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
18:154 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
18:157 %rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend24_i"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
18:158 %br_ln376 = br i1 %or_ln314_1, void %0, void

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln314_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:1 %fb5 = fmul i32 %fb4, i32 %r_11

]]></Node>
<StgValue><ssdm name="fb5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="295" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:0 %fa7 = fmul i32 %fa6, i32 %z_4

]]></Node>
<StgValue><ssdm name="fa7"/></StgValue>
</operation>

<operation id="296" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:1 %fb5 = fmul i32 %fb4, i32 %r_11

]]></Node>
<StgValue><ssdm name="fb5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="297" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:0 %fa7 = fmul i32 %fa6, i32 %z_4

]]></Node>
<StgValue><ssdm name="fa7"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="2" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:3 %fb6 = fadd i32 %fb5, i32 1

]]></Node>
<StgValue><ssdm name="fb6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="299" st_id="38" stage="1" lat="2">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:3 %fb6 = fadd i32 %fb5, i32 1

]]></Node>
<StgValue><ssdm name="fb6"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
0:4 %specfucore_ln311 = specfucore void @_ssdm_op_SpecFUCore, i32 %fb6, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln311"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="301" st_id="39" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:6 %standard_value = fdiv i32 %fa7, i32 %fb6

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="302" st_id="40" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:6 %standard_value = fdiv i32 %fa7, i32 %fb6

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="303" st_id="41" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:6 %standard_value = fdiv i32 %fa7, i32 %fb6

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="304" st_id="42" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:6 %standard_value = fdiv i32 %fa7, i32 %fb6

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="305" st_id="43" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:6 %standard_value = fdiv i32 %fa7, i32 %fb6

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="306" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
0:2 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="307" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
0:5 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="308" st_id="44" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
0:6 %standard_value = fdiv i32 %fa7, i32 %fb6

]]></Node>
<StgValue><ssdm name="standard_value"/></StgValue>
</operation>

<operation id="309" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
0:7 %br_ln393 = br void %inverseCumulativeNormalPPND7<float>.exit

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="310" st_id="45" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %fa6, i32 %fb4

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="311" st_id="46" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %fa6, i32 %fb4

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="312" st_id="47" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %fa6, i32 %fb4

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="313" st_id="48" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %fa6, i32 %fb4

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="314" st_id="49" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %fa6, i32 %fb4

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="315" st_id="50" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %fa6, i32 %fb4

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="316" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="is_lower_tail_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln390 = bitcast i32 %div_i

]]></Node>
<StgValue><ssdm name="bitcast_ln390"/></StgValue>
</operation>

<operation id="317" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="is_lower_tail_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %xor_ln390 = xor i32 %bitcast_ln390, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln390"/></StgValue>
</operation>

<operation id="318" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="is_lower_tail_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
:3 %bitcast_ln390_1 = bitcast i32 %xor_ln390

]]></Node>
<StgValue><ssdm name="bitcast_ln390_1"/></StgValue>
</operation>

<operation id="319" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %select_ln389 = select i1 %is_lower_tail_V, i32 %bitcast_ln390_1, i32 %div_i

]]></Node>
<StgValue><ssdm name="select_ln389"/></StgValue>
</operation>

<operation id="320" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln393 = br void %inverseCumulativeNormalPPND7<float>.exit

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="321" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:0 %result = phi i32 %select_ln389, void, i32 %standard_value, void %0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="322" st_id="51" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:1 %d = fpext i32 %result

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="323" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:2 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="324" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="63" op_0_bw="64">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:3 %trunc_ln564 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="325" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:4 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="326" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:5 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="52" op_0_bw="64">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:7 %trunc_ln574 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="328" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:12 %icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="329" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="11">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:6 %zext_ln494 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:8 %p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="54" op_0_bw="53">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:9 %zext_ln578 = zext i53 %p_Result_9

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_8" val="1"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:10 %man_V_1 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="333" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:11 %man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="334" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:13 %F2 = sub i12 1075, i12 %zext_ln494

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="335" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:14 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="336" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:15 %icmp_ln590 = icmp_sgt  i8 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="337" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:16 %add_ln590 = add i12 %F2, i12 4081

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="338" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:17 %sub_ln590 = sub i12 15, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="339" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:18 %sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="340" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:19 %sext_ln590 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln590"/></StgValue>
</operation>

<operation id="341" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:20 %icmp_ln591 = icmp_eq  i12 %F2, i12 15

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="342" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="22" op_0_bw="54">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:21 %trunc_ln592 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="343" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:22 %icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="344" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="54" op_0_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:23 %zext_ln595 = zext i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="345" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:24 %ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="346" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="22" op_0_bw="54">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:25 %trunc_ln595 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="347" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:26 %bitcast_ln709 = bitcast i32 %result

]]></Node>
<StgValue><ssdm name="bitcast_ln709"/></StgValue>
</operation>

<operation id="348" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:27 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln709, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="349" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:28 %select_ln597 = select i1 %tmp_24, i22 4194303, i22 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="350" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:29 %select_ln594 = select i1 %icmp_ln594, i22 %trunc_ln595, i22 %select_ln597

]]></Node>
<StgValue><ssdm name="select_ln594"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:30 %icmp_ln612 = icmp_ult  i12 %sh_amt, i12 22

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="22" op_0_bw="32">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:31 %sext_ln590cast = trunc i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="sext_ln590cast"/></StgValue>
</operation>

<operation id="353" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:32 %shl_ln613 = shl i22 %trunc_ln592, i22 %sext_ln590cast

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="354" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:33 %select_ln612 = select i1 %icmp_ln612, i22 %shl_ln613, i22 0

]]></Node>
<StgValue><ssdm name="select_ln612"/></StgValue>
</operation>

<operation id="355" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:34 %xor_ln580 = xor i1 %icmp_ln580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="356" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:35 %and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="357" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:36 %select_ln591 = select i1 %and_ln591, i22 %trunc_ln592, i22 %select_ln612

]]></Node>
<StgValue><ssdm name="select_ln591"/></StgValue>
</operation>

<operation id="358" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:37 %or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="359" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:38 %xor_ln591 = xor i1 %or_ln591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591"/></StgValue>
</operation>

<operation id="360" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:39 %and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591

]]></Node>
<StgValue><ssdm name="and_ln590"/></StgValue>
</operation>

<operation id="361" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:40 %select_ln590 = select i1 %and_ln590, i22 %select_ln594, i22 %select_ln591

]]></Node>
<StgValue><ssdm name="select_ln590"/></StgValue>
</operation>

<operation id="362" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:41 %select_ln580 = select i1 %icmp_ln580, i22 0, i22 %select_ln590

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="363" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:42 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A, i22 %random_num3774, i22 %select_ln580

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="364" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0">
<![CDATA[
inverseCumulativeNormalPPND7<float>.exit:43 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
