// Seed: 499611269
module module_0 (
    input reg id_0,
    output id_1
);
  type_4(
      1 && 1, id_1, id_1, 1'b0, id_0
  );
  initial begin
    id_1 <= id_0;
  end
  assign id_1 = 1 & id_0 & 1;
  logic id_2;
endmodule
