# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../vip_testing.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"
verilog xil_defaultlib  "../../../vip_testing.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.v" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"
verilog xil_defaultlib  "../../../vip_testing.ip_user_files/bd/design_1/ipshared/bea7/hdl/motion_detector_v2_0_S00_AXI.v" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"
verilog xil_defaultlib  "../../../vip_testing.ip_user_files/bd/design_1/ipshared/bea7/hdl/motion_detector_v2_0.v" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"
verilog xil_defaultlib  "../../../vip_testing.ip_user_files/bd/design_1/ip/design_1_motion_detector_0_0/sim/design_1_motion_detector_0_0.v" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"
verilog xil_defaultlib  "../../../vip_testing.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"
verilog xil_defaultlib  "../../../vip_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"
sv xil_defaultlib  "../../../vip_testing.srcs/sim_1/new/tb.sv" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../vip_testing.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
