cocci_test_suite() {
	const struct nvkm_sw_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 98 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 65 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 61 */;
	struct nvkm_engine *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 60 */;
	struct nv50_sw_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 59 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 57 */;
	struct nvkm_sw_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 57 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 57 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 56 */;
	typeof(*chan) cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 42 */;
	struct nvkm_notify *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 39 */;
	struct nvkm_sw **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 152 */;
	const struct nvkm_sw_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 142 */;
	struct nvif_notify_head_rep_v0 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 129 */;
	struct nvif_notify_head_req_v0 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 125 */;
	struct nvkm_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 109 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 107 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 106 */;
	struct nvkm_sw *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 105 */;
	struct nvkm_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c 105 */;
}
