INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/sync_counter/sync_counter.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/sync_counter/sync_counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/sync_counter/sync_counter.srcs/sources_1/new/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/sync_counter/sync_counter.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
