// Seed: 3646416063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_7, id_8, id_9;
  id_10(
      1'b0, id_8, 1, id_4, 1, 1, id_6, 1
  );
  generate
    begin
      wire id_11;
      assign id_3 = 1;
      wand id_12, id_13 = id_7;
    end
  endgenerate
  always if (id_7) id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5
);
  supply0 id_7;
  assign id_7 = 1'b0;
  wire id_8;
  assign id_7 = 1 + 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  assign id_7 = id_0;
endmodule
