{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-03-36/tmp/8726107743c2451bbe51ed0d3e63a12e.lib ",
   "modules": {
      "\\PC_Adder": {
         "num_wires":         191,
         "num_wire_bits":     284,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 96,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         220,
         "num_cells_by_type": {
            "$_ANDNOT_": 54,
            "$_AND_": 8,
            "$_NAND_": 23,
            "$_NOR_": 31,
            "$_ORNOT_": 12,
            "$_OR_": 29,
            "$_XNOR_": 27,
            "$_XOR_": 36
         }
      }
   },
      "design": {
         "num_wires":         191,
         "num_wire_bits":     284,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 96,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         220,
         "num_cells_by_type": {
            "$_ANDNOT_": 54,
            "$_AND_": 8,
            "$_NAND_": 23,
            "$_NOR_": 31,
            "$_ORNOT_": 12,
            "$_OR_": 29,
            "$_XNOR_": 27,
            "$_XOR_": 36
         }
      }
}

