
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 11:59:53 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 61819 ; free virtual = 63840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 61818 ; free virtual = 63839
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.039 ; gain = 0.094 ; free physical = 61685 ; free virtual = 63708
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 435.145 ; gain = 0.199 ; free physical = 61597 ; free virtual = 63624
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local0' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local1' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local2' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local3' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local4' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local5' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local6' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local7' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local8' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local9' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local10' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local11' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local12' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local13' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local14' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local15' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local16' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local17' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local18' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local19' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local20' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local21' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local22' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local23' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local24' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local25' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local26' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local27' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local28' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local29' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local30' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local31' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local32' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local33' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local34' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local35' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local36' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local37' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local38' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local39' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local40' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local41' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local42' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local43' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local44' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local45' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local46' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local47' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local48' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local49' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local50' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local51' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local52' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local53' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local54' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local55' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local56' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local57' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local58' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R.local59' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._location' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._return' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret0' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret1' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret2' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret3' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret4' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret5' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '__rect_packed_var_L5457R__L5458R._ret6' (<stdin>:374) completely based on array size.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local0' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local1' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local2' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local3' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local4' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local5' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local6' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local7' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local8' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local9' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local10' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local11' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local12' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local13' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local14' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local15' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local16' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local17' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local18' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local19' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local20' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local21' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local22' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local23' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local24' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local25' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local26' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local27' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local28' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local29' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local30' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local31' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local32' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local33' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local34' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local35' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local36' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local37' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local38' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local39' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local40' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local41' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local42' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local43' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local44' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local45' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local46' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local47' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local48' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local49' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local50' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local51' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local52' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local53' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local54' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local55' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local56' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local57' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local58' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R.local59' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._location' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._return' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret0' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret1' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret2' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret3' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret4' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret5' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '__rect_packed_var_L5457R__L5458R._ret6' (<stdin>:374) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 60724 ; free virtual = 63255
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:240:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:254:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:261:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 626.945 ; gain = 192.000 ; free physical = 59641 ; free virtual = 62269
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.9 seconds; current allocated memory: 306.272 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 306.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 307.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 307.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 308.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 308.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 308.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 309.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 309.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 310.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.96 seconds; current allocated memory: 347.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.62312ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.4125ns, effective delay budget: 2.8875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('p_rect_packed_top_L5_30', <stdin>:408) on local variable '__rect_packed_top_L5457R__L5458R' (0 ns)
	'mux' operation ('tmp_264', <stdin>:408) (0.463 ns)
	'call' operation ('p_rect_packed_var_L5_254', <stdin>:408) to '__dst_alloc_malloc__.1' (3.16 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 25.63 seconds; current allocated memory: 380.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.21 seconds; current allocated memory: 381.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 383.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 384.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 387.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 390.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 393.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 396.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mux_42_32_1_1': 443 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mux_42_64_1_1': 163 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 5.62 seconds; current allocated memory: 459.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 26.15 seconds; current allocated memory: 678.839 MB.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:35 ; elapsed = 00:02:55 . Memory (MB): peak = 1222.961 ; gain = 788.016 ; free physical = 53474 ; free virtual = 56446
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:03:09 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.898 ; gain = 2.016 ; free physical = 52574 ; free virtual = 55630
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.898 ; gain = 1.000 ; free physical = 52562 ; free virtual = 55597
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 12:03:41 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 12:03:41 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 12:03:41 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1345.895 ; gain = 4.000 ; free physical = 37572 ; free virtual = 38496
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2490857 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.672 ; gain = 81.000 ; free physical = 37405 ; free virtual = 38335
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2489550-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2489550-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.422 ; gain = 133.750 ; free physical = 36948 ; free virtual = 37880
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.422 ; gain = 133.750 ; free physical = 36900 ; free virtual = 37834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.422 ; gain = 133.750 ; free physical = 36900 ; free virtual = 37833
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.133 ; gain = 0.000 ; free physical = 35514 ; free virtual = 36543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.133 ; gain = 0.000 ; free physical = 35513 ; free virtual = 36542
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2524.133 ; gain = 0.000 ; free physical = 35513 ; free virtual = 36542
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.133 ; gain = 1110.461 ; free physical = 35561 ; free virtual = 36591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.133 ; gain = 1110.461 ; free physical = 35561 ; free virtual = 36591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.133 ; gain = 1110.461 ; free physical = 35560 ; free virtual = 36589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.133 ; gain = 1110.461 ; free physical = 35558 ; free virtual = 36589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2524.133 ; gain = 1110.461 ; free physical = 35545 ; free virtual = 36578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2812.633 ; gain = 1398.961 ; free physical = 35204 ; free virtual = 36186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2812.633 ; gain = 1398.961 ; free physical = 35202 ; free virtual = 36185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35196 ; free virtual = 36179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35121 ; free virtual = 36104
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35121 ; free virtual = 36103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35120 ; free virtual = 36103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35120 ; free virtual = 36102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35119 ; free virtual = 36102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35119 ; free virtual = 36101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.648 ; gain = 1407.977 ; free physical = 35119 ; free virtual = 36101
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 2821.648 ; gain = 431.266 ; free physical = 35137 ; free virtual = 36120
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.656 ; gain = 1407.977 ; free physical = 35146 ; free virtual = 36129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.758 ; gain = 0.000 ; free physical = 35120 ; free virtual = 36103
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2886.758 ; gain = 1523.020 ; free physical = 35158 ; free virtual = 36141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.758 ; gain = 0.000 ; free physical = 35158 ; free virtual = 36141
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:19:04 2020...
[Wed Feb  5 12:19:05 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:09:13 ; elapsed = 00:15:24 . Memory (MB): peak = 1610.863 ; gain = 0.000 ; free physical = 37079 ; free virtual = 38060
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.609 ; gain = 0.000 ; free physical = 36676 ; free virtual = 37684
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2652.609 ; gain = 1041.746 ; free physical = 36675 ; free virtual = 37683
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 12:19:56 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 27387 |     0 |   1182240 |  2.32 |
|   LUT as Logic             | 27181 |     0 |   1182240 |  2.30 |
|   LUT as Memory            |   206 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |    72 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 27977 |     0 |   2364480 |  1.18 |
|   Register as Flip Flop    | 27977 |     0 |   2364480 |  1.18 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1228 |     0 |    147780 |  0.83 |
| F7 Muxes                   |    83 |     0 |    591120 |  0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 27929 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 11.5 |     0 |      2160 |  0.53 |
|   RAMB36/FIFO*    |   10 |     0 |      2160 |  0.46 |
|     RAMB36E2 only |   10 |       |           |       |
|   RAMB18          |    3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 27929 |            Register |
| LUT6     | 14672 |                 CLB |
| LUT4     |  4457 |                 CLB |
| LUT5     |  4002 |                 CLB |
| LUT2     |  3501 |                 CLB |
| LUT3     |  2845 |                 CLB |
| CARRY8   |  1228 |                 CLB |
| LUT1     |   642 |                 CLB |
| SRL16E   |   134 |                 CLB |
| MUXF7    |    83 |                 CLB |
| RAMS32   |    64 |                 CLB |
| FDSE     |    48 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB36E2 |    10 |           Block Ram |
| RAMS64E  |     8 |                 CLB |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:27 ; elapsed = 00:01:55 . Memory (MB): peak = 4248.480 ; gain = 1595.871 ; free physical = 51541 ; free virtual = 52885
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 12:21:51 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.109       -1.214                     18                64214        0.071        0.000                      0                64214        1.155        0.000                       0                 28219  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.109       -1.214                     18                64214        0.071        0.000                      0                64214        1.155        0.000                       0                 28219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           18  Failing Endpoints,  Worst Slack       -0.109ns,  Total Violation       -1.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.369ns (43.864%)  route 1.752ns (56.136%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28273, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=137, unplaced)       0.272     1.123    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0]
                         LUT2 (Prop_LUT2_I0_O)        0.048     1.171 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4377/O
                         net (fo=1, unplaced)         0.022     1.193    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4377_n_9
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.179     1.372 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2738/CO[7]
                         net (fo=1, unplaced)         0.005     1.377    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2738_n_9
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.067     1.444 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4119/O[1]
                         net (fo=1, unplaced)         0.148     1.592    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_sum20_fu_18090_p2[9]
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.624 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_4017/O
                         net (fo=1, unplaced)         0.187     1.811    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_4017_n_9
                         LUT4 (Prop_LUT4_I3_O)        0.032     1.843 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2530/O
                         net (fo=1, unplaced)         0.187     2.030    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2530_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.062 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1444/O
                         net (fo=1, unplaced)         0.187     2.249    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1444_n_9
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.281 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_723/O
                         net (fo=1, unplaced)         0.187     2.468    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_723_n_9
                         LUT3 (Prop_LUT3_I2_O)        0.032     2.500 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_319__2/O
                         net (fo=1, unplaced)         0.187     2.687    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_319__2_n_9
                         LUT6 (Prop_LUT6_I3_O)        0.032     2.719 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_96__1/O
                         net (fo=1, unplaced)         0.187     2.906    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_96__1_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     2.938 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3/O
                         net (fo=2, unplaced)         0.183     3.121    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_109[9]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28273, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 -0.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_59_reg_651_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_77_i_reg_691_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28273, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_59_reg_651_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_59_reg_651_reg[10]/Q
                         net (fo=1, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_59_reg_651[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_77_i_reg_691_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_77_i_fu_582_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_77_i_reg_691_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28273, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_77_i_reg_691_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_p_dst_alloc_free_dm_1_fu_3812/tmp_77_i_reg_691_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4248.480 ; gain = 0.000 ; free physical = 51532 ; free virtual = 52877
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4280.496 ; gain = 0.000 ; free physical = 51425 ; free virtual = 52796
[Wed Feb  5 12:22:06 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 4280.496 ; gain = 32.016 ; free physical = 51189 ; free virtual = 52567
[Wed Feb  5 12:22:06 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1372.148 ; gain = 0.000 ; free physical = 50663 ; free virtual = 52065
INFO: [Netlist 29-17] Analyzing 1395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2741.188 ; gain = 0.000 ; free physical = 52680 ; free virtual = 54033
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2741.188 ; gain = 1369.039 ; free physical = 52679 ; free virtual = 54032
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2868.152 ; gain = 83.031 ; free physical = 52047 ; free virtual = 53410

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1786e97aa

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2868.152 ; gain = 0.000 ; free physical = 52027 ; free virtual = 53390

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2164 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 77046143

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2922.148 ; gain = 24.012 ; free physical = 51878 ; free virtual = 53275
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12fc251f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2922.148 ; gain = 24.012 ; free physical = 51859 ; free virtual = 53257
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 104ac0086

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2922.148 ; gain = 24.012 ; free physical = 51832 ; free virtual = 53233
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 104ac0086

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2922.148 ; gain = 24.012 ; free physical = 51827 ; free virtual = 53227
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b78cc77e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.148 ; gain = 24.012 ; free physical = 51849 ; free virtual = 53251
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b78cc77e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.148 ; gain = 24.012 ; free physical = 51835 ; free virtual = 53239
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2922.148 ; gain = 0.000 ; free physical = 51824 ; free virtual = 53228
Ending Logic Optimization Task | Checksum: b78cc77e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.148 ; gain = 24.012 ; free physical = 51821 ; free virtual = 53224

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.109 | TNS=-1.206 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: b78cc77e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 50882 ; free virtual = 52296
Ending Power Optimization Task | Checksum: b78cc77e

Time (s): cpu = 00:01:42 ; elapsed = 00:01:50 . Memory (MB): peak = 4608.570 ; gain = 1686.422 ; free physical = 50919 ; free virtual = 52333

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b78cc77e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 50917 ; free virtual = 52331

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 50917 ; free virtual = 52331
Ending Netlist Obfuscation Task | Checksum: b78cc77e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 50914 ; free virtual = 52328
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:06 . Memory (MB): peak = 4608.570 ; gain = 1867.383 ; free physical = 50909 ; free virtual = 52324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 50908 ; free virtual = 52322
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 50689 ; free virtual = 52133
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 49318 ; free virtual = 50800
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 48954 ; free virtual = 50372
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 48794 ; free virtual = 50261
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 37497d46

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 48794 ; free virtual = 50261
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 48785 ; free virtual = 50262

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 802e09ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 48632 ; free virtual = 50114

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d2aa6e31

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 49984 ; free virtual = 51384

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d2aa6e31

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 49982 ; free virtual = 51382
Phase 1 Placer Initialization | Checksum: d2aa6e31

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 49976 ; free virtual = 51376

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9c4f32ed

Time (s): cpu = 00:01:30 ; elapsed = 00:00:46 . Memory (MB): peak = 4608.570 ; gain = 0.000 ; free physical = 49144 ; free virtual = 50526

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4717.238 ; gain = 0.000 ; free physical = 50476 ; free virtual = 51869

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 129688684

Time (s): cpu = 00:04:41 ; elapsed = 00:02:53 . Memory (MB): peak = 4717.238 ; gain = 108.668 ; free physical = 50453 ; free virtual = 51848
Phase 2 Global Placement | Checksum: 144994619

Time (s): cpu = 00:05:07 ; elapsed = 00:03:01 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 50236 ; free virtual = 51626

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144994619

Time (s): cpu = 00:05:08 ; elapsed = 00:03:02 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 50327 ; free virtual = 51717

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10a08e2a8

Time (s): cpu = 00:05:19 ; elapsed = 00:03:07 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 49405 ; free virtual = 50789

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14a8f1e22

Time (s): cpu = 00:05:21 ; elapsed = 00:03:08 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 49164 ; free virtual = 50548

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1837d5a8b

Time (s): cpu = 00:05:22 ; elapsed = 00:03:09 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 49118 ; free virtual = 50502

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18137e9fb

Time (s): cpu = 00:05:34 ; elapsed = 00:03:16 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 48708 ; free virtual = 50092

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1f0b5bc8e

Time (s): cpu = 00:05:41 ; elapsed = 00:03:22 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 48321 ; free virtual = 49709

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 197084c53

Time (s): cpu = 00:05:43 ; elapsed = 00:03:23 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 48265 ; free virtual = 49657

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 22e10418a

Time (s): cpu = 00:05:51 ; elapsed = 00:03:30 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 47949 ; free virtual = 49343

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 147c32e8f

Time (s): cpu = 00:06:06 ; elapsed = 00:03:35 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 47742 ; free virtual = 49127

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 15e026ef6

Time (s): cpu = 00:06:10 ; elapsed = 00:03:38 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 47682 ; free virtual = 49067

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: d6cb5d3e

Time (s): cpu = 00:06:10 ; elapsed = 00:03:39 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 47469 ; free virtual = 48854

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: cc852bf6

Time (s): cpu = 00:07:05 ; elapsed = 00:04:08 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 46192 ; free virtual = 47578
Phase 3 Detail Placement | Checksum: cc852bf6

Time (s): cpu = 00:07:05 ; elapsed = 00:04:08 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 46186 ; free virtual = 47572

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15d92d230

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 15d92d230

Time (s): cpu = 00:07:35 ; elapsed = 00:04:16 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 45548 ; free virtual = 46934

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 15d92d230

Time (s): cpu = 00:07:36 ; elapsed = 00:04:16 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 45538 ; free virtual = 46923
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.335. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.335. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 16a1ed1ed

Time (s): cpu = 00:08:07 ; elapsed = 00:04:48 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43683 ; free virtual = 45074
Phase 4.1.1 Post Placement Optimization | Checksum: 16a1ed1ed

Time (s): cpu = 00:08:07 ; elapsed = 00:04:48 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43630 ; free virtual = 45022
Phase 4.1 Post Commit Optimization | Checksum: 16a1ed1ed

Time (s): cpu = 00:08:08 ; elapsed = 00:04:49 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43614 ; free virtual = 45005

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a1ed1ed

Time (s): cpu = 00:08:10 ; elapsed = 00:04:50 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43704 ; free virtual = 45095

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16a1ed1ed

Time (s): cpu = 00:08:43 ; elapsed = 00:05:23 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43708 ; free virtual = 45085

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 43707 ; free virtual = 45084
Phase 4.4 Final Placement Cleanup | Checksum: 1a9887e7e

Time (s): cpu = 00:08:43 ; elapsed = 00:05:23 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43698 ; free virtual = 45075
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a9887e7e

Time (s): cpu = 00:08:44 ; elapsed = 00:05:24 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43688 ; free virtual = 45065
Ending Placer Task | Checksum: 17052f9ec

Time (s): cpu = 00:08:44 ; elapsed = 00:05:24 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43946 ; free virtual = 45322
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:54 ; elapsed = 00:05:31 . Memory (MB): peak = 4813.285 ; gain = 204.715 ; free physical = 43942 ; free virtual = 45319
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 43941 ; free virtual = 45317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 43888 ; free virtual = 45279
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 43681 ; free virtual = 45112
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 42898 ; free virtual = 44283
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 42830 ; free virtual = 44216
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 42792 ; free virtual = 44178
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 42505 ; free virtual = 43919

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.335 | TNS=-22.258 |
Phase 1 Physical Synthesis Initialization | Checksum: b446ab84

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 42073 ; free virtual = 43455
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.335 | TNS=-22.258 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[0]_rep__23_n_9. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_96_fu_524[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_64_1_1_U169/tmp_256_fu_8549_p6[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[1]_rep__23_n_9. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_98_fu_532[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_98_fu_532[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[1]_rep__31_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_96_fu_524[2]. Replicated 4 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_152_fu_748. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_152_fu_748[31]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_96_fu_524[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_97_fu_528[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[0]_rep__31_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_99_fu_536[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_96_fu_524[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_97_fu_528[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_97_fu_528[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_97_fu_528[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/tmp_1053_reg_27783[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_96_fu_524[3]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/p_rect_packed_top_L5_fu_1244_reg[1]_rep__5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_99_fu_536[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_98_fu_532[2]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/p_rect_packed_top_L5_fu_1244_reg[0]_rep__5_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_98_fu_532[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[0]_rep__2_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_97_fu_528[5]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/p_rect_packed_top_L5_fu_1244_reg[0]_rep__5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_53_i_reg_774[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_98_fu_532[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_99_fu_536[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_99_fu_536[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[1]_rep__9_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_96_fu_524[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_top_L5_fu_1244_reg[0]_rep__9_n_9. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_153_fu_752 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_state118. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_99_fu_536[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_144_fu_716 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_176_fu_844. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_96_fu_524[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_53_i_reg_774[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_99_fu_536[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_97_fu_528[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/tmp_1053_reg_27783[1]. Replicated 2 times.
INFO: [Physopt 32-76] Pass 2. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_152_fu_748. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_152_fu_748[31]_i_1 was replaced.
INFO: [Physopt 32-76] Pass 3. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_152_fu_748. Replicated 1 times.
INFO: [Physopt 32-76] Pass 4. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_152_fu_748_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 44 nets. Created 112 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 44 nets or cells. Created 112 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.335 | TNS=-16.041 |
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 39910 ; free virtual = 41300
Phase 2 Fanout Optimization | Checksum: 1369950ca

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 39903 ; free virtual = 41293

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 99 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[9].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_Strassen_fu_388_p_dmemi_data_address0[9].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_192__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_349__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_349__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_522_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_522
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1112_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1112
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_67__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_67__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_352__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_352__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_527_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_527
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1191_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1191
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1120_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1120
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1190_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1190
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_351__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_351__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_526_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_526
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1159_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1159
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[8].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_5__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_Strassen_fu_388_p_dmemi_data_address0[8].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_193__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_355__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_355__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_534_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_534
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1117_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1117
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_68__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_68__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[5].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_8__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_Strassen_fu_388_p_dmemi_data_address0[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_206
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_384__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_384__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_561_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_561
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_CS_fsm_reg[665]_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_563
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1182_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1182
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1215_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1215
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_72__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_72__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_356__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_356__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_535_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_535
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_353__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_353__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_530_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_530
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_381__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_381__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_556_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_556
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1186_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1186
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_529_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_529
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1118_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1118
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_524_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_524
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[4].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_9__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_Strassen_fu_388_p_dmemi_data_address0[4].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_207__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1175_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1175
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_385__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_385__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_564_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_564
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_73__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_73__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_523_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_523
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1135_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1135
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[7].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_6__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_Strassen_fu_388_p_dmemi_data_address0[7].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_204__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_376__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_376__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_CS_fsm_reg[665]_6.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_547
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_70__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_70__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1136_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1136
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1183_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1183
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1119_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1119
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_383__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_383__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_560_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_560
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1127_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1127
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1128_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1128
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1158_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1158
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1111_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1111
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[10].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_Strassen_fu_388_p_dmemi_data_address0[10].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_191__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_344__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_344__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_511_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_511
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_66__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_66__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_532_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_532
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_13__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_Strassen_fu_388_p_dmemi_data_address0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_211__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_401__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_401__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_596_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_596
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_77__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_77__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_22__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1282_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1282
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_160__2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_160__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2412_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2412
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3916_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3916
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_5298_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_5298
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_533__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_533__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[6].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_16__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1044_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1044
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_127__2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_127__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2139_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2139
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3671_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3671
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_432__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_432__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_546_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_546
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1206_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1206
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[4].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[5].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_19
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_101__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_101__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_102_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_102
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_263__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_263__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_334__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_334__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_404__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_404__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_769_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_769
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_792__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_792__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_CS_fsm_reg[665].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_603
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1188_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1188
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2947_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2947
INFO: [Physopt 32-661] Optimized 20 nets.  Re-placed 20 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 20 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-15.298 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 39656 ; free virtual = 41038
Phase 3 Placement Based Optimization | Checksum: 793c3c6c

Time (s): cpu = 00:01:34 ; elapsed = 00:00:53 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 39654 ; free virtual = 41036

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 18 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_517__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1247_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/ram_reg_bram_0_i_436_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_77_i_reg_850[8]_i_17__0_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/ram_reg_bram_0_i_423_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/ram_reg_bram_0_i_424_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_355__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_367__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_77_i_reg_850[8]_i_11__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_87_i_reg_826[0] to 5 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_77_i_reg_850[8]_i_18__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2575_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[5] to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_752__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp3_fu_419_p2_carry_i_10_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_533__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_467__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_790__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1621_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_466__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_365__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_846__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1746_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_465__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2575_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 7 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 39520 ; free virtual = 40901
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-15.135 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 39520 ; free virtual = 40901
Phase 4 Rewire | Checksum: d40311de

Time (s): cpu = 00:01:42 ; elapsed = 00:00:59 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 39565 ; free virtual = 40946

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/m_reg_1020[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ce0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[34][0]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[0] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[2]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[10] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U348/tmp_380_fu_15101_p6[6]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_101_fu_544_reg_n_9_[6] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[1] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[17] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[2] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_77_i_reg_850[8]_i_14__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_87_i_reg_826[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/ram_reg_bram_0_i_268_n_9. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_77_i_reg_850[8]_i_19_n_9 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[20] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[5] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[27] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[3] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_CS_fsm_reg[493]_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_100_fu_540_reg_n_9_[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U348/tmp_380_fu_15101_p6[0]. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[26] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_102_fu_548_reg_n_9_[6] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[7]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_100_fu_540_reg_n_9_[6] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[15] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_101_fu_544_reg_n_9_[0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[7] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_100_fu_540_reg_n_9_[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U348/tmp_380_fu_15101_p6[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_100_fu_540_reg_n_9_[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U348/tmp_380_fu_15101_p6[4]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[12] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U349/tmp_386_fu_15125_p6[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_100_fu_540_reg_n_9_[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U348/tmp_380_fu_15101_p6[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_101_fu_544_reg_n_9_[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_87_i_reg_826[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp_77_i_reg_850[8]_i_15__0_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/ram_reg_bram_0_i_422_n_9. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U349/tmp_386_fu_15125_p6[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U348/tmp_380_fu_15101_p6[1]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_459/p_dst_alloc_node_spl_1_address0[5]. Net driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_459/ram_reg_0_63_0_0_i_8 was replaced.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/tmp3_fu_419_p2_carry_i_10_n_9 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/grp_p_dst_alloc_malloc_1_fu_245/bucket_assign_reg_218_reg[3] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[22] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_101_fu_544_reg_n_9_[4] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[9] was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/addr1[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_102_fu_548_reg_n_9_[0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[8] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[16] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[14] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_102_fu_548_reg_n_9_[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U348/tmp_380_fu_15101_p6[3]. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[19] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_100_fu_540_reg_n_9_[1] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[6] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/m_reg_1020[24] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/process_top_mux_42_32_1_1_U349/tmp_386_fu_15125_p6[1]. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_100_fu_540_reg_n_9_[3] was not replicated.
INFO: [Physopt 32-232] Optimized 44 nets. Created 54 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 54 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.290 | TNS=-12.365 |
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38130 ; free virtual = 39488
Phase 5 Critical Cell Optimization | Checksum: 842fa70a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:36 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38172 ; free virtual = 39529

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 842fa70a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:36 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38149 ; free virtual = 39506

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/process_top_p_dst_alloc_node_spl_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 842fa70a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:37 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38159 ; free virtual = 39516

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 842fa70a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:37 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38114 ; free virtual = 39471

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 842fa70a

Time (s): cpu = 00:02:54 ; elapsed = 00:01:37 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38153 ; free virtual = 39511

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 18 nets.  Swapped 704 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 704 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.278 | TNS=-11.709 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38195 ; free virtual = 39552
Phase 10 Critical Pin Optimization | Checksum: 842fa70a

Time (s): cpu = 00:03:01 ; elapsed = 00:01:52 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38194 ; free virtual = 39550

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 842fa70a

Time (s): cpu = 00:03:01 ; elapsed = 00:01:53 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 38192 ; free virtual = 39548

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 842fa70a

Time (s): cpu = 00:03:02 ; elapsed = 00:01:53 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37997 ; free virtual = 39353
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37997 ; free virtual = 39353
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.278 | TNS=-11.709 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          6.217  |          112  |              0  |                    44  |           0  |           1  |  00:00:29  |
|  Placement Based    |          0.045  |          0.743  |            0  |              0  |                    20  |           0  |           1  |  00:00:12  |
|  Rewire             |          0.000  |          0.163  |            3  |              0  |                     7  |           0  |           1  |  00:00:06  |
|  Critical Cell      |          0.000  |          2.769  |           54  |              0  |                    44  |           0  |           1  |  00:00:37  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.012  |          0.656  |            0  |              0  |                    18  |           0  |           1  |  00:00:15  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.057  |         10.548  |          169  |              0  |                   133  |           0  |          11  |  00:01:40  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37914 ; free virtual = 39271
Ending Physical Synthesis Task | Checksum: 10cd3fb42

Time (s): cpu = 00:03:02 ; elapsed = 00:01:54 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37798 ; free virtual = 39155
INFO: [Common 17-83] Releasing license: Implementation
390 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:29 ; elapsed = 00:02:00 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37892 ; free virtual = 39249
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37873 ; free virtual = 39230
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37882 ; free virtual = 39255
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37897 ; free virtual = 39316
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4813.285 ; gain = 0.000 ; free physical = 37483 ; free virtual = 38931
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: efdd4003 ConstDB: 0 ShapeSum: 134f4787 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10143ba08

Time (s): cpu = 00:04:12 ; elapsed = 00:03:00 . Memory (MB): peak = 5736.984 ; gain = 923.699 ; free physical = 32775 ; free virtual = 33670
Post Restoration Checksum: NetGraph: a0cb3a4f NumContArr: 60787fb9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10143ba08

Time (s): cpu = 00:04:12 ; elapsed = 00:03:01 . Memory (MB): peak = 5736.984 ; gain = 923.699 ; free physical = 32760 ; free virtual = 33656

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10143ba08

Time (s): cpu = 00:04:13 ; elapsed = 00:03:01 . Memory (MB): peak = 5736.984 ; gain = 923.699 ; free physical = 32611 ; free virtual = 33506

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10143ba08

Time (s): cpu = 00:04:13 ; elapsed = 00:03:01 . Memory (MB): peak = 5736.984 ; gain = 923.699 ; free physical = 32610 ; free virtual = 33505

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 10143ba08

Time (s): cpu = 00:04:20 ; elapsed = 00:03:09 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 32572 ; free virtual = 33467

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1618eab33

Time (s): cpu = 00:04:50 ; elapsed = 00:03:16 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 32364 ; free virtual = 33260
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.210 | TNS=-6.395 | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 16788c2d4

Time (s): cpu = 00:05:06 ; elapsed = 00:03:23 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 32183 ; free virtual = 33101

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 262544d84

Time (s): cpu = 00:06:49 ; elapsed = 00:04:25 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 32845 ; free virtual = 33537

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14305
 Number of Nodes with overlaps = 2147
 Number of Nodes with overlaps = 421
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.600 | TNS=-107.469| WHS=0.018  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 15224f4ce

Time (s): cpu = 00:10:38 ; elapsed = 00:06:02 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 42969 ; free virtual = 44014

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.525 | TNS=-102.701| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 185c2a735

Time (s): cpu = 00:11:04 ; elapsed = 00:06:26 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 42910 ; free virtual = 43973

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.471 | TNS=-95.694| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e4f91ef2

Time (s): cpu = 00:11:27 ; elapsed = 00:06:47 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 42473 ; free virtual = 43545

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.415 | TNS=-94.199| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 13b2dbf15

Time (s): cpu = 00:11:42 ; elapsed = 00:07:01 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45087 ; free virtual = 46224

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.413 | TNS=-93.598| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 6978f82b

Time (s): cpu = 00:12:04 ; elapsed = 00:07:21 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 47107 ; free virtual = 48279

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.420 | TNS=-85.546| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 152cb6631

Time (s): cpu = 00:12:33 ; elapsed = 00:07:46 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 46398 ; free virtual = 47646
Phase 4 Rip-up And Reroute | Checksum: 152cb6631

Time (s): cpu = 00:12:33 ; elapsed = 00:07:46 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 46397 ; free virtual = 47644

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 125e8ebcd

Time (s): cpu = 00:12:45 ; elapsed = 00:07:51 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45900 ; free virtual = 47101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.413 | TNS=-93.598| WHS=0.018  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: bc7fff28

Time (s): cpu = 00:12:51 ; elapsed = 00:07:53 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45765 ; free virtual = 46966

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bc7fff28

Time (s): cpu = 00:12:51 ; elapsed = 00:07:53 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45756 ; free virtual = 46958
Phase 5 Delay and Skew Optimization | Checksum: bc7fff28

Time (s): cpu = 00:12:52 ; elapsed = 00:07:53 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45752 ; free virtual = 46953

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a403ee8f

Time (s): cpu = 00:13:00 ; elapsed = 00:07:56 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45597 ; free virtual = 46798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-65.631| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a403ee8f

Time (s): cpu = 00:13:00 ; elapsed = 00:07:56 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45585 ; free virtual = 46787
Phase 6 Post Hold Fix | Checksum: 1a403ee8f

Time (s): cpu = 00:13:00 ; elapsed = 00:07:56 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45582 ; free virtual = 46783

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.957625 %
  Global Horizontal Routing Utilization  = 0.999084 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.7512%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.5687%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.1154%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.1154%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fa79a13b

Time (s): cpu = 00:13:04 ; elapsed = 00:07:58 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45511 ; free virtual = 46713

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fa79a13b

Time (s): cpu = 00:13:05 ; elapsed = 00:07:59 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45519 ; free virtual = 46720

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fa79a13b

Time (s): cpu = 00:13:09 ; elapsed = 00:08:03 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45680 ; free virtual = 46884

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.411 | TNS=-65.631| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: fa79a13b

Time (s): cpu = 00:13:10 ; elapsed = 00:08:04 . Memory (MB): peak = 5824.379 ; gain = 1011.094 ; free physical = 45679 ; free virtual = 46883
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.6e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.375 | TNS=-46.562 | WHS=0.026 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: fa79a13b

Time (s): cpu = 00:14:03 ; elapsed = 00:08:35 . Memory (MB): peak = 6617.379 ; gain = 1804.094 ; free physical = 44142 ; free virtual = 45388

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.375 | TNS=-46.562 | WHS=0.026 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/q1[18].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr0[6]_repN.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.375 | TNS=-46.562 | WHS=0.026 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 101808ea4

Time (s): cpu = 00:14:15 ; elapsed = 00:08:41 . Memory (MB): peak = 6772.449 ; gain = 1959.164 ; free physical = 44035 ; free virtual = 45281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6772.449 ; gain = 0.000 ; free physical = 44011 ; free virtual = 45257
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.375 | TNS=-46.562 | WHS=0.026 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 101808ea4

Time (s): cpu = 00:14:16 ; elapsed = 00:08:43 . Memory (MB): peak = 6772.449 ; gain = 1959.164 ; free physical = 44062 ; free virtual = 45308
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:16 ; elapsed = 00:08:43 . Memory (MB): peak = 6772.449 ; gain = 1959.164 ; free physical = 44302 ; free virtual = 45548
INFO: [Common 17-83] Releasing license: Implementation
419 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:31 ; elapsed = 00:08:53 . Memory (MB): peak = 6772.449 ; gain = 1959.164 ; free physical = 44302 ; free virtual = 45548
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6772.449 ; gain = 0.000 ; free physical = 44301 ; free virtual = 45548
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 6772.449 ; gain = 0.000 ; free physical = 44242 ; free virtual = 45503
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6772.449 ; gain = 0.000 ; free physical = 43986 ; free virtual = 45315
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 6772.449 ; gain = 0.000 ; free physical = 43825 ; free virtual = 45100
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 6860.492 ; gain = 88.043 ; free physical = 43582 ; free virtual = 44900
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 6860.492 ; gain = 0.000 ; free physical = 44749 ; free virtual = 46065
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
431 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 6860.492 ; gain = 0.000 ; free physical = 44472 ; free virtual = 45766
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6860.492 ; gain = 0.000 ; free physical = 45311 ; free virtual = 46631
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:44:00 2020...
[Wed Feb  5 12:44:06 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:22:00 . Memory (MB): peak = 4280.496 ; gain = 0.000 ; free physical = 48992 ; free virtual = 50253
INFO: [Netlist 29-17] Analyzing 1395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4523.574 ; gain = 54.070 ; free physical = 48250 ; free virtual = 49571
Restored from archive | CPU: 3.750000 secs | Memory: 56.442101 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4523.574 ; gain = 54.070 ; free physical = 48250 ; free virtual = 49571
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4523.574 ; gain = 0.000 ; free physical = 48243 ; free virtual = 49564
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 4523.574 ; gain = 243.078 ; free physical = 48243 ; free virtual = 49563
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       76462 :
       # of nets not needing routing.......... :       24253 :
           # of internally routed nets........ :       22540 :
           # of nets with no loads............ :        1546 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       52209 :
           # of fully routed nets............. :       52209 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 4629.539 ; gain = 0.000 ; free physical = 47606 ; free virtual = 48901
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 12:44:38 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.448ns (42.689%)  route 1.944ns (57.311%))
  Logic Levels:           7  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=140, routed)         0.628     1.479    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0]
    SLICE_X101Y260       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     1.568 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223/O
                         net (fo=1, routed)           0.013     1.581    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223_n_9
    SLICE_X101Y260       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.200     1.781 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_915/O[6]
                         net (fo=1, routed)           0.355     2.136    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388/data1__0[6]
    SLICE_X106Y252       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.047     2.183 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_555/O
                         net (fo=1, routed)           0.128     2.311    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_205__1
    SLICE_X105Y252       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     2.400 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_380__0/O
                         net (fo=1, routed)           0.130     2.530    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_71__1_1
    SLICE_X105Y249       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.611 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_205__1/O
                         net (fo=1, routed)           0.086     2.697    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388_p_dmemi_data_address0[6]
    SLICE_X105Y246       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.728 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_71__1/O
                         net (fo=2, routed)           0.088     2.816    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_71__1_n_9
    SLICE_X105Y245       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.060     2.876 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_7__2_replica/O
                         net (fo=1, routed)           0.516     3.392    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr0[6]_repN_alias
    RAMB36_X6Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X6Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 1.158ns (35.059%)  route 2.145ns (64.941%))
  Logic Levels:           6  (CARRY8=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=159, routed)         0.777     1.635    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X108Y257       CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.070     1.705 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_887/O[1]
                         net (fo=1, routed)           0.337     2.042    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_373__0_0[1]
    SLICE_X107Y248       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.047     2.089 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_588/O
                         net (fo=1, routed)           0.087     2.176    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_588_n_9
    SLICE_X106Y248       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     2.208 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_397__0/O
                         net (fo=1, routed)           0.287     2.495    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_76__1
    SLICE_X103Y245       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.584 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_210__1/O
                         net (fo=1, routed)           0.037     2.621    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388_p_dmemi_data_address0[1]
    SLICE_X103Y245       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     2.652 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_76__1/O
                         net (fo=2, routed)           0.424     3.076    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_76__1_n_9
    SLICE_X87Y243        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     3.107 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_12__2_replica/O
                         net (fo=1, routed)           0.196     3.303    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr0[1]_repN_alias
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 1.487ns (44.454%)  route 1.858ns (55.546%))
  Logic Levels:           7  (CARRY8=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=159, routed)         0.612     1.470    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X86Y283        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     1.501 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2400/O
                         net (fo=1, routed)           0.013     1.514    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2400_n_9
    SLICE_X86Y283        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.121     1.635 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1260/O[3]
                         net (fo=1, routed)           0.130     1.765    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_913__0_0[3]
    SLICE_X86Y282        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.134     1.899 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2272/O
                         net (fo=1, routed)           0.333     2.232    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2272_n_9
    SLICE_X85Y273        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.047     2.279 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1160/O
                         net (fo=1, routed)           0.230     2.509    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1160_n_9
    SLICE_X83Y269        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.135     2.644 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_476__0/O
                         net (fo=1, routed)           0.048     2.692    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_476__0_n_9
    SLICE_X83Y269        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     2.806 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_139__2/O
                         net (fo=1, routed)           0.255     3.061    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_139__2_n_9
    SLICE_X86Y264        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047     3.108 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_19__0/O
                         net (fo=2, routed)           0.237     3.345    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/addr1[3]
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.272     2.993    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.993    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.454ns (43.994%)  route 1.851ns (56.006%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=159, routed)         0.621     1.479    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X84Y281        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     1.511 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114/O
                         net (fo=1, routed)           0.016     1.527    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2114_n_9
    SLICE_X84Y281        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     1.700 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1024/CO[7]
                         net (fo=1, routed)           0.023     1.723    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1024_n_9
    SLICE_X84Y282        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     1.790 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1883/O[1]
                         net (fo=1, routed)           0.209     1.999    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/data19[9]
    SLICE_X84Y282        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.114     2.113 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_914__0/O
                         net (fo=1, routed)           0.175     2.288    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_914__0_n_9
    SLICE_X84Y280        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.047     2.335 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_371__0/O
                         net (fo=1, routed)           0.196     2.531    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_371__0_n_9
    SLICE_X84Y272        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.081     2.612 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_111__1/O
                         net (fo=2, routed)           0.389     3.001    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_111__1_n_9
    SLICE_X85Y259        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.082     3.083 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_13_replica/O
                         net (fo=1, routed)           0.222     3.305    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_CS_fsm_reg[493]_0[9]_repN_alias
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.293     2.972    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.972    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.419ns (42.396%)  route 1.928ns (57.604%))
  Logic Levels:           7  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=140, routed)         0.628     1.479    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0]
    SLICE_X101Y260       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     1.568 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223/O
                         net (fo=1, routed)           0.013     1.581    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223_n_9
    SLICE_X101Y260       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.200     1.781 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_915/O[6]
                         net (fo=1, routed)           0.355     2.136    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388/data1__0[6]
    SLICE_X106Y252       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.047     2.183 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_555/O
                         net (fo=1, routed)           0.128     2.311    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_205__1
    SLICE_X105Y252       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     2.400 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_380__0/O
                         net (fo=1, routed)           0.130     2.530    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_71__1_1
    SLICE_X105Y249       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.611 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_205__1/O
                         net (fo=1, routed)           0.086     2.697    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388_p_dmemi_data_address0[6]
    SLICE_X105Y246       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.728 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_71__1/O
                         net (fo=2, routed)           0.094     2.822    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_71__1_n_9
    SLICE_X105Y248       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.031     2.853 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_7__2/O
                         net (fo=1, routed)           0.494     3.347    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr0[6]
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.174ns (35.913%)  route 2.095ns (64.087%))
  Logic Levels:           6  (CARRY8=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.858     0.858 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=159, routed)         0.777     1.635    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
    SLICE_X108Y257       CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.070     1.705 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_887/O[1]
                         net (fo=1, routed)           0.337     2.042    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_373__0_0[1]
    SLICE_X107Y248       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.047     2.089 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_588/O
                         net (fo=1, routed)           0.087     2.176    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_588_n_9
    SLICE_X106Y248       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.032     2.208 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_397__0/O
                         net (fo=1, routed)           0.287     2.495    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_76__1
    SLICE_X103Y245       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.584 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_210__1/O
                         net (fo=1, routed)           0.037     2.621    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388_p_dmemi_data_address0[1]
    SLICE_X103Y245       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     2.652 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_76__1/O
                         net (fo=2, routed)           0.438     3.090    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_76__1_n_9
    SLICE_X86Y246        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.047     3.137 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_12__2/O
                         net (fo=1, routed)           0.132     3.269    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr0[1]
    RAMB36_X6Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X6Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.337ns (40.138%)  route 1.994ns (59.862%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=140, routed)         0.751     1.602    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0]
    SLICE_X106Y261       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     1.649 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1215/O
                         net (fo=1, routed)           0.013     1.662    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1215_n_9
    SLICE_X106Y261       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     1.833 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_914/CO[7]
                         net (fo=1, routed)           0.023     1.856    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_914_n_9
    SLICE_X106Y262       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.061     1.917 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_883/O[2]
                         net (fo=1, routed)           0.321     2.238    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_348__0_2[2]
    SLICE_X103Y258       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.031     2.269 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_521/O
                         net (fo=1, routed)           0.132     2.401    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_521_n_9
    SLICE_X103Y254       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.031     2.432 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_348__0/O
                         net (fo=1, routed)           0.153     2.585    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_66__1_3
    SLICE_X103Y248       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.082     2.667 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_191__2/O
                         net (fo=1, routed)           0.040     2.707    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388_p_dmemi_data_address0[10]
    SLICE_X103Y248       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     2.739 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_66__1/O
                         net (fo=1, routed)           0.038     2.777    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_66__1_n_9
    SLICE_X103Y248       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.031     2.808 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3__2/O
                         net (fo=2, routed)           0.523     3.331    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr0[10]
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.353ns (40.655%)  route 1.975ns (59.345%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.783     0.783 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[5]
                         net (fo=119, routed)         0.797     1.580    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[5]
    SLICE_X106Y244       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.694 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1154/O
                         net (fo=1, routed)           0.014     1.708    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1154_n_9
    SLICE_X106Y244       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     1.842 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_907/CO[7]
                         net (fo=1, routed)           0.023     1.865    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_907_n_9
    SLICE_X106Y245       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     1.932 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_875/O[1]
                         net (fo=2, routed)           0.214     2.146    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_346__0[1]
    SLICE_X105Y247       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     2.177 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_526/O
                         net (fo=1, routed)           0.142     2.319    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_192__0_1
    SLICE_X103Y249       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.047     2.366 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_351__0/O
                         net (fo=1, routed)           0.090     2.456    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_351__0_n_9
    SLICE_X103Y250       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     2.570 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_192__0/O
                         net (fo=1, routed)           0.087     2.657    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388_p_dmemi_data_address0[9]
    SLICE_X103Y248       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.032     2.689 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_67__1/O
                         net (fo=2, routed)           0.459     3.148    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_67__1_n_9
    SLICE_X87Y244        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.031     3.179 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4__2_replica/O
                         net (fo=1, routed)           0.149     3.328    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr0[9]_repN_alias
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X6Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.606ns (48.272%)  route 1.721ns (51.728%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT6=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=140, routed)         0.495     1.346    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0]
    SLICE_X85Y263        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     1.393 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4846/O
                         net (fo=1, routed)           0.013     1.406    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4846_n_9
    SLICE_X85Y263        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     1.577 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3022/CO[7]
                         net (fo=1, routed)           0.023     1.600    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3022_n_9
    SLICE_X85Y264        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     1.650 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3943/O[0]
                         net (fo=1, routed)           0.354     2.004    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1424_0[0]
    SLICE_X91Y264        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     2.086 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_4109/O
                         net (fo=1, routed)           0.087     2.173    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_4109_n_9
    SLICE_X92Y264        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.031     2.204 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2586/O
                         net (fo=1, routed)           0.088     2.292    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2586_n_9
    SLICE_X92Y262        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     2.323 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1480/O
                         net (fo=1, routed)           0.097     2.420    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1480_n_9
    SLICE_X93Y262        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.047     2.467 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_737__0/O
                         net (fo=1, routed)           0.067     2.534    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_737__0_n_9
    SLICE_X93Y262        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     2.669 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_322__1/O
                         net (fo=1, routed)           0.048     2.717    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_322__1_n_9
    SLICE_X93Y262        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.114     2.831 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_97__2/O
                         net (fo=1, routed)           0.103     2.934    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_97__2_n_9
    SLICE_X92Y262        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.047     2.981 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_4/O
                         net (fo=2, routed)           0.346     3.327    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_109[8]
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.527ns (46.036%)  route 1.790ns (53.964%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=140, routed)         0.495     1.346    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0]
    SLICE_X85Y263        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     1.393 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4846/O
                         net (fo=1, routed)           0.013     1.406    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_4846_n_9
    SLICE_X85Y263        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     1.577 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3022/CO[7]
                         net (fo=1, routed)           0.023     1.600    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3022_n_9
    SLICE_X85Y264        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     1.667 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3943/O[1]
                         net (fo=1, routed)           0.260     1.927    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1424_0[1]
    SLICE_X89Y264        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.135     2.062 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2493/O
                         net (fo=1, routed)           0.082     2.144    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_2493_n_9
    SLICE_X89Y263        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.031     2.175 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1424/O
                         net (fo=1, routed)           0.135     2.310    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_1424_n_9
    SLICE_X91Y263        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.047     2.357 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_719/O
                         net (fo=1, routed)           0.152     2.509    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_719_n_9
    SLICE_X93Y263        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.115     2.624 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_318__2/O
                         net (fo=1, routed)           0.232     2.856    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_318__2_n_9
    SLICE_X88Y260        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     2.888 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_96__1/O
                         net (fo=1, routed)           0.042     2.930    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_96__1_n_9
    SLICE_X88Y260        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     2.961 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_3/O
                         net (fo=2, routed)           0.356     3.317    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_109[9]
    RAMB36_X6Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 12:44:41 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 27312 |     0 |   1182240 |  2.31 |
|   LUT as Logic             | 27198 |     0 |   1182240 |  2.30 |
|   LUT as Memory            |   114 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |    40 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 28096 |     0 |   2364480 |  1.19 |
|   Register as Flip Flop    | 28096 |     0 |   2364480 |  1.19 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1228 |     0 |    147780 |  0.83 |
| F7 Muxes                   |    83 |     0 |    591120 |  0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 28048 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  6424 |     0 |    147780 |  4.35 |
|   CLBL                                     |  3290 |     0 |           |       |
|   CLBM                                     |  3134 |     0 |           |       |
| LUT as Logic                               | 27198 |     0 |   1182240 |  2.30 |
|   using O5 output only                     |   103 |       |           |       |
|   using O6 output only                     | 24133 |       |           |       |
|   using O5 and O6                          |  2962 |       |           |       |
| LUT as Memory                              |   114 |     0 |    591840 |  0.02 |
|   LUT as Distributed RAM                   |    40 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     8 |       |           |       |
|     using O5 and O6                        |    32 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 28096 |     0 |   2364480 |  1.19 |
|   Register driven from within the CLB      |  8782 |       |           |       |
|   Register driven from outside the CLB     | 19314 |       |           |       |
|     LUT in front of the register is unused | 12226 |       |           |       |
|     LUT in front of the register is used   |  7088 |       |           |       |
| Unique Control Sets                        |   953 |       |    295560 |  0.32 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 11.5 |     0 |      2160 |  0.53 |
|   RAMB36/FIFO*    |   10 |     0 |      2160 |  0.46 |
|     RAMB36E2 only |   10 |       |           |       |
|   RAMB18          |    3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 28048 |            Register |
| LUT6     | 14704 |                 CLB |
| LUT4     |  4464 |                 CLB |
| LUT5     |  4004 |                 CLB |
| LUT2     |  3499 |                 CLB |
| LUT3     |  2856 |                 CLB |
| CARRY8   |  1228 |                 CLB |
| LUT1     |   633 |                 CLB |
| SRL16E   |   134 |                 CLB |
| MUXF7    |    83 |                 CLB |
| RAMS32   |    64 |                 CLB |
| FDSE     |    48 |            Register |
| DSP48E2  |    12 |          Arithmetic |
| RAMB36E2 |    10 |           Block Ram |
| RAMS64E  |     8 |                 CLB |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  6424 |    0 |    0 |  13.04 |   0.00 |   0.00 |
|   CLBL                     |  3290 |    0 |    0 |  13.37 |   0.00 |   0.00 |
|   CLBM                     |  3134 |    0 |    0 |  12.71 |   0.00 |   0.00 |
| CLB LUTs                   | 27312 |    0 |    0 |   6.93 |   0.00 |   0.00 |
|   LUT as Logic             | 27198 |    0 |    0 |   6.90 |   0.00 |   0.00 |
|   LUT as Memory            |   114 |    0 |    0 |   0.06 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 28096 |    0 |    0 |   3.56 |   0.00 |   0.00 |
| CARRY8                     |  1228 |    0 |    0 |   2.49 |   0.00 |   0.00 |
| F7 Muxes                   |    83 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  11.5 |    0 |    0 |   1.60 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    10 |    0 |    0 |   1.39 |   0.00 |   0.00 |
|   RAMB18                   |     3 |    0 |    0 |   0.21 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   953 |    0 |    0 |   0.97 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 12:44:43 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.375      -46.562                    429                64480        0.026        0.000                      0                64480        1.155        0.000                       0                 28338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.375      -46.562                    429                64480        0.026        0.000                      0                64480        1.155        0.000                       0                 28338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          429  Failing Endpoints,  Worst Slack       -0.375ns,  Total Violation      -46.562ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.448ns (42.689%)  route 1.944ns (57.311%))
  Logic Levels:           7  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X6Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.851     0.851 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTBDOUT[0]
                         net (fo=140, routed)         0.628     1.479    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q1[0]
    SLICE_X101Y260       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.089     1.568 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223/O
                         net (fo=1, routed)           0.013     1.581    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1223_n_9
    SLICE_X101Y260       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.200     1.781 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_915/O[6]
                         net (fo=1, routed)           0.355     2.136    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388/data1__0[6]
    SLICE_X106Y252       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.047     2.183 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_555/O
                         net (fo=1, routed)           0.128     2.311    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_205__1
    SLICE_X105Y252       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     2.400 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ram_reg_0_i_380__0/O
                         net (fo=1, routed)           0.130     2.530    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_71__1_1
    SLICE_X105Y249       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.611 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/grp_MatrixMultiply_fu_3737/ram_reg_0_i_205__1/O
                         net (fo=1, routed)           0.086     2.697    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_388_p_dmemi_data_address0[6]
    SLICE_X105Y246       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.728 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_71__1/O
                         net (fo=2, routed)           0.088     2.816    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_71__1_n_9
    SLICE_X105Y245       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.060     2.876 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_7__2_replica/O
                         net (fo=1, routed)           0.516     3.392    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/addr0[6]_repN_alias
    RAMB36_X6Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X6Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X6Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 -0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_22_fu_228_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_388/extLd86_reg_27193_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_clk
    SLICE_X73Y203        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_22_fu_228_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_22_fu_228_reg[24]/Q
                         net (fo=2, routed)           0.034     0.073    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/p_rect_packed_var_L5_22_fu_228[24]
    SLICE_X73Y203        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/extLd86_reg_27193_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28392, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/ap_clk
    SLICE_X73Y203        FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_388/extLd86_reg_27193_reg[24]/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y203        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_Strassen_fu_388/extLd86_reg_27193_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB18_X7Y74  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB18_X7Y74  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB18_X7Y74  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.375356, worst hold slack (WHS)=0.026000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.375356) is less than 0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (10 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 27312 28096 12 23 0 74 6424 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 12:44:43 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           6424
LUT:          27312
FF:           28096
DSP:             12
BRAM:            23
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.409
CP achieved post-implementation:    3.675
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_1024/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:44:43 2020...
INFO: [HLS 200-112] Total elapsed time: 2691.6 seconds; peak allocated memory: 678.839 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 12:44:45 2020...
