// Seed: 3448924798
module module_0 (
    input tri0 id_0
);
  logic id_2;
  assign module_1.id_3 = 0;
  assign id_2 = id_2 * "";
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    output tri0 id_2,
    output wire id_3#(.id_8(-1'b0), .id_9(1), .id_10(1), .id_11(1)),
    output wire id_4,
    input  tri0 id_5,
    input  wor  id_6
);
  logic id_12;
  ;
  module_0 modCall_1 (id_0);
  parameter id_13 = 1;
endmodule
