;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @230
	SUB #872, 233
	SLT @-127, 100
	JMP <127, 106
	DJN <-127, 100
	CMP -7, <-123
	DJN <147, 106
	DJN <147, 106
	DJN 32, <10
	SPL -7, @-123
	SUB <12, @10
	ADD -207, <-106
	MOV -307, <123
	SUB <12, @10
	SUB @127, 106
	MOV -7, <-25
	MOV -307, <123
	SPL -7, @-123
	SUB 20, @12
	MOV -7, <-25
	SUB -7, <-123
	DJN <127, 106
	JMP <127, 106
	SUB -207, <-106
	SUB -207, <-106
	SUB #12, @10
	SPL -7, @-123
	SUB #12, @10
	ADD #270, <0
	JMZ -7, @-25
	JMZ -7, @-25
	DJN <127, 106
	ADD #270, <0
	SUB #270, 2
	ADD -207, <-106
	DJN <127, 106
	SPL @300, 90
	SPL @300, 90
	SPL @300, 90
	SPL @300, 90
	ADD 3, 21
	ADD 3, 21
	MOV -1, <-29
	MOV -1, <-29
	DJN 32, <10
	MOV -1, <-29
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
