{"vcs1":{"timestamp_begin":1704268167.226894998, "rt":1.09, "ut":0.59, "st":0.18}}
{"vcselab":{"timestamp_begin":1704268168.408972924, "rt":0.77, "ut":0.36, "st":0.11}}
{"link":{"timestamp_begin":1704268169.237477272, "rt":0.28, "ut":0.19, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704268166.787973615}
{"VCS_COMP_START_TIME": 1704268166.787973615}
{"VCS_COMP_END_TIME": 1704268171.407200951}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 343464}}
{"vcselab": {"peak_mem": 227164}}
