Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Apr 11 09:33:48 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.483        0.000                      0                  220        0.071        0.000                      0                  220       -0.809       -3.371                       9                   166  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 0.673}        1.347           742.572         
  cEng_pixel    {0.000 3.367}        6.733           148.514         
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          39.043        0.000                      0                   30        0.252        0.000                      0                   30       10.833        0.000                       0                    32  
  cEng_5xpixel                                                                                                                                                   -0.809       -3.371                       9                    10  
  cEng_pixel          2.483        0.000                      0                  190        0.071        0.000                      0                  190        2.387        0.000                       0                   122  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.043ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[24]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.091 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.091    count_reg[28]_i_1_n_6
    SLICE_X65Y44         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[29]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 39.043    

Slack (MET) :             39.154ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[24]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.980 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.980    count_reg[28]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                 39.154    

Slack (MET) :             39.157ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.977    count_reg[24]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                 39.157    

Slack (MET) :             39.178ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.956 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.956    count_reg[24]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                 39.178    

Slack (MET) :             39.252ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.882 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.882    count_reg[24]_i_1_n_5
    SLICE_X65Y43         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                 39.252    

Slack (MET) :             39.268ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.866 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.866    count_reg[24]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 39.268    

Slack (MET) :             39.270ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.863 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.863    count_reg[20]_i_1_n_6
    SLICE_X65Y42         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 39.270    

Slack (MET) :             39.291ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.842 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.842    count_reg[20]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 39.291    

Slack (MET) :             39.365ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.768 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.768    count_reg[20]_i_1_n_5
    SLICE_X65Y42         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 39.365    

Slack (MET) :             39.381ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.752 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.752    count_reg[20]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 39.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[15]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[12]_i_1_n_4
    SLICE_X65Y40         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[19]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[23]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[20]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.646    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.895    count_reg_n_0_[3]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.003 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.003    count_reg[0]_i_1_n_4
    SLICE_X65Y37         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.864     2.170    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.524     1.646    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.105     1.751    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[11]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[8]_i_1_n_4
    SLICE_X65Y39         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[7]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[4]_i_1_n_4
    SLICE_X65Y38         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[12]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[12]_i_1_n_7
    SLICE_X65Y40         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[16]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[16]_i_1_n_7
    SLICE_X65Y41         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[20]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[20]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.893    count_reg_n_0_[4]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.008 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    count_reg[4]_i_1_n_7
    SLICE_X65Y38         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y37     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y39     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y39     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.809ns,  Total Violation       -3.371ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.809     BUFGCTRL_X0Y1    MMCM_clockEngine/CLK_5XPIXEL_I_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][10]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.306%)  route 2.772ns (75.694%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.630    12.549    Inst_vga_gen/n[vCounter]
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][10]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y45         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][10]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][11]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.306%)  route 2.772ns (75.694%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.630    12.549    Inst_vga_gen/n[vCounter]
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][11]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y45         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][11]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][8]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.306%)  route 2.772ns (75.694%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.630    12.549    Inst_vga_gen/n[vCounter]
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][8]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y45         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][8]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][9]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.306%)  route 2.772ns (75.694%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.630    12.549    Inst_vga_gen/n[vCounter]
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y45         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][9]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y45         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][9]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][0]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.890ns (24.355%)  route 2.764ns (75.645%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.622    12.542    Inst_vga_gen/n[vCounter]
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][0]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y43         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][1]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.890ns (24.355%)  route 2.764ns (75.645%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.622    12.542    Inst_vga_gen/n[vCounter]
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][1]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y43         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][2]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.890ns (24.355%)  route 2.764ns (75.645%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.622    12.542    Inst_vga_gen/n[vCounter]
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][2]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y43         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][3]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.890ns (24.355%)  route 2.764ns (75.645%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.622    12.542    Inst_vga_gen/n[vCounter]
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y43         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y43         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][3]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][4]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.890ns (25.261%)  route 2.633ns (74.739%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.491    12.411    Inst_vga_gen/n[vCounter]
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][4]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y44         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][4]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][5]/R
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.890ns (25.261%)  route 2.633ns (74.739%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.100 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.638     8.887    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     9.405 r  Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           1.017    10.423    Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.547 f  Inst_vga_gen/queue[0][hCounter][0]_i_4/O
                         net (fo=1, routed)           0.433    10.979    Inst_vga_gen/queue[0][hCounter][0]_i_4_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.103 r  Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.692    11.795    Inst_vga_gen/eqOp
    SLICE_X59Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.491    12.411    Inst_vga_gen/n[vCounter]
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         1.518    15.100    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][5]/C
                         clock pessimism              0.495    15.595    
                         clock uncertainty           -0.039    15.556    
    SLICE_X60Y44         FDRE (Setup_fdre_C_R)       -0.524    15.032    Inst_vga_gen/queue_reg[0][vCounter][5]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.593     2.758    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     2.922 r  Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.128     3.050    Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X64Y50         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.864     3.601    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y50         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.805     2.796    
    SLICE_X64Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.979    Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.373ns (71.199%)  route 0.151ns (28.801%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  Inst_vga_gen/queue_reg[0][hCounter][2]/Q
                         net (fo=7, routed)           0.150     3.074    Inst_vga_gen/queue_reg[0][hCounter][2]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.230 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.231    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.284 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.284    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][4]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    Inst_vga_gen/queue_reg[0][hCounter][4]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.386ns (71.896%)  route 0.151ns (28.104%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  Inst_vga_gen/queue_reg[0][hCounter][2]/Q
                         net (fo=7, routed)           0.150     3.074    Inst_vga_gen/queue_reg[0][hCounter][2]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.230 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.231    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.297 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.297    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][6]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    Inst_vga_gen/queue_reg[0][hCounter][6]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.065%)  route 0.139ns (45.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.593     2.758    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     2.922 r  Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=6, routed)           0.139     3.061    Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X64Y50         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.864     3.601    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y50         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
                         clock pessimism             -0.805     2.796    
    SLICE_X64Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.911    Inst_vga_gen/queue_reg[14][hCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.409ns (73.050%)  route 0.151ns (26.950%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  Inst_vga_gen/queue_reg[0][hCounter][2]/Q
                         net (fo=7, routed)           0.150     3.074    Inst_vga_gen/queue_reg[0][hCounter][2]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.230 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.231    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.320 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.320    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][5]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    Inst_vga_gen/queue_reg[0][hCounter][5]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.411ns (73.146%)  route 0.151ns (26.854%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  Inst_vga_gen/queue_reg[0][hCounter][2]/Q
                         net (fo=7, routed)           0.150     3.074    Inst_vga_gen/queue_reg[0][hCounter][2]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.230 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.231    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.322 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.322    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     3.162    Inst_vga_gen/queue_reg[0][hCounter][7]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.413ns (73.242%)  route 0.151ns (26.758%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  Inst_vga_gen/queue_reg[0][hCounter][2]/Q
                         net (fo=7, routed)           0.150     3.074    Inst_vga_gen/queue_reg[0][hCounter][2]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.230 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.231    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.271 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.271    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.324 r  Inst_vga_gen/queue_reg[0][hCounter][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.324    Inst_vga_gen/queue_reg[0][hCounter][8]_i_1_n_7
    SLICE_X60Y51         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y51         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][8]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     3.162    Inst_vga_gen/queue_reg[0][hCounter][8]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.493%)  route 0.205ns (55.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y44         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.205     3.127    Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X60Y47         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.865     3.601    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y47         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.825     2.776    
    SLICE_X60Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.959    Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.377%)  route 0.162ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.593     2.758    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     2.922 r  Inst_vga_gen/queue_reg[0][hCounter][4]/Q
                         net (fo=5, routed)           0.162     3.083    Inst_vga_gen/queue_reg[0][hCounter][4]
    SLICE_X64Y50         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.864     3.601    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X64Y50         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
                         clock pessimism             -0.805     2.796    
    SLICE_X64Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.913    Inst_vga_gen/queue_reg[14][hCounter][4]_srl14
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.596     2.761    dvid_1/TMDS_encoder_blue/CLK
    SLICE_X65Y48         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     2.902 r  dvid_1/TMDS_encoder_blue/e_reg[0]/Q
                         net (fo=1, routed)           0.116     3.018    dvid_1/TMDS_encoder_blue_n_5
    SLICE_X65Y46         FDRE                                         r  dvid_1/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=120, routed)         0.866     3.602    dvid_1/CLK
    SLICE_X65Y46         FDRE                                         r  dvid_1/latched_blue_reg[0]/C
                         clock pessimism             -0.826     2.776    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.070     2.846    dvid_1/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.733
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.733       4.578      BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.733       5.484      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.733       206.627    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y47     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y49     Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y49     Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y48     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y47     Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y45     Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y45     Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y47     Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y47     Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X60Y47     Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y47     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y47     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y50     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y50     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y49     Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y49     Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y49     Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y49     Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y50     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X64Y50     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



