<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_17_x2'" level="0">
<item name = "Date">Sat Sep 17 09:35:18 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.916 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18288, 18288, 60.954 us, 60.954 us, 18288, 18288, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L1_out_17_x2_loop_1">7296, 7296, 114, -, -, 64, no</column>
<column name=" + C_drain_IO_L1_out_17_x2_loop_2">112, 112, 7, -, -, 16, no</column>
<column name="  ++ C_drain_IO_L1_out_17_x2_loop_3">2, 2, 1, -, -, 2, no</column>
<column name="- C_drain_IO_L1_out_17_x2_loop_4">10990, 10990, 1570, -, -, 7, no</column>
<column name=" + C_drain_IO_L1_out_17_x2_loop_5">1568, 1568, 98, -, -, 16, no</column>
<column name="  ++ C_drain_IO_L1_out_17_x2_loop_6">96, 96, 3, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 159, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 221, -</column>
<column name="Register">-, -, 214, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_data_split_V_U">C_drain_IO_L1_out_boundary_0_x2_buf_data_split_V, 0, 32, 33, 0, 2, 32, 1, 64</column>
<column name="local_C_V_U">C_drain_IO_L1_out_boundary_0_x2_local_C_V, 2, 0, 0, 0, 512, 64, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17668_fu_439_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln691_501_fu_423_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_502_fu_318_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_503_fu_342_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_504_fu_399_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_505_fu_429_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_fu_287_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i_fu_393_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln878_fu_353_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_396_fu_387_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln890_397_fu_336_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_398_fu_417_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_399_fu_449_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_fu_293_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="buf_data_split_V_address0">20, 4, 1, 4</column>
<column name="buf_data_split_V_d0">14, 3, 32, 96</column>
<column name="c4_V_reg_237">9, 2, 4, 8</column>
<column name="c5_V_reg_249">9, 2, 5, 10</column>
<column name="c6_V_96_reg_260">9, 2, 6, 12</column>
<column name="c6_V_reg_195">9, 2, 7, 14</column>
<column name="c7_V_reg_206">9, 2, 5, 10</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_6_1_x2102_blk_n">9, 2, 1, 2</column>
<column name="fifo_data_22_reg_271">9, 2, 64, 128</column>
<column name="local_C_V_address0">14, 3, 9, 27</column>
<column name="n_V_reg_217">9, 2, 2, 4</column>
<column name="p_Val2_s_reg_228">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_502_reg_483">5, 0, 5, 0</column>
<column name="add_ln691_504_reg_517">5, 0, 5, 0</column>
<column name="add_ln691_505_reg_535">6, 0, 6, 0</column>
<column name="add_ln691_reg_465">7, 0, 7, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="buf_data_split_V_addr_121_reg_478">1, 0, 1, 0</column>
<column name="c4_V_reg_237">4, 0, 4, 0</column>
<column name="c5_V_reg_249">5, 0, 5, 0</column>
<column name="c6_V_96_reg_260">6, 0, 6, 0</column>
<column name="c6_V_reg_195">7, 0, 7, 0</column>
<column name="c7_V_reg_206">5, 0, 5, 0</column>
<column name="cmp_i_i_reg_513">1, 0, 1, 0</column>
<column name="div_i_i120_udiv_reg_473">5, 0, 5, 0</column>
<column name="fifo_data_22_reg_271">64, 0, 64, 0</column>
<column name="local_C_V_addr_reg_488">9, 0, 9, 0</column>
<column name="n_V_reg_217">2, 0, 2, 0</column>
<column name="p_Val2_s_reg_228">64, 0, 64, 0</column>
<column name="tmp_1355_cast_reg_522">4, 0, 9, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_17_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_17_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_17_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_17_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_17_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_17_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_17_x2, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_dout">in, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_7_x2129, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_7_x2129, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_7_x2129_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_7_x2129, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_din">out, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_6_x2128, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_6_x2128, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_6_x2128_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_6_x2128, pointer</column>
<column name="fifo_C_drain_PE_6_1_x2102_dout">in, 32, ap_fifo, fifo_C_drain_PE_6_1_x2102, pointer</column>
<column name="fifo_C_drain_PE_6_1_x2102_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_6_1_x2102, pointer</column>
<column name="fifo_C_drain_PE_6_1_x2102_read">out, 1, ap_fifo, fifo_C_drain_PE_6_1_x2102, pointer</column>
</table>
</item>
</section>
</profile>
