{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559215380383 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prueba3 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"prueba3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559215380393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559215380436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559215380436 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380551 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RegFile:registerFile\|altsyncram:array_reg_rtl_0\|altsyncram_vch1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_vch1.tdf" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/db/altsyncram_vch1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 358 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1559215380566 "|prueba3|RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ram_block1a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559215380566 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559215380582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559215381310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559215381310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559215381310 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559215381310 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559215381310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559215381310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559215381310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559215381310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559215381318 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 46 " "No exact pin location assignment(s) for 14 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[0\] " "Pin estado1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[0] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[1\] " "Pin estado1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[1] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[2\] " "Pin estado1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[2] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[3\] " "Pin estado1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[3] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[4\] " "Pin estado1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[4] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[5\] " "Pin estado1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[5] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado1\[6\] " "Pin estado1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado1[6] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[0\] " "Pin estado2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[0] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[1\] " "Pin estado2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[1] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[2\] " "Pin estado2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[2] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[3\] " "Pin estado2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[3] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[4\] " "Pin estado2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[4] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[5\] " "Pin estado2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[5] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado2\[6\] " "Pin estado2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { estado2[6] } } } { "prueba3.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/prueba3.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1559215381422 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1559215381422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prueba3.sdc " "Synopsys Design Constraints File file not found: 'prueba3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559215381594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559215381594 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559215381602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559215381624 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559215381633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559215381633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559215381635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559215381635 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559215381635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559215381635 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559215381635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559215381645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559215381645 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559215381645 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1559215381655 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1559215381655 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1559215381655 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 18 18 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1559215381655 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1559215381655 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1559215381655 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IorD " "Node \"IorD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IorD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "memToReg " "Node \"memToReg\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "muxA " "Node \"muxA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "muxB\[0\] " "Node \"muxB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "muxB\[1\] " "Node \"muxB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "muxB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcSrc\[0\] " "Node \"pcSrc\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcSrc\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcSrc\[1\] " "Node \"pcSrc\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcSrc\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "regDst " "Node \"regDst\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "regWrite " "Node \"regWrite\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regWrite" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1559215381686 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1559215381686 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559215381686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559215383501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559215383621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559215383633 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559215384490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559215384490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559215384582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559215385720 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559215385720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559215386047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559215386049 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559215386049 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559215386059 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559215386067 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[0\] 0 " "Pin \"salidaPrueba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[1\] 0 " "Pin \"salidaPrueba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[2\] 0 " "Pin \"salidaPrueba\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[3\] 0 " "Pin \"salidaPrueba\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[4\] 0 " "Pin \"salidaPrueba\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[5\] 0 " "Pin \"salidaPrueba\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[6\] 0 " "Pin \"salidaPrueba\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[7\] 0 " "Pin \"salidaPrueba\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[8\] 0 " "Pin \"salidaPrueba\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[9\] 0 " "Pin \"salidaPrueba\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[10\] 0 " "Pin \"salidaPrueba\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[11\] 0 " "Pin \"salidaPrueba\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[12\] 0 " "Pin \"salidaPrueba\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[13\] 0 " "Pin \"salidaPrueba\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[14\] 0 " "Pin \"salidaPrueba\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaPrueba\[15\] 0 " "Pin \"salidaPrueba\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[0\] 0 " "Pin \"estado1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[1\] 0 " "Pin \"estado1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[2\] 0 " "Pin \"estado1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[3\] 0 " "Pin \"estado1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[4\] 0 " "Pin \"estado1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[5\] 0 " "Pin \"estado1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[6\] 0 " "Pin \"estado1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[0\] 0 " "Pin \"estado2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[1\] 0 " "Pin \"estado2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[2\] 0 " "Pin \"estado2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[3\] 0 " "Pin \"estado2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[4\] 0 " "Pin \"estado2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[5\] 0 " "Pin \"estado2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[6\] 0 " "Pin \"estado2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[0\] 0 " "Pin \"estado3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[1\] 0 " "Pin \"estado3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[2\] 0 " "Pin \"estado3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[3\] 0 " "Pin \"estado3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[4\] 0 " "Pin \"estado3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[5\] 0 " "Pin \"estado3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[6\] 0 " "Pin \"estado3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[0\] 0 " "Pin \"estado4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[1\] 0 " "Pin \"estado4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[2\] 0 " "Pin \"estado4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[3\] 0 " "Pin \"estado4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[4\] 0 " "Pin \"estado4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[5\] 0 " "Pin \"estado4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[6\] 0 " "Pin \"estado4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559215386069 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559215386069 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559215386241 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559215386262 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559215386425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559215386752 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559215386760 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1559215386853 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559215386853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/output_files/prueba3.fit.smsg " "Generated suppressed messages file D:/PUJ/8/Arq/ProyectoARQUI2/prueba3/output_files/prueba3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559215386985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559215387818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 06:23:07 2019 " "Processing ended: Thu May 30 06:23:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559215387818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559215387818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559215387818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559215387818 ""}
