{
 "Device" : "GW2A-55C",
 "Files" : [
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/ahb_bus/ahb_decoder.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/ahb_bus/ahb_slavemux.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/ahp_periphs/AHBBlockRam.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/ahp_periphs/ahb_defslave.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/common/cpu_mem.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/common/sysahb_periphs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/mcu_reset.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/opene902.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/qwertym/Desktop/gwe902/src/soc.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/qwertym/Desktop/gwe902/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}