 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : NYQ
Version: M-2016.12
Date   : Mon Nov 25 17:03:50 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: enclosed

  Startpoint: counter_1/Cnt_Out_DO_reg[0]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: counter_1/Cnt_Out_DO_reg[0]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  counter            ForQA                 saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[0]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[0]/QN (DFFASX1)                0.17       0.17 f
  counter_1/U4/Q (MUX21X1)                                0.11       0.28 f
  counter_1/Cnt_Out_DO_reg[0]/D (DFFASX1)                 0.03       0.30 f
  data arrival time                                                  0.30

  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[0]/CLK (DFFASX1)               0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: counter_1/Cnt_Out_DO_reg[2]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: counter_1/Cnt_Out_DO_reg[2]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  counter            ForQA                 saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[2]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[2]/Q (DFFASX1)                 0.21       0.21 r
  counter_1/U7/Q (XOR2X1)                                 0.11       0.32 f
  counter_1/Cnt_Out_DO_reg[2]/D (DFFASX1)                 0.03       0.34 f
  data arrival time                                                  0.34

  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[2]/CLK (DFFASX1)               0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: counter_1/Cnt_Out_DO_reg[1]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: counter_1/Cnt_Out_DO_reg[1]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  counter            ForQA                 saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[1]/CLK (DFFASX1)               0.00 #     0.00 r
  counter_1/Cnt_Out_DO_reg[1]/Q (DFFASX1)                 0.22       0.22 f
  counter_1/U6/Q (AO21X1)                                 0.10       0.32 f
  counter_1/Cnt_Out_DO_reg[1]/D (DFFASX1)                 0.03       0.35 f
  data arrival time                                                  0.35

  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_1/Cnt_Out_DO_reg[1]/CLK (DFFASX1)               0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: MAC_1/FF_1/Q_DO_reg[1]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: MAC_1/FF_1/Q_DO_reg[1]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  MAC_WIDTH24_3      35000                 saed90nm_typ
  FF_DATA_WIDTH48_3  8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MAC_1/FF_1/Q_DO_reg[1]/CLK (DFFARX1)                    0.00 #     0.00 r
  MAC_1/FF_1/Q_DO_reg[1]/Q (DFFARX1)                      0.22       0.22 f
  MAC_1/FF_1/U48/Q (MUX21X1)                              0.11       0.33 f
  MAC_1/FF_1/Q_DO_reg[1]/D (DFFARX1)                      0.03       0.35 f
  data arrival time                                                  0.35

  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MAC_1/FF_1/Q_DO_reg[1]/CLK (DFFARX1)                    0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: MAC_1/FF_1/Q_DO_reg[0]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: MAC_1/FF_1/Q_DO_reg[0]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NYQ                140000                saed90nm_typ
  MAC_WIDTH24_3      35000                 saed90nm_typ
  FF_DATA_WIDTH48_3  8000                  saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MAC_1/FF_1/Q_DO_reg[0]/CLK (DFFARX1)                    0.00 #     0.00 r
  MAC_1/FF_1/Q_DO_reg[0]/Q (DFFARX1)                      0.22       0.22 f
  MAC_1/FF_1/U49/Q (MUX21X1)                              0.11       0.33 f
  MAC_1/FF_1/Q_DO_reg[0]/D (DFFARX1)                      0.03       0.35 f
  data arrival time                                                  0.35

  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MAC_1/FF_1/Q_DO_reg[0]/CLK (DFFARX1)                    0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


1
