README.txt
By John Hubbard, 17 Aug 2015
UCSC 18966: SystemVerilog OOP Testbench: Class Project

In order to run tests, please follow these steps:

A. Running all tests:

    cd scripts
    ./run-all-tests.sh

B. Running just one test:

    cd testcases/loopback # for example
    ./runsim


