#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5614fecca610 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v0x5614fecdfc90_0 .net "bench_clk", 0 0, L_0x5614fece01d0;  1 drivers
v0x5614fecdfd50_0 .net "bench_in", 31 0, L_0x5614fece00e0;  1 drivers
v0x5614fecdfe20_0 .net "bench_out", 31 0, v0x5614fecdf850_0;  1 drivers
v0x5614fecdff20_0 .var "bench_reset", 0 0;
v0x5614fecdfff0_0 .var "indata_array", 0 32;
L_0x5614fece00e0 .part v0x5614fecdfff0_0, 1, 32;
L_0x5614fece01d0 .part v0x5614fecdfff0_0, 0, 1;
S_0x5614fecca7a0 .scope module, "inst" "e16_synchronizer" 2 39, 3 1 0, S_0x5614fecca610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
P_0x5614fecca980 .param/l "DW" 0 3 1, +C4<00000000000000000000000000100000>;
v0x5614feccaa20_0 .net "clk", 0 0, L_0x5614fece01d0;  alias, 1 drivers
v0x5614fecdf770_0 .net "in", 31 0, L_0x5614fece00e0;  alias, 1 drivers
v0x5614fecdf850_0 .var "out", 31 0;
v0x5614fecdf940_0 .net "reset", 0 0, v0x5614fecdff20_0;  1 drivers
v0x5614fecdfa00_0 .var "sync_reg0", 31 0;
v0x5614fecdfb30_0 .var "sync_reg1", 31 0;
E_0x5614fecc73d0 .event posedge, v0x5614fecdf940_0, v0x5614feccaa20_0;
    .scope S_0x5614fecca7a0;
T_0 ;
    %wait E_0x5614fecc73d0;
    %load/vec4 v0x5614fecdf940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614fecdfa00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614fecdfb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614fecdf850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5614fecdf770_0;
    %assign/vec4 v0x5614fecdfa00_0, 0;
    %load/vec4 v0x5614fecdfa00_0;
    %assign/vec4 v0x5614fecdfb30_0, 0;
    %load/vec4 v0x5614fecdfb30_0;
    %assign/vec4 v0x5614fecdf850_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5614fecca610;
T_1 ;
    %vpi_call 2 29 "$dumpfile", "10.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5614fecca610 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614fecdff20_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5614fecca610;
T_2 ;
    %delay 5, 0;
    %vpi_func 2 36 "$random" 32 {0 0 0};
    %pad/s 33;
    %store/vec4 v0x5614fecdfff0_0, 0, 33;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5614fecca610;
T_3 ;
    %vpi_call 2 48 "$monitor", $time, " bench_reset = %b, in = %b , clk = %b , out = %b  ", v0x5614fecdff20_0, v0x5614fecdfd50_0, v0x5614fecdfc90_0, v0x5614fecdfe20_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5614fecca610;
T_4 ;
    %delay 199, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/10_tb.v";
    "wavedrom_dataset/verilog_modules/24.v";
