{"vcs1":{"timestamp_begin":1735046775.532147932, "rt":1.78, "ut":0.85, "st":0.29}}
{"vcselab":{"timestamp_begin":1735046777.391521122, "rt":0.92, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1735046778.389842543, "rt":0.42, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735046774.812343339}
{"VCS_COMP_START_TIME": 1735046774.812343339}
{"VCS_COMP_END_TIME": 1735046780.701305264}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331808}}
{"stitch_vcselab": {"peak_mem": 223360}}
