$date
	Sun Oct 23 04:31:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#644685
b1101 !
1"
#644686
b1101 &
b1101 %
1$
#644687
0"
#644690
b101000 &
b101000 %
#644694
b10100 &
b10100 %
#644698
b1010 &
b1010 %
#644702
b101 &
b101 %
#644706
b10000 &
b10000 %
#644710
b1000 &
b1000 %
#644714
b100 &
b100 %
#644718
b10 &
b10 %
#644722
b1 &
b1 %
1#
#644726
b0 &
0#
b0 %
0$
#1705500
b10011 !
1"
#1705502
b10011 &
b10011 %
1$
#1705503
0"
#1705506
b111010 &
b111010 %
#1705510
b11101 &
b11101 %
#1705514
b1011000 &
b1011000 %
#1705518
b101100 &
b101100 %
#1705522
b10110 &
b10110 %
#1705526
b1011 &
b1011 %
#1705530
b100010 &
b100010 %
#1705534
b10001 &
b10001 %
#1705538
b110100 &
b110100 %
#1705542
b11010 &
b11010 %
#1705546
b1101 &
b1101 %
#1705550
b101000 &
b101000 %
#1705554
b10100 &
b10100 %
#1705558
b1010 &
b1010 %
#1705562
b101 &
b101 %
#1705566
b10000 &
b10000 %
#1705570
b1000 &
b1000 %
#1705574
b100 &
b100 %
#1705578
b10 &
b10 %
#1705582
b1 &
1#
b1 %
#1705586
b0 &
b0 %
0#
0$
#2682640
b10000 !
1"
#2682642
b10000 &
b10000 %
1$
#2682643
0"
#2682646
b1000 &
b1000 %
#2682650
b100 &
b100 %
#2682654
b10 &
b10 %
#2682658
b1 &
b1 %
1#
#2682662
b0 &
0#
b0 %
0$
#4500012
