<def f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='574' type='bool llvm::X86Subtarget::hasCMov() const'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='572'>// SSE codegen depends on cmovs, and all SSE1+ processors support them.
  // All 64-bit processors support cmov.</doc>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='2010' u='c' c='_ZN12_GLOBAL__N_111X86FastISel22X86FastEmitCMoveSelectEN4llvm3MVTEPKNS1_11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='197' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4860' u='c' c='_ZNK4llvm17X86TargetLowering24shouldUseStrictFP_TO_INTENS_3EVTES1_b'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19547' u='c' c='_ZNK4llvm17X86TargetLowering21ConvertCmpIfNecessaryENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20646' u='c' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20787' u='c' c='_ZNK4llvm17X86TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='2626' u='c' c='_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.cpp' l='371' u='c' c='_ZNK4llvm12X86Subtarget23enableEarlyIfConversionEv'/>
