 
****************************************
Report : area
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Mon Jun 22 16:33:12 2020
****************************************

Library(s) Used:

    scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (File: /usr/syn_lib/samsung/CB_121st_tt/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db)

Number of ports:                         6010
Number of nets:                         22217
Number of cells:                        16744
Number of combinational cells:          12809
Number of sequential cells:              3894
Number of macros/black boxes:               0
Number of buf/inv:                       2520
Number of references:                       3

Combinational area:              26723.199929
Buf/Inv area:                     2593.919942
Noncombinational area:           32948.161294
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 59671.361223
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------
PIM_ALU_SYN_top                   59671.3612    100.0      0.0000  13417.9205  0.0000  PIM_ALU_SYN_top
U0_BANK_TOP                       46253.4407     77.5  11035.8400  14346.2406  0.0000  bank_top
U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU
                                   2352.6400      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_7
U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_7
U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_7
U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U_MUL0
                                    672.9600      1.1    672.9600      0.0000  0.0000  MUL_OPT_7
U0_BANK_TOP/BFLOAT16_ALU_0__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_39
U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU
                                   2352.6400      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_6
U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_6
U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_6
U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U_MUL0
                                    672.9600      1.1    672.9600      0.0000  0.0000  MUL_OPT_6
U0_BANK_TOP/BFLOAT16_ALU_1__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_38
U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU
                                   2352.3200      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_5
U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_5
U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_5
U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U_MUL0
                                    672.6400      1.1    672.6400      0.0000  0.0000  MUL_OPT_5
U0_BANK_TOP/BFLOAT16_ALU_2__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_37
U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU
                                   2352.6400      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_4
U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_4
U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_4
U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U_MUL0
                                    672.9600      1.1    672.9600      0.0000  0.0000  MUL_OPT_4
U0_BANK_TOP/BFLOAT16_ALU_3__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_36
U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU
                                   2352.3200      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_3
U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_3
U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_3
U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U_MUL0
                                    672.6400      1.1    672.6400      0.0000  0.0000  MUL_OPT_3
U0_BANK_TOP/BFLOAT16_ALU_4__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_35
U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU
                                   2352.6400      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_2
U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_2
U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_2
U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U_MUL0
                                    672.9600      1.1    672.9600      0.0000  0.0000  MUL_OPT_2
U0_BANK_TOP/BFLOAT16_ALU_5__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_34
U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU
                                   2352.9600      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_1
U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_1
U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_1
U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U_MUL0
                                    673.2800      1.1    673.2800      0.0000  0.0000  MUL_OPT_1
U0_BANK_TOP/BFLOAT16_ALU_6__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_33
U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU
                                   2352.6400      3.9    163.5200    648.0000  0.0000  bfloat_MAC_pipe_OPT_0
U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/DENORM_ACC_LOGIC
                                     90.8800      0.2     90.8800      0.0000  0.0000  deNORM_stage_0
U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE
                                    777.2800      1.3    777.2800      0.0000  0.0000  ADD_module_OPT_0
U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U_MUL0
                                    672.9600      1.1    672.9600      0.0000  0.0000  MUL_OPT_0
U0_BANK_TOP/BFLOAT16_ALU_7__NORM_LOGIC
                                    256.3200      0.4    256.3200      0.0000  0.0000  NORM_stage_32
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------
Total                                                  26723.1999  32948.1613  0.0000

1
