# Reading pref.tcl
# do risc-v-32_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl/ex_stage {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/ex_stage/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:04 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/ex_stage" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/ex_stage/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:41:04 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl/id_stage {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:05 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 20:41:05 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:05 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:41:05 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:05 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux2_1.v 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:41:05 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux4_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:05 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux4_1.v 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:41:06 on Oct 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl/id_stage {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/ImmGen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:06 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/ImmGen.v 
# -- Compiling module ImmGen
# 
# Top level modules:
# 	ImmGen
# End time: 20:41:06 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl/id_stage {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/comparison_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:06 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/comparison_unit.v 
# -- Compiling module comparison_unit
# 
# Top level modules:
# 	comparison_unit
# End time: 20:41:06 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl/mem_stage {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:06 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 20:41:06 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/flush_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:06 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/flush_unit.v 
# -- Compiling module flush_unit
# 
# Top level modules:
# 	flush_unit
# End time: 20:41:06 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/forwarding_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:06 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 20:41:07 on Oct 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/stalling_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:07 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/stalling_unit.v 
# -- Compiling module stalling_unit
# 
# Top level modules:
# 	stalling_unit
# End time: 20:41:07 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:07 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:41:07 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl/id_stage {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:07 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 20:41:07 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:07 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 20:41:08 on Oct 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/Logic\ Design\ Projects/risc-v-32/hdl/if_stage {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:08 on Oct 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage" C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v 
# -- Compiling module text_mem
# 
# Top level modules:
# 	text_mem
# End time: 20:41:08 on Oct 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/david/Desktop/Logic Design Projects/risc-v-32/testbenches/main_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:41:28 on Oct 10,2021
# vlog -reportprogress 300 -work work C:/Users/david/Desktop/Logic Design Projects/risc-v-32/testbenches/main_tb.sv 
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 20:41:29 on Oct 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.main_tb
# vsim work.main_tb 
# Start time: 20:41:31 on Oct 10,2021
# Loading sv_std.std
# Loading work.main_tb
# Loading work.main
# Loading work.mux4_1
# Loading work.register
# Loading work.adder
# Loading work.text_mem
# Loading work.register_file
# Loading work.ImmGen
# Loading work.comparison_unit
# Loading work.control
# Loading work.flush_unit
# Loading work.alu
# Loading work.data_mem
# Loading work.mux2_1
# Loading work.forwarding_unit
# Loading work.stalling_unit
# End time: 20:41:53 on Oct 10,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
