<root><simulation><result_generated_time />2023-05-13 01:23:57<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 4)], []], [], []]<I />[[], [[('C', 4), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 4)], []], [[('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8), ('OX', 7), ('C', 3)], [('C', 3), ('K', 4), ('K', 5), ('C', 16)], []]<I />[[('K', 8), ('OX', 7), ('C', 3), ('C', 3), ('K', 4), ('K', 5)], [('C', 16)], []]<O />[[('K', 8), ('OX', 7), ('C', 3), ('C', 3)], [('K', 4), ('K', 5), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [1.0, 160.0, 1.0, 1.0], 'O': [4.0, 9, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 737280, 737280], 'I': [504, 1580544, 1580544], 'O': [448, 439040, 439040], 'O_partial': [448, 439040, 0], 'O_final': [0, 0, 439040]}<actual_mem_utilization_individual />{'W': [0.38, 0.02, 0.0], 'I': [0.98, 0.05, 0.0], 'O': [0.88, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.08, 0.0], 'I': [0.98, 0.08, 0.0], 'O': [0.88, 0.08, 0.0]}<effective_mem_size_bit />{'W': [64, 245760, 737280], 'I': [504, 98784, 1580544], 'O': [448, 439040, 439040], 'O_partial': [448, 439040, 0], 'O_final': [0, 0, 439040]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 49, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[645120, 92160], [92160, 92160], [92160, 0]]<I />[[564480, 28224], [28224, 28224], [28224, 0]]<O />[[(1121120, 1128960), (125440, 117600)], [(117600, 125440), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(1121120, 1128960), (125440, 117600)], [(117600, 125440), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[80640, 11520], [1440, 1440], [360, 0]]<I />[[70560, 3528], [441, 441], [110, 0]]<O />[[(140140, 141120), (15680, 14700)], [(1838, 1960), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([140140, 141120], [15680, 14700]), ([1838, 1960], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />19077120</mac_count></basic_info><energy><total_energy />10827076.0<mem_energy_breakdown><W />[31.3, 285.4, 479.5]<I />[25.0, 87.4, 146.8]<O />[109.2, 388.4, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />953856.0<total />10825482.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1862<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9727<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />165810<latency_cycle_without_data_loading />161280<ideal_computing_cycle />161280<data_loading><load_cycle_total />4530<load_cycle_individual />{'W': [3, 1440, 0], 'I': [193, 3087, 0]}<load_cycle_combined />{'W': 1440, 'I': 3087}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-161279], [-158235, -159194], [-161280, -161280]], 'I': [[-161279], [-7440, -4665], [-161280, -161280]], 'O': [[-161280], [-15680, -4160], [-160422, -161066]]}<mem_stall_cycle_shared />{'W': [[-161279], [-158235, 0], [0, 0]], 'I': [[-161279], [-7440, 0], [0, 0]], 'O': [[-161280], [-15680, -4160], [-160422, -161066]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 737280, 737280], 'I': [504, 1580544, 1580544], 'O': [448, 439040, 439040], 'O_partial': [448, 439040, 0], 'O_final': [0, 0, 439040]}<data_size_each_level_total />{'W': [768, 737280, 737280], 'I': [98784, 1580544, 1580544], 'O': [21952, 439040, 439040]}<loop_cycles_each_level />{'W': [168, 161280, 161280], 'I': [10080, 161280, 161280], 'O': [504, 161280, 161280]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [20, 1, 1], 'O': [9, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.1], [9.8, 9.8], [9.8, 9.8]], 'O': [[8.0, 0.9], [43.6, 2.7], [2.7, 2.7]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 1.0], [196.0, 9.8], [9.8, 9.8]], 'O': [[8.0, 8.0], [392.0, 43.6], [43.6, 2.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 1.0], [196.0, 9.8], [9.8, 0]], 'O': [[8.0, 8.0], [392.0, 2.7], [2.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [595.3, 406.4], [14.4, 2.7]], 'I': [[8.0, 1.0], [595.3, 406.4], [14.4, 2.7]], 'O': [[8.0, 8.0], [595.3, 406.4], [14.4, 2.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 161280], [168, 168, 960], [161280, 161280, 1]], 'I': [[1, 1, 161280], [504, 10080, 16], [161280, 161280, 1]], 'O': [[1, 1, 161280], [56, 504, 320], [161280, 161280, 1]]}<trans_time_real />{'W': [[0, 1, 161280], [[3, 168, 960], [2, 168, 960]], [[1440, 161280, 1], [360, 161280, 1]]], 'I': [[0, 1, 161280], [[8, 10080, 16], [193, 10080, 16]], [[3087, 161280, 1], [772, 161280, 1]]], 'O': [[0, 1, 161280], [[7, 504, 320], [43, 504, 320]], [[858, 161280, 1], [214, 161280, 1]]]}<single_stall_cycle />{'W': [[-1], [-165, -166], [-159840, -160920]], 'I': [[-1], [-496, -311], [-158193, -160508]], 'O': [[-1], [-49, -13], [-160422, -161066]]}<single_stall_count />{'W': [161279, 959, 0], 'I': [161279, 15, 0], 'O': [161280, 320, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2877, 0], 'I': [2895, 0], 'O': [13760, 858]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [858, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-141748, -161280], [-147520, -160422]], 1: [[-161280, -161280], [-160422, -161280]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>