Analysis & Synthesis report for Line_Following
Sun Jan 21 18:55:57 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |main_module|uart_tx:b2v_inst10|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "path:b2v_inst11"
 19. Port Connectivity Checks: "pwm_generator:b2v_inst7"
 20. Port Connectivity Checks: "Line_Following:b2v_inst2"
 21. Signal Tap Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 21 18:55:57 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Line_Following                              ;
; Top-level Entity Name              ; main_module                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,063                                       ;
;     Total combinational functions  ; 1,284                                       ;
;     Dedicated logic registers      ; 2,543                                       ;
; Total registers                    ; 2543                                        ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 161,792                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; main_module        ; Line_Following     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/uart_tx.v                                                          ;             ;
; main_module.v                                                      ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/main_module.v                                                      ;             ;
; Fault_detection.v                                                  ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/Fault_detection.v                                                  ;             ;
; pwm_generator1.v                                                   ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/pwm_generator1.v                                                   ;             ;
; Line_Following.v                                                   ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/Line_Following.v                                                   ;             ;
; frequency_scaling.v                                                ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/frequency_scaling.v                                                ;             ;
; demux_1.v                                                          ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/demux_1.v                                                          ;             ;
; adc_controller.v                                                   ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/adc_controller.v                                                   ;             ;
; LED_driver.v                                                       ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/LED_driver.v                                                       ;             ;
; path_1.v                                                           ; yes             ; User Verilog HDL File                        ; /home/atharv/e-yantra/Line_Following/path_1.v                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_signaltap.vhd                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_ela_control.vhd                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_constant.inc                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/dffeea.inc                                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/aglobal201.inc                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_mbpmg.vhd                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_buffer_manager.vhd                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; db/altsyncram_ud24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/altsyncram_ud24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altdpram.tdf                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/others/maxplus2/memmodes.inc                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/a_hdffe.inc                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/alt_le_rden_reg.inc                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altsyncram.inc                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_mux.tdf                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/muxlut.inc                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/bypassff.inc                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/altshift.inc                                      ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_decode.tdf                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/declut.inc                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_compare.inc                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_counter.tdf                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/cmpconst.inc                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/lpm_counter.inc                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/atharv/e-yantra/quartus/libraries/megafunctions/alt_counter_stratix.inc                           ;             ;
; db/cntr_aii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/cntr_aii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharv/e-yantra/Line_Following/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/slde63dadb7/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/atharv/e-yantra/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,063         ;
;                                             ;               ;
; Total combinational functions               ; 1284          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 643           ;
;     -- 3 input functions                    ; 322           ;
;     -- <=2 input functions                  ; 319           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1099          ;
;     -- arithmetic mode                      ; 185           ;
;                                             ;               ;
; Total registers                             ; 2543          ;
;     -- Dedicated logic registers            ; 2543          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 30            ;
; Total memory bits                           ; 161792        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_50M~input ;
; Maximum fan-out                             ; 1655          ;
; Total fan-out                               ; 15083         ;
; Average fan-out                             ; 3.72          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |main_module                                                                                                                            ; 1284 (4)            ; 2543 (0)                  ; 161792      ; 0            ; 0       ; 0         ; 30   ; 0            ; |main_module                                                                                                                                                                                                                                                                                                                                            ; main_module                       ; work         ;
;    |ADC_Controller:b2v_inst|                                                                                                            ; 22 (22)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|ADC_Controller:b2v_inst                                                                                                                                                                                                                                                                                                                    ; ADC_Controller                    ; work         ;
;    |Fault_detection:b2v_inst8|                                                                                                          ; 102 (102)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|Fault_detection:b2v_inst8                                                                                                                                                                                                                                                                                                                  ; Fault_detection                   ; work         ;
;    |LED_driver:b2v_inst9|                                                                                                               ; 45 (45)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|LED_driver:b2v_inst9                                                                                                                                                                                                                                                                                                                       ; LED_driver                        ; work         ;
;    |Line_Following:b2v_inst2|                                                                                                           ; 30 (30)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|Line_Following:b2v_inst2                                                                                                                                                                                                                                                                                                                   ; Line_Following                    ; work         ;
;    |demux:b2v_inst3|                                                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|demux:b2v_inst3                                                                                                                                                                                                                                                                                                                            ; demux                             ; work         ;
;    |demux:b2v_inst4|                                                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|demux:b2v_inst4                                                                                                                                                                                                                                                                                                                            ; demux                             ; work         ;
;    |frequency_scaling:b2v_inst5|                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|frequency_scaling:b2v_inst5                                                                                                                                                                                                                                                                                                                ; frequency_scaling                 ; work         ;
;    |pwm_generator:b2v_inst6|                                                                                                            ; 26 (26)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|pwm_generator:b2v_inst6                                                                                                                                                                                                                                                                                                                    ; pwm_generator                     ; work         ;
;    |pwm_generator:b2v_inst7|                                                                                                            ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|pwm_generator:b2v_inst7                                                                                                                                                                                                                                                                                                                    ; pwm_generator                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 866 (2)             ; 2229 (316)                ; 161792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 864 (0)             ; 1913 (0)                  ; 161792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 864 (88)            ; 1913 (712)                ; 161792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 161792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ud24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 161792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ud24:auto_generated                                                                                                                                                 ; altsyncram_ud24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 371 (1)             ; 806 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 316 (0)             ; 790 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 474 (474)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 316 (0)             ; 316 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 54 (54)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 240 (10)            ; 224 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_aii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_aii:auto_generated                                                             ; cntr_aii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 158 (158)           ; 158 (158)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_tx:b2v_inst10|                                                                                                                 ; 49 (49)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main_module|uart_tx:b2v_inst10                                                                                                                                                                                                                                                                                                                         ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ud24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 158          ; 1024         ; 158          ; 161792 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main_module|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |main_module|uart_tx:b2v_inst10|state ;
+----------+----------+----------+----------+-----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00  ;
+----------+----------+----------+----------+-----------+
; state.00 ; 0        ; 0        ; 0        ; 0         ;
; state.01 ; 0        ; 0        ; 1        ; 1         ;
; state.10 ; 0        ; 1        ; 0        ; 1         ;
; state.11 ; 1        ; 0        ; 0        ; 1         ;
+----------+----------+----------+----------+-----------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-------------------------------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal                                    ;
+-------------------------------------------+-------------------------------------------------------+
; Line_Following:b2v_inst2|switch_on        ; Stuck at VCC due to stuck port data_in                ;
; Line_Following:b2v_inst2|dutycyc_left[0]  ; Merged with Line_Following:b2v_inst2|dutycyc_right[0] ;
; Line_Following:b2v_inst2|m2_b             ; Merged with Line_Following:b2v_inst2|dutycyc_right[1] ;
; Line_Following:b2v_inst2|dutycyc_left[2]  ; Merged with Line_Following:b2v_inst2|dutycyc_right[2] ;
; Line_Following:b2v_inst2|m2_a             ; Merged with Line_Following:b2v_inst2|dutycyc_right[3] ;
; Line_Following:b2v_inst2|m1_b             ; Merged with Line_Following:b2v_inst2|dutycyc_left[1]  ;
; Line_Following:b2v_inst2|m1_a             ; Merged with Line_Following:b2v_inst2|dutycyc_left[3]  ;
; ADC_Controller:b2v_inst|mem1[2][1]        ; Merged with ADC_Controller:b2v_inst|mem1[2][0]        ;
; ADC_Controller:b2v_inst|mem1[1][2]        ; Merged with ADC_Controller:b2v_inst|mem1[2][0]        ;
; ADC_Controller:b2v_inst|mem1[0][0]        ; Merged with ADC_Controller:b2v_inst|mem1[2][0]        ;
; ADC_Controller:b2v_inst|mem1[1][1]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]        ;
; ADC_Controller:b2v_inst|mem1[1][0]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]        ;
; ADC_Controller:b2v_inst|mem1[0][1]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]        ;
; ADC_Controller:b2v_inst|mem1[0][2]        ; Merged with ADC_Controller:b2v_inst|mem1[2][2]        ;
; Line_Following:b2v_inst2|dc1[0]           ; Merged with Line_Following:b2v_inst2|dc2[0]           ;
; Line_Following:b2v_inst2|dc1[2]           ; Merged with Line_Following:b2v_inst2|dc2[2]           ;
; pwm_generator:b2v_inst7|counter[0]        ; Merged with pwm_generator:b2v_inst6|counter[0]        ;
; pwm_generator:b2v_inst7|counter[1]        ; Merged with pwm_generator:b2v_inst6|counter[1]        ;
; pwm_generator:b2v_inst7|counter[2]        ; Merged with pwm_generator:b2v_inst6|counter[2]        ;
; pwm_generator:b2v_inst7|counter[3]        ; Merged with pwm_generator:b2v_inst6|counter[3]        ;
; pwm_generator:b2v_inst7|counter[4]        ; Merged with pwm_generator:b2v_inst6|counter[4]        ;
; pwm_generator:b2v_inst7|counter[5]        ; Merged with pwm_generator:b2v_inst6|counter[5]        ;
; pwm_generator:b2v_inst7|counter[6]        ; Merged with pwm_generator:b2v_inst6|counter[6]        ;
; pwm_generator:b2v_inst7|counter[7]        ; Merged with pwm_generator:b2v_inst6|counter[7]        ;
; pwm_generator:b2v_inst7|counter[8]        ; Merged with pwm_generator:b2v_inst6|counter[8]        ;
; pwm_generator:b2v_inst7|counter[9]        ; Merged with pwm_generator:b2v_inst6|counter[9]        ;
; pwm_generator:b2v_inst7|counter[10]       ; Merged with pwm_generator:b2v_inst6|counter[10]       ;
; pwm_generator:b2v_inst7|counter[11]       ; Merged with pwm_generator:b2v_inst6|counter[11]       ;
; pwm_generator:b2v_inst7|counter[12]       ; Merged with pwm_generator:b2v_inst6|counter[12]       ;
; pwm_generator:b2v_inst7|counter[13]       ; Merged with pwm_generator:b2v_inst6|counter[13]       ;
; Line_Following:b2v_inst2|node_flag        ; Stuck at GND due to stuck port data_in                ;
; Line_Following:b2v_inst2|dutycyc_right[2] ; Stuck at GND due to stuck port data_in                ;
; ADC_Controller:b2v_inst|mem1[2][0]        ; Stuck at VCC due to stuck port data_in                ;
; ADC_Controller:b2v_inst|mem1[2][2]        ; Stuck at GND due to stuck port data_in                ;
; Line_Following:b2v_inst2|dc2[2]           ; Stuck at GND due to stuck port data_in                ;
; Line_Following:b2v_inst2|count[0..31]     ; Stuck at GND due to stuck port data_in                ;
; Line_Following:b2v_inst2|node[0..7]       ; Stuck at GND due to stuck port clock_enable           ;
; Line_Following:b2v_inst2|fpga_LED[0..7]   ; Stuck at GND due to stuck port data_in                ;
; ADC_Controller:b2v_inst|sp_counter[0]     ; Merged with pwm_generator:b2v_inst6|counter[0]        ;
; ADC_Controller:b2v_inst|sp_counter[1]     ; Merged with pwm_generator:b2v_inst6|counter[1]        ;
; ADC_Controller:b2v_inst|sp_counter[2]     ; Merged with pwm_generator:b2v_inst6|counter[2]        ;
; ADC_Controller:b2v_inst|sp_counter[3]     ; Merged with pwm_generator:b2v_inst6|counter[3]        ;
; Fault_detection:b2v_inst8|msg[7]          ; Stuck at GND due to stuck port data_in                ;
; ADC_Controller:b2v_inst|channel_select[2] ; Stuck at GND due to stuck port data_in                ;
; ADC_Controller:b2v_inst|data_counter[0]   ; Merged with ADC_Controller:b2v_inst|din_counter[0]    ;
; uart_tx:b2v_inst10|state~2                ; Lost fanout                                           ;
; uart_tx:b2v_inst10|state~3                ; Lost fanout                                           ;
; ADC_Controller:b2v_inst|data_counter[1]   ; Merged with ADC_Controller:b2v_inst|din_counter[1]    ;
; LED_driver:b2v_inst9|counter[0]           ; Merged with pwm_generator:b2v_inst6|counter_pwm[0]    ;
; ADC_Controller:b2v_inst|data_counter[2]   ; Merged with ADC_Controller:b2v_inst|din_counter[2]    ;
; ADC_Controller:b2v_inst|data_counter[3]   ; Merged with ADC_Controller:b2v_inst|din_counter[3]    ;
; Line_Following:b2v_inst2|dutycyc_left[3]  ; Merged with Line_Following:b2v_inst2|dutycyc_left[1]  ;
; Line_Following:b2v_inst2|dutycyc_right[3] ; Merged with Line_Following:b2v_inst2|dutycyc_right[1] ;
; Line_Following:b2v_inst2|dc1[1]           ; Merged with Line_Following:b2v_inst2|dc1[3]           ;
; Line_Following:b2v_inst2|dc2[1]           ; Merged with Line_Following:b2v_inst2|dc2[3]           ;
; Total Number of Removed Registers = 100   ;                                                       ;
+-------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Line_Following:b2v_inst2|switch_on ; Stuck at VCC              ; Line_Following:b2v_inst2|node_flag, Line_Following:b2v_inst2|dutycyc_right[2], ;
;                                    ; due to stuck port data_in ; Line_Following:b2v_inst2|dc2[2], Line_Following:b2v_inst2|count[0],            ;
;                                    ;                           ; Line_Following:b2v_inst2|count[1], Line_Following:b2v_inst2|count[2],          ;
;                                    ;                           ; Line_Following:b2v_inst2|count[3], Line_Following:b2v_inst2|count[4],          ;
;                                    ;                           ; Line_Following:b2v_inst2|count[5], Line_Following:b2v_inst2|count[6],          ;
;                                    ;                           ; Line_Following:b2v_inst2|count[7], Line_Following:b2v_inst2|count[8],          ;
;                                    ;                           ; Line_Following:b2v_inst2|count[9], Line_Following:b2v_inst2|count[10],         ;
;                                    ;                           ; Line_Following:b2v_inst2|count[11], Line_Following:b2v_inst2|count[12],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[13], Line_Following:b2v_inst2|count[14],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[15], Line_Following:b2v_inst2|count[16],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[17], Line_Following:b2v_inst2|count[18],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[19], Line_Following:b2v_inst2|count[20],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[21], Line_Following:b2v_inst2|count[22],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[23], Line_Following:b2v_inst2|count[24],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[25], Line_Following:b2v_inst2|count[26],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[27], Line_Following:b2v_inst2|count[28],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[29], Line_Following:b2v_inst2|count[30],        ;
;                                    ;                           ; Line_Following:b2v_inst2|count[31], Line_Following:b2v_inst2|node[0],          ;
;                                    ;                           ; Line_Following:b2v_inst2|node[1], Line_Following:b2v_inst2|node[2],            ;
;                                    ;                           ; Line_Following:b2v_inst2|node[3], Line_Following:b2v_inst2|node[4],            ;
;                                    ;                           ; Line_Following:b2v_inst2|node[5], Line_Following:b2v_inst2|node[6],            ;
;                                    ;                           ; Line_Following:b2v_inst2|node[7], Line_Following:b2v_inst2|fpga_LED[3],        ;
;                                    ;                           ; Line_Following:b2v_inst2|fpga_LED[2], Line_Following:b2v_inst2|fpga_LED[1],    ;
;                                    ;                           ; Line_Following:b2v_inst2|fpga_LED[0], Line_Following:b2v_inst2|fpga_LED[4],    ;
;                                    ;                           ; Line_Following:b2v_inst2|fpga_LED[5], Line_Following:b2v_inst2|fpga_LED[6],    ;
;                                    ;                           ; Line_Following:b2v_inst2|fpga_LED[7], Fault_detection:b2v_inst8|msg[7]         ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2543  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 787   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 910   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_Controller:b2v_inst|adc_cs                                                                                                                                                                                                                                                                                                  ; 2       ;
; pwm_generator:b2v_inst6|pwm_signal                                                                                                                                                                                                                                                                                              ; 2       ;
; pwm_generator:b2v_inst7|pwm_signal                                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main_module|ADC_Controller:b2v_inst|channel_select[1] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main_module|Fault_detection:b2v_inst8|time_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |main_module|Line_Following:b2v_inst2|dutycyc_right[0] ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |main_module|uart_tx:b2v_inst10|count[8]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main_module|uart_tx:b2v_inst10|index                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main_module|ADC_Controller:b2v_inst|channel           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 158                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 158                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 498                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 158                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "path:b2v_inst11"                                                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; turn_flag    ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "turn_flag[1..1]" have no fanouts                 ;
; turn_flag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; planned_path ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:b2v_inst7"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk_95Hz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Following:b2v_inst2"                                                                                                                        ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; turn_flag ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 158                 ; 158              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_ff         ; 224                         ;
;     ENA               ; 115                         ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 93                          ;
; cycloneiii_lcell_comb ; 292                         ;
;     arith             ; 95                          ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 197                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 111                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                               ; Details                                                                                                                                                        ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A1                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst3|A1~0                            ; N/A                                                                                                                                                            ;
; A1                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst3|A1~0                            ; N/A                                                                                                                                                            ;
; A2                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst4|A1~0                            ; N/A                                                                                                                                                            ;
; A2                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst4|A1~0                            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[0]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[0]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[10]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[10]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[11]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[11]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[1]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[1]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[2]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[2]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[3]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[3]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[4]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[4]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[5]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[5]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[6]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[6]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[7]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[7]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[8]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[8]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[9]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|center_value[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch3[9]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[0]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[0]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[10]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[10]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[11]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[11]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[1]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[1]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[2]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[2]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[3]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[3]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[4]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[4]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[5]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[5]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[6]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[6]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[7]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[7]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[8]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[8]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[9]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|left_value[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch4[9]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]            ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|right_value[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]             ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[0]              ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[0]              ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[1]              ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[1]              ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[2]              ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[2]              ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[3]              ; N/A                                                                                                                                                            ;
; ADC_Controller:b2v_inst|sp_counter[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm_generator:b2v_inst6|counter[3]              ; N/A                                                                                                                                                            ;
; B1                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst3|B1~0                            ; N/A                                                                                                                                                            ;
; B1                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst3|B1~0                            ; N/A                                                                                                                                                            ;
; B2                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst4|B1~0                            ; N/A                                                                                                                                                            ;
; B2                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demux:b2v_inst4|B1~0                            ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|UV_echo               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UV_echo                                         ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|UV_echo               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UV_echo                                         ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|UV_trig               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|UV_trig               ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|UV_trig               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|UV_trig               ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|fault_detect          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|fault_detect          ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|fault_detect          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|fault_detect          ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[0]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[0]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[1]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[1]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[2]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[2]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[3]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|index[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|index[3]              ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[0]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[0]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[1]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[1]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[2]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[2]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[3]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[3]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[4]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[4]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[5]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[5]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[6]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[6]                ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg_state             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg_state             ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|msg_state             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg_state             ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[0]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[0]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[10] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[10] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[11] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[11] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[12] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[12] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[13] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[13] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[14] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[14] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[15] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[15] ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[1]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[1]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[2]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[2]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[3]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[3]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[4]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[4]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[5]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[5]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[6]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[6]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[7]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[7]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[8]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[8]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[9]  ; N/A                                                                                                                                                            ;
; Fault_detection:b2v_inst8|prev_time_counter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|prev_time_counter[9]  ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|glow_flag.11_154           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|glow_flag.11_154           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|node[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|switch                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_driver:b2v_inst9|switch                     ; N/A                                                                                                                                                            ;
; LED_driver:b2v_inst9|switch                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LED_driver:b2v_inst9|switch                     ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[0]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[10]            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[11]            ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[1]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[2]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[3]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[4]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[5]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[6]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[7]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[8]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|right[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:b2v_inst|dout_ch1[9]             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|switch_on              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                             ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|switch_on              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                             ; N/A                                                                                                                                                            ;
; key                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key                                             ; N/A                                                                                                                                                            ;
; key                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key                                             ; N/A                                                                                                                                                            ;
; node[0]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[0]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[1]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[1]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[2]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[2]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[3]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[3]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[4]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[4]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[5]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[5]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[6]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[6]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[7]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node[7]                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node_flag                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; node_flag                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; transmit_data                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|tx                           ; N/A                                                                                                                                                            ;
; transmit_data                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|tx                           ; N/A                                                                                                                                                            ;
; uart_rx:b2v_inst11|Msg[0]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[0]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[1]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[1]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[2]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[2]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[3]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[3]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[4]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[4]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[5]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[5]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[6]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[6]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[7]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|Msg[7]                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_complete                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_complete                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_rx:b2v_inst11|rx_msg[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; uart_tx:b2v_inst10|count[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[0]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[0]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[1]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[1]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[2]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[2]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[3]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[3]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[4]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[4]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[5]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[5]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[6]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[6]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[7]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[7]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[8]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|count[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|count[8]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[0]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[0]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[1]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[1]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[2]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[2]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[3]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[3]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[4]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[4]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[5]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[5]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[6]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fault_detection:b2v_inst8|msg[6]                ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|data[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                             ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|index[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|index[0]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|index[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|index[0]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|index[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|index[1]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|index[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|index[1]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|index[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|index[2]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|index[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|index[2]                     ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|tx                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|tx                           ; N/A                                                                                                                                                            ;
; uart_tx:b2v_inst10|tx                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_tx:b2v_inst10|tx                           ; N/A                                                                                                                                                            ;
; Line_Following:b2v_inst2|node_flag              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; Line_Following:b2v_inst2|node_flag              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                             ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC             ; N/A                                                                                                                                                            ;
; clk_50M                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk_50M                                         ; N/A                                                                                                                                                            ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jan 21 18:55:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: /home/atharv/e-yantra/Line_Following/uart_rx.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: /home/atharv/e-yantra/Line_Following/uart_tx.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file main_module.v
    Info (12023): Found entity 1: main_module File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Fault_detection.v
    Info (12023): Found entity 1: Fault_detection File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pwm_generator1.v
    Info (12023): Found entity 1: pwm_generator File: /home/atharv/e-yantra/Line_Following/pwm_generator1.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Line_Following.v
    Info (12023): Found entity 1: Line_Following File: /home/atharv/e-yantra/Line_Following/Line_Following.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file frequency_scaling.v
    Info (12023): Found entity 1: frequency_scaling File: /home/atharv/e-yantra/Line_Following/frequency_scaling.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file demux_1.v
    Info (12023): Found entity 1: demux File: /home/atharv/e-yantra/Line_Following/demux_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_controller.v
    Info (12023): Found entity 1: ADC_Controller File: /home/atharv/e-yantra/Line_Following/adc_controller.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file LED_driver.v
    Info (12023): Found entity 1: LED_driver File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file path_1.v
    Info (12023): Found entity 1: path File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 1
Info (12127): Elaborating entity "main_module" for the top level hierarchy
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Controller:b2v_inst" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 99
Info (12128): Elaborating entity "Line_Following" for hierarchy "Line_Following:b2v_inst2" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 116
Warning (10230): Verilog HDL assignment warning at Line_Following.v(208): truncated value with size 32 to match size of target (8) File: /home/atharv/e-yantra/Line_Following/Line_Following.v Line: 208
Info (12128): Elaborating entity "demux" for hierarchy "demux:b2v_inst3" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 124
Info (12128): Elaborating entity "frequency_scaling" for hierarchy "frequency_scaling:b2v_inst5" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 137
Info (12128): Elaborating entity "pwm_generator" for hierarchy "pwm_generator:b2v_inst6" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 144
Info (12128): Elaborating entity "Fault_detection" for hierarchy "Fault_detection:b2v_inst8" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at Fault_detection.v(14): object "flag" assigned a value but never read File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 14
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(44): truncated value with size 32 to match size of target (16) File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 44
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(58): truncated value with size 32 to match size of target (16) File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 58
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(67): truncated value with size 32 to match size of target (4) File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 67
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(72): truncated value with size 32 to match size of target (16) File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 72
Warning (10030): Net "msg_contain.data_a" at Fault_detection.v(9) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 9
Warning (10030): Net "msg_contain.waddr_a" at Fault_detection.v(9) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 9
Warning (10030): Net "msg_contain.we_a" at Fault_detection.v(9) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 9
Info (12128): Elaborating entity "LED_driver" for hierarchy "LED_driver:b2v_inst9" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 175
Warning (10240): Verilog HDL Always Construct warning at LED_driver.v(34): inferring latch(es) for variable "glow_flag", which holds its previous value in one or more paths through the always construct File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 34
Info (10041): Inferred latch for "glow_flag.11" at LED_driver.v(34) File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 34
Info (10041): Inferred latch for "glow_flag.10" at LED_driver.v(34) File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 34
Info (10041): Inferred latch for "glow_flag.01" at LED_driver.v(34) File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 34
Info (10041): Inferred latch for "glow_flag.00" at LED_driver.v(34) File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 34
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:b2v_inst10" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 181
Warning (10230): Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 4 to match size of target (3) File: /home/atharv/e-yantra/Line_Following/uart_tx.v Line: 45
Warning (10230): Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Line_Following/uart_tx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_tx.v(64): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Line_Following/uart_tx.v Line: 64
Warning (10230): Verilog HDL assignment warning at uart_tx.v(70): truncated value with size 32 to match size of target (3) File: /home/atharv/e-yantra/Line_Following/uart_tx.v Line: 70
Warning (10230): Verilog HDL assignment warning at uart_tx.v(82): truncated value with size 32 to match size of target (9) File: /home/atharv/e-yantra/Line_Following/uart_tx.v Line: 82
Info (12128): Elaborating entity "path" for hierarchy "path:b2v_inst11" File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at path_1.v(13): object "curr_node" assigned a value but never read File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 13
Warning (10230): Verilog HDL assignment warning at path_1.v(75): truncated value with size 32 to match size of target (1) File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 75
Warning (10230): Verilog HDL assignment warning at path_1.v(76): truncated value with size 32 to match size of target (1) File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 76
Warning (10230): Verilog HDL assignment warning at path_1.v(82): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 82
Warning (10230): Verilog HDL assignment warning at path_1.v(84): truncated value with size 8 to match size of target (2) File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 84
Warning (10230): Verilog HDL assignment warning at path_1.v(92): truncated value with size 8 to match size of target (2) File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 92
Warning (10230): Verilog HDL assignment warning at path_1.v(100): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 100
Warning (10230): Verilog HDL assignment warning at path_1.v(101): truncated value with size 32 to match size of target (5) File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 101
Warning (10030): Net "node_rel.data_a" at path_1.v(10) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 10
Warning (10030): Net "node_rel.waddr_a" at path_1.v(10) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 10
Warning (10030): Net "path[7..5]" at path_1.v(11) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 11
Warning (10030): Net "node_rel.we_a" at path_1.v(10) has no driver or initial value, using a default initial value '0' File: /home/atharv/e-yantra/Line_Following/path_1.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ud24.tdf
    Info (12023): Found entity 1: altsyncram_ud24 File: /home/atharv/e-yantra/Line_Following/db/altsyncram_ud24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /home/atharv/e-yantra/Line_Following/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/atharv/e-yantra/Line_Following/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aii.tdf
    Info (12023): Found entity 1: cntr_aii File: /home/atharv/e-yantra/Line_Following/db/cntr_aii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /home/atharv/e-yantra/Line_Following/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: /home/atharv/e-yantra/Line_Following/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: /home/atharv/e-yantra/Line_Following/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/atharv/e-yantra/Line_Following/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/atharv/e-yantra/Line_Following/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/atharv/e-yantra/Line_Following/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.01.21.18:55:52 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/atharv/e-yantra/Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14025): LATCH primitive "LED_driver:b2v_inst9|led1_G1" is permanently disabled File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 7
Warning (14025): LATCH primitive "LED_driver:b2v_inst9|led1_B1" is permanently disabled File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 8
Warning (14025): LATCH primitive "LED_driver:b2v_inst9|led1_G1" is permanently disabled File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 7
Warning (14025): LATCH primitive "LED_driver:b2v_inst9|led1_B1" is permanently disabled File: /home/atharv/e-yantra/Line_Following/LED_driver.v Line: 8
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Fault_detection:b2v_inst8|msg_contain" is uninferred due to inappropriate RAM size File: /home/atharv/e-yantra/Line_Following/Fault_detection.v Line: 9
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File "/home/atharv/e-yantra/Line_Following/db/Line_Following.ram0_Fault_detection_d370b87e.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led1_R1" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 54
    Warning (13410): Pin "led1_G1" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 55
    Warning (13410): Pin "led1_B1" is stuck at VCC File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 56
    Warning (13410): Pin "led2_R2" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 57
    Warning (13410): Pin "led2_G2" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 58
    Warning (13410): Pin "led2_B2" is stuck at VCC File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 59
    Warning (13410): Pin "led3_R3" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 60
    Warning (13410): Pin "led3_G3" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 61
    Warning (13410): Pin "led3_B3" is stuck at VCC File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 62
    Warning (13410): Pin "fpga_LED[0]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
    Warning (13410): Pin "fpga_LED[1]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
    Warning (13410): Pin "fpga_LED[2]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
    Warning (13410): Pin "fpga_LED[3]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
    Warning (13410): Pin "fpga_LED[4]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
    Warning (13410): Pin "fpga_LED[5]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
    Warning (13410): Pin "fpga_LED[6]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
    Warning (13410): Pin "fpga_LED[7]" is stuck at GND File: /home/atharv/e-yantra/Line_Following/main_module.v Line: 68
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/atharv/e-yantra/Line_Following/output_files/Line_Following.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 293 of its 349 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 56 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3284 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 3091 logic cells
    Info (21064): Implemented 158 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 528 megabytes
    Info: Processing ended: Sun Jan 21 18:55:57 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/atharv/e-yantra/Line_Following/output_files/Line_Following.map.smsg.


