#-----------------------------------------------------------
# Vivado v2019.2_AR72614 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  4 22:13:24 2022
# Process ID: 322380
# Current directory: /home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1
# Command line: vivado -log design_receiver_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_receiver_wrapper.tcl -jvm -patch-module=java.desktop=/home/chiro/Software/Xilinx/Vivado/2019.2/lib/classes/AR72614/AR72614.jar
# Log file: /home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/design_receiver_wrapper.vds
# Journal file: /home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_receiver_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chiro/Software/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_receiver_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 322521 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.098 ; gain = 202.688 ; free physical = 7812 ; free virtual = 21263
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_receiver_wrapper' [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/hdl/design_receiver_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_receiver' [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/synth/design_receiver.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_receiver_ReceiverWrapper_0_0' [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/.Xil/Vivado-322380-chiro-pc/realtime/design_receiver_ReceiverWrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_receiver_ReceiverWrapper_0_0' (1#1) [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/.Xil/Vivado-322380-chiro-pc/realtime/design_receiver_ReceiverWrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_receiver_clk_wiz_0_0' [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/.Xil/Vivado-322380-chiro-pc/realtime/design_receiver_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_receiver_clk_wiz_0_0' (2#1) [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/.Xil/Vivado-322380-chiro-pc/realtime/design_receiver_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/synth/design_receiver.v:64]
INFO: [Synth 8-6157] synthesizing module 'design_receiver_ila_0_0' [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/.Xil/Vivado-322380-chiro-pc/realtime/design_receiver_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_receiver_ila_0_0' (3#1) [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/.Xil/Vivado-322380-chiro-pc/realtime/design_receiver_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/synth/design_receiver.v:64]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ReceiverWrapper_0'. This will prevent further optimization [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/synth/design_receiver.v:50]
INFO: [Synth 8-6155] done synthesizing module 'design_receiver' (4#1) [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/synth/design_receiver.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_receiver_wrapper' (5#1) [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/hdl/design_receiver_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.816 ; gain = 267.406 ; free physical = 7825 ; free virtual = 21282
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1959.816 ; gain = 267.406 ; free physical = 7819 ; free virtual = 21275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1959.816 ; gain = 267.406 ; free physical = 7819 ; free virtual = 21275
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.816 ; gain = 0.000 ; free physical = 7813 ; free virtual = 21269
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0_in_context.xdc] for cell 'design_receiver_i/clk_wiz_0'
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0_in_context.xdc] for cell 'design_receiver_i/clk_wiz_0'
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_ReceiverWrapper_0_0/design_receiver_ReceiverWrapper_0_0/design_receiver_ReceiverWrapper_0_0_in_context.xdc] for cell 'design_receiver_i/ReceiverWrapper_0'
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_ReceiverWrapper_0_0/design_receiver_ReceiverWrapper_0_0/design_receiver_ReceiverWrapper_0_0_in_context.xdc] for cell 'design_receiver_i/ReceiverWrapper_0'
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_ila_0_0/design_receiver_ila_0_0/design_receiver_ila_0_0_in_context.xdc] for cell 'design_receiver_i/ila_0'
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_ila_0_0/design_receiver_ila_0_0/design_receiver_ila_0_0_in_context.xdc] for cell 'design_receiver_i/ila_0'
Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:5]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_50M' completely overrides clock 'clock_in'.
New: create_clock -period 20.000 -name clk_50M [get_ports clock_in], [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:6]
Previous: create_clock -period 20.000 [get_ports clock_in], [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sender_sync_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sender_sync_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sender_sync_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sender_sync_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sender_sync_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:26]
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_receiver_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_receiver_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_receiver_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sender_frame_available'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'sender_frame_available'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:157]
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_receiver_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/Receiver.xdc]
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/Receiver.xdc]
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.582 ; gain = 0.000 ; free physical = 7721 ; free virtual = 21179
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.582 ; gain = 0.000 ; free physical = 7721 ; free virtual = 21179
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7809 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7809 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_in. (constraint file  /home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_in. (constraint file  /home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_receiver_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_receiver_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_receiver_i/ReceiverWrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_receiver_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7809 ; free virtual = 21259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7809 ; free virtual = 21260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7752 ; free virtual = 21222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7669 ; free virtual = 21125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7669 ; free virtual = 21125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2021.582 ; gain = 329.172 ; free physical = 7669 ; free virtual = 21125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.457 ; gain = 336.047 ; free physical = 7658 ; free virtual = 21115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.457 ; gain = 336.047 ; free physical = 7658 ; free virtual = 21115
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.457 ; gain = 336.047 ; free physical = 7658 ; free virtual = 21115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.457 ; gain = 336.047 ; free physical = 7658 ; free virtual = 21115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.457 ; gain = 336.047 ; free physical = 7658 ; free virtual = 21115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.457 ; gain = 336.047 ; free physical = 7658 ; free virtual = 21115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |design_receiver_ReceiverWrapper_0_0 |         1|
|2     |design_receiver_clk_wiz_0_0         |         1|
|3     |design_receiver_ila_0_0             |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_receiver_ReceiverWrapper_0_0 |     1|
|2     |design_receiver_clk_wiz_0_0         |     1|
|3     |design_receiver_ila_0_0             |     1|
|4     |IBUF                                |    10|
|5     |OBUF                                |    11|
+------+------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    34|
|2     |  design_receiver_i |design_receiver |    13|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.457 ; gain = 336.047 ; free physical = 7658 ; free virtual = 21115
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2028.457 ; gain = 274.281 ; free physical = 7713 ; free virtual = 21170
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2028.465 ; gain = 336.047 ; free physical = 7713 ; free virtual = 21170
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2028.465 ; gain = 0.000 ; free physical = 7802 ; free virtual = 21257
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.395 ; gain = 0.000 ; free physical = 7722 ; free virtual = 21194
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 99 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2035.395 ; gain = 516.523 ; free physical = 7847 ; free virtual = 21318
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.395 ; gain = 0.000 ; free physical = 7847 ; free virtual = 21318
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.runs/synth_1/design_receiver_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_receiver_wrapper_utilization_synth.rpt -pb design_receiver_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  4 22:14:12 2022...
