0.6
2019.1
May 24 2019
14:51:52
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/07_fsm_pulse_generator/07_fsm_pulse_generator.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/07_fsm_pulse_generator/07_fsm_pulse_generator.srcs/sources_1/ip/ila_0/sim/ila_0.vhd,1568979577,vhdl,,,,ila_0,,,,,,,,
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Exercise/07_fsm_pulse_generator/07_fsm_pulse_generator.srcs/sources_1/ip/vio_1/sim/vio_1.vhd,1568969909,vhdl,,,,vio_1,,,,,,,,
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab7/Lab7.srcs/sources_1/new/break_measure.vhd,1568980103,vhdl,,,,break_measure,,,,,,,,
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab7/Lab7.srcs/sources_1/new/pulses_generator.vhd,1545186924,vhdl,,,,pulses_generator,,,,,,,,
/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab7/Lab7.srcs/sources_1/new/top.vhd,1568969818,vhdl,,,,top,,,,,,,,
