v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -430 -590 -430 -570 { lab=GND}
N -430 -690 -430 -650 { lab=vdd}
N -80 -440 -30 -440 { lab=vinp1}
N -80 -360 -30 -360 { lab=vref1}
N 60 -400 120 -400 { lab=d4}
N -320 -360 -80 -360 { lab=vref1}
N -80 -400 -30 -400 { lab=clk1}
N -390 -500 -390 -440 { lab=vdd}
N -390 -390 -390 -360 { lab=vref1}
N -390 -360 -310 -360 { lab=vref1}
N -390 -360 -390 -330 { lab=vref1}
N -390 -270 -390 -240 { lab=vref2}
N -390 -120 -390 -90 { lab=vref3}
N -390 20 -390 60 { lab=vref4}
N 60 -270 130 -270 { lab=d3}
N -390 -230 -30 -230 { lab=vref2}
N -390 -240 -390 -230 { lab=vref2}
N -70 -270 -30 -270 { lab=clk1}
N -70 -310 -30 -310 { lab=vinp1}
N -390 -230 -390 -180 { lab=vref2}
N -390 -90 -390 -40 { lab=vref3}
N -390 -70 -20 -70 { lab=vref3}
N 70 -110 150 -110 { lab=d2}
N -70 -150 -20 -150 { lab=vinp1}
N -70 -110 -20 -110 { lab=clk1}
N -390 60 -390 100 { lab=vref4}
N -390 80 -20 80 { lab=vref4}
N 70 40 160 40 { lab=d1}
N -80 -0 -20 -0 { lab=vinp1}
N -70 40 -20 40 { lab=clk1}
N -390 160 -390 240 { lab=GND}
N -390 220 -20 220 { lab=GND}
N 70 180 180 180 { lab=d0}
N -80 140 -20 140 { lab=vinp1}
N -70 180 -20 180 { lab=clk1}
N 200 -400 250 -400 { lab=d4b}
N 210 -270 260 -270 { lab=d3b}
N 230 -110 280 -110 { lab=d2b}
N 240 40 290 40 { lab=d1b}
N -960 -290 -960 -270 { lab=GND}
N -960 -390 -960 -350 { lab=VPWR}
N -880 -290 -880 -270 { lab=GND}
N -880 -390 -880 -350 { lab=VPB}
N -800 -290 -800 -270 { lab=GND}
N -800 -390 -800 -350 { lab=VGND}
N -730 -280 -730 -260 { lab=GND}
N -730 -380 -730 -340 { lab=VNB}
N 320 -300 370 -300 { lab=d1}
N 350 -260 370 -260 { lab=d0}
N 340 -260 350 -260 { lab=d0}
N 330 -260 340 -260 { lab=d0}
N 320 -260 330 -260 { lab=d0}
N 330 -190 380 -190 { lab=d1b}
N 360 -150 380 -150 { lab=d0}
N 350 -150 360 -150 { lab=d0}
N 340 -150 350 -150 { lab=d0}
N 330 -150 340 -150 { lab=d0}
N 490 -280 520 -260 { lab=#net1}
N 500 -170 520 -220 { lab=#net2}
N 640 -240 700 -240 { lab=#net3}
N 370 -60 430 -60 { lab=d4b}
N 370 -20 430 -20 { lab=d3b}
N 370 20 430 20 { lab=d2b}
N 550 -20 720 -20 { lab=#net4}
N 720 -130 720 -20 { lab=#net4}
N 720 -130 760 -130 { lab=#net4}
N 700 -240 740 -240 { lab=#net3}
N 740 -240 750 -240 { lab=#net3}
N 750 -240 760 -240 { lab=#net3}
N 760 -240 760 -170 { lab=#net3}
N 880 -150 950 -150 { lab=y2}
N 380 100 440 100 { lab=d4}
N 380 140 440 140 { lab=d3}
N 380 180 440 180 { lab=d2}
N 390 270 440 270 { lab=d1}
N 390 310 440 310 { lab=d0}
N 560 140 600 190 { lab=#net5}
N 560 290 600 230 { lab=#net6}
N 720 210 1050 210 { lab=#net7}
N 1050 190 1050 210 { lab=#net7}
N 950 -150 1040 -150 { lab=y2}
N 1170 170 1230 170 { lab=y1}
N 1050 -150 1050 150 { lab=y2}
N 1040 -150 1050 -150 { lab=y2}
N 330 470 380 470 { lab=d3}
N 360 510 380 510 { lab=d2}
N 350 510 360 510 { lab=d2}
N 340 510 350 510 { lab=d2}
N 330 510 340 510 { lab=d2}
N 340 580 390 580 { lab=d3b}
N 370 620 390 620 { lab=d2b}
N 360 620 370 620 { lab=d2b}
N 350 620 360 620 { lab=d2b}
N 340 620 350 620 { lab=d2b}
N 500 490 530 510 { lab=#net8}
N 510 600 530 550 { lab=#net9}
N 650 530 710 530 { lab=#net10}
N 380 710 440 710 { lab=d4b}
N 380 750 440 750 { lab=d1}
N 380 790 440 790 { lab=d0}
N 560 750 730 750 { lab=#net11}
N 730 640 730 750 { lab=#net11}
N 730 640 770 640 { lab=#net11}
N 710 530 750 530 { lab=#net10}
N 750 530 760 530 { lab=#net10}
N 760 530 770 530 { lab=#net10}
N 770 530 770 600 { lab=#net10}
N 890 620 960 620 { lab=y0}
N 1050 -150 1120 -150 { lab=y2}
N 1120 -150 1130 -150 { lab=y2}
N 1210 -150 1280 -150 { lab=y3}
N 1360 -150 1410 -150 { lab=y4}
C {devices/vsource.sym} -430 -620 0 0 {name=V1 value=3.3}
C {devices/gnd.sym} -430 -570 0 0 {name=l4 lab=GND}
C {devices/lab_pin.sym} -430 -670 2 0 {name=l5 sig_type=std_logic lab=vdd}
C {devices/lab_pin.sym} -60 -440 1 0 {name=l9 sig_type=std_logic lab=vinp1}
C {devices/ipin.sym} -70 -440 0 0 {name=p1 lab=vinp1}
C {/home/vinodhini/Documents/strongarmlatch.sym} -80 -350 0 0 {name=x3}
C {devices/lab_pin.sym} -50 -400 1 0 {name=l7 sig_type=std_logic lab=clk1}
C {devices/ipin.sym} -70 -400 0 0 {name=p6 lab=clk1}
C {devices/code.sym} 250 -640 0 0 {name=TT_model_sky130
format=@value
only_toplevel=true
value="
.lib ~/open_pdks/sky130/sky130A/libs.tech/ngspice/sky130.lib.spice tt
.include /home/vinodhini/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hvl/spice/sky130_fd_sc_hvl.spice

*.MODEL swmod SW(VT=0.0 VH=0.01 RON=1 ROFF=10000000000)
.param mc_mm_switch=0
.param mc_pr_switch=0"}
C {devices/code_shown.sym} 410 -560 0 0 {name=s1 only_toplevel=false value="
.tran 2.5u 2m
.options gmin=1E-11
.save inp clk1 d0 d1 d2 d3 d4 y0 y1 y2 y3 y4"}
C {devices/res.sym} -390 -420 0 0 {name=R1
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} -390 -480 2 0 {name=l2 sig_type=std_logic lab=vdd}
C {devices/res.sym} -390 -300 0 0 {name=R2
value=1k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} -390 -150 0 0 {name=R3
value=1k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} -390 -10 0 0 {name=R4
value=1k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} -390 130 0 0 {name=R5
value=1k
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} -390 240 0 0 {name=l6 lab=GND}
C {devices/lab_pin.sym} -240 -360 1 0 {name=l8 sig_type=std_logic lab=vref1}
C {/home/vinodhini/Documents/strongarmlatch.sym} -80 -220 0 0 {name=x1}
C {devices/lab_pin.sym} -50 -310 1 0 {name=l1 sig_type=std_logic lab=vinp1}
C {devices/lab_pin.sym} -50 -270 1 0 {name=l3 sig_type=std_logic lab=clk1}
C {devices/lab_pin.sym} -250 -230 1 0 {name=l10 sig_type=std_logic lab=vref2}
C {devices/lab_pin.sym} -250 -70 1 0 {name=l13 sig_type=std_logic lab=vref3}
C {/home/vinodhini/Documents/strongarmlatch.sym} -70 -60 0 0 {name=x2}
C {devices/lab_pin.sym} -50 -150 1 0 {name=l15 sig_type=std_logic lab=vinp1}
C {devices/lab_pin.sym} -70 -110 1 0 {name=l16 sig_type=std_logic lab=clk1}
C {/home/vinodhini/Documents/strongarmlatch.sym} -70 90 0 0 {name=x4}
C {devices/lab_pin.sym} -40 0 1 0 {name=l18 sig_type=std_logic lab=vinp1}
C {devices/lab_pin.sym} -50 40 1 0 {name=l19 sig_type=std_logic lab=clk1}
C {devices/lab_pin.sym} -250 80 1 0 {name=l20 sig_type=std_logic lab=vref4}
C {/home/vinodhini/Documents/strongarmlatch.sym} -70 230 0 0 {name=x5}
C {devices/lab_pin.sym} -40 140 1 0 {name=l23 sig_type=std_logic lab=vinp1}
C {devices/lab_pin.sym} -50 180 1 0 {name=l24 sig_type=std_logic lab=clk1}
C {devices/lab_pin.sym} 120 180 1 0 {name=l11 sig_type=std_logic lab=d0}
C {devices/lab_pin.sym} 120 40 1 0 {name=l12 sig_type=std_logic lab=d1}
C {devices/lab_pin.sym} 110 -110 1 0 {name=l14 sig_type=std_logic lab=d2}
C {devices/lab_pin.sym} 110 -270 1 0 {name=l17 sig_type=std_logic lab=d3}
C {devices/lab_pin.sym} 100 -400 1 0 {name=l21 sig_type=std_logic lab=d4}
C {sky130_stdcells/inv_1.sym} 200 40 0 0 {name=x7 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 190 -110 0 0 {name=x8 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 170 -270 0 0 {name=x9 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 160 -400 0 0 {name=x10 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 270 40 1 0 {name=l29 sig_type=std_logic lab=d1b}
C {devices/lab_pin.sym} 250 -110 1 0 {name=l30 sig_type=std_logic lab=d2b}
C {devices/lab_pin.sym} 230 -270 1 0 {name=l31 sig_type=std_logic lab=d3b}
C {devices/lab_pin.sym} 230 -400 1 0 {name=l32 sig_type=std_logic lab=d4b}
C {devices/vsource.sym} -960 -320 0 0 {name=V4 value=3.3}
C {devices/gnd.sym} -960 -270 0 0 {name=l33 lab=GND}
C {devices/lab_pin.sym} -960 -370 2 0 {name=l34 sig_type=std_logic lab=VPWR}
C {devices/vsource.sym} -880 -320 0 0 {name=V5 value=3.3}
C {devices/gnd.sym} -880 -270 0 0 {name=l35 lab=GND}
C {devices/lab_pin.sym} -880 -370 2 0 {name=l36 sig_type=std_logic lab=VPB}
C {devices/vsource.sym} -800 -320 0 0 {name=V6 value=0}
C {devices/gnd.sym} -800 -270 0 0 {name=l37 lab=GND}
C {devices/lab_pin.sym} -800 -370 2 0 {name=l38 sig_type=std_logic lab=VGND}
C {devices/vsource.sym} -730 -310 0 0 {name=V7 value=0}
C {devices/gnd.sym} -730 -260 0 0 {name=l39 lab=GND}
C {devices/lab_pin.sym} -730 -360 2 0 {name=l40 sig_type=std_logic lab=VNB}
C {sky130_stdcells/and2_1.sym} 430 -280 0 0 {name=x6 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 350 -300 1 0 {name=l28 sig_type=std_logic lab=d1}
C {devices/lab_pin.sym} 350 -260 1 0 {name=l41 sig_type=std_logic lab=d0}
C {sky130_stdcells/and2_1.sym} 440 -170 0 0 {name=x11 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 360 -190 1 0 {name=l42 sig_type=std_logic lab=d1b}
C {devices/lab_pin.sym} 360 -150 1 0 {name=l43 sig_type=std_logic lab=d0}
C {sky130_stdcells/or2_1.sym} 580 -240 0 0 {name=x12 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/and3_1.sym} 490 -20 0 0 {name=x13 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 400 -60 1 0 {name=l44 sig_type=std_logic lab=d4b}
C {devices/lab_pin.sym} 390 -20 1 0 {name=l45 sig_type=std_logic lab=d3b}
C {devices/lab_pin.sym} 410 20 1 0 {name=l46 sig_type=std_logic lab=d2b}
C {sky130_stdcells/and2_1.sym} 820 -150 0 0 {name=x14 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 920 -150 1 0 {name=l47 sig_type=std_logic lab=y2}
C {sky130_stdcells/and3_1.sym} 500 140 0 0 {name=x15 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/and2_1.sym} 500 290 0 0 {name=x16 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/and2_1.sym} 660 210 0 0 {name=x17 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/or2_1.sym} 1110 170 0 0 {name=x18 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 420 100 1 0 {name=l48 sig_type=std_logic lab=d4}
C {devices/lab_pin.sym} 410 140 1 0 {name=l49 sig_type=std_logic lab=d3}
C {devices/lab_pin.sym} 410 180 1 0 {name=l50 sig_type=std_logic lab=d2}
C {devices/lab_pin.sym} 420 270 1 0 {name=l51 sig_type=std_logic lab=d1}
C {devices/lab_pin.sym} 420 310 1 0 {name=l52 sig_type=std_logic lab=d0}
C {devices/lab_pin.sym} 1200 170 1 0 {name=l53 sig_type=std_logic lab=y1}
C {sky130_stdcells/and2_1.sym} 440 490 0 0 {name=x19 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 360 470 1 0 {name=l54 sig_type=std_logic lab=d3}
C {devices/lab_pin.sym} 360 510 1 0 {name=l55 sig_type=std_logic lab=d2}
C {sky130_stdcells/and2_1.sym} 450 600 0 0 {name=x20 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 370 580 1 0 {name=l56 sig_type=std_logic lab=d3b}
C {devices/lab_pin.sym} 370 620 1 0 {name=l57 sig_type=std_logic lab=d2b}
C {sky130_stdcells/or2_1.sym} 590 530 0 0 {name=x21 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/and3_1.sym} 500 750 0 0 {name=x22 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 410 710 1 0 {name=l58 sig_type=std_logic lab=d4b}
C {devices/lab_pin.sym} 400 750 1 0 {name=l59 sig_type=std_logic lab=d1}
C {devices/lab_pin.sym} 420 790 1 0 {name=l60 sig_type=std_logic lab=d0}
C {sky130_stdcells/and2_1.sym} 830 620 0 0 {name=x23 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 930 620 1 0 {name=l61 sig_type=std_logic lab=y0}
C {sky130_stdcells/buf_1.sym} 1170 -150 0 0 {name=x24 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 1230 -150 1 0 {name=l62 sig_type=std_logic lab=y3}
C {sky130_stdcells/buf_1.sym} 1320 -150 0 0 {name=x25 VGND=VGND VNB=VNB VPB=VPB VPWR=VPWR prefix=sky130_fd_sc_hvl__ }
C {devices/lab_pin.sym} 1390 -150 1 0 {name=l63 sig_type=std_logic lab=y4}
C {devices/opin.sym} 1220 170 0 0 {name=p2 lab=y1}
C {devices/opin.sym} 1400 -150 0 0 {name=p3 lab=y4}
C {devices/opin.sym} 950 620 0 0 {name=p4 lab=y0}
C {devices/opin.sym} 1250 -160 1 0 {name=p5 lab=y3}
C {devices/opin.sym} 970 -160 1 0 {name=p7 lab=y2}
