Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Dec 15 02:42:55 2018
| Host         : moe-SVP132200C running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_methodology -file seg_assembly_methodology_drc_routed.rpt -pb seg_assembly_methodology_drc_routed.pb -rpx seg_assembly_methodology_drc_routed.rpx
| Design       : seg_assembly
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_seg_assembly
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

