Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Wed Jul 01 01:12:58 2015
| Host             : Vangelis-PC running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Level_power_routed.rpt -pb Top_Level_power_summary_routed.pb
| Design           : Top_Level
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.487 |
| Dynamic (W)              | 0.385 |
| Device Static (W)        | 0.102 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 97.8  |
| Junction Temperature (C) | 27.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        5 |       --- |             --- |
| Slice Logic              |     0.022 |     7216 |       --- |             --- |
|   LUT as Logic           |     0.021 |     4016 |     63400 |            6.33 |
|   CARRY4                 |    <0.001 |      187 |     15850 |            1.17 |
|   LUT as Distributed RAM |    <0.001 |       96 |     19000 |            0.50 |
|   F7/F8 Muxes            |    <0.001 |     1088 |     63400 |            1.71 |
|   Register               |    <0.001 |      936 |    126800 |            0.73 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
|   Others                 |     0.000 |      492 |       --- |             --- |
| Signals                  |     0.032 |     8625 |       --- |             --- |
| Block RAM                |     0.266 |      135 |       135 |          100.00 |
| PLL                      |     0.052 |        1 |         6 |           16.66 |
| I/O                      |     0.006 |       41 |       210 |           19.52 |
| Static Power             |     0.102 |          |           |                 |
| Total                    |     0.487 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.322 |       0.304 |      0.018 |
| Vccaux    |       1.800 |     0.047 |       0.028 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.024 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------------+-----------------+
| Clock              | Domain                                      | Constraint (ns) |
+--------------------+---------------------------------------------+-----------------+
| clk_out1_Clock8346 | Picture/clocking_8346/U0/clk_out1_Clock8346 |             9.3 |
| clkfbout_Clock8346 | Picture/clocking_8346/U0/clkfbout_Clock8346 |            50.0 |
+--------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| Top_Level                                 |     0.385 |
|   BlockRam_Grid_p                         |     0.002 |
|     CORE                                  |    <0.001 |
|       U0                                  |    <0.001 |
|         synth_options.dist_mem_inst       |    <0.001 |
|           gen_dp_ram.dpram_inst           |    <0.001 |
|             ram_reg_0_127_0_0             |    <0.001 |
|             ram_reg_0_127_1_1             |    <0.001 |
|             ram_reg_0_127_2_2             |    <0.001 |
|             ram_reg_0_127_3_3             |    <0.001 |
|             ram_reg_0_127_4_4             |    <0.001 |
|             ram_reg_128_255_0_0           |    <0.001 |
|             ram_reg_128_255_1_1           |    <0.001 |
|             ram_reg_128_255_2_2           |    <0.001 |
|             ram_reg_128_255_3_3           |    <0.001 |
|             ram_reg_128_255_4_4           |    <0.001 |
|             ram_reg_256_383_0_0           |    <0.001 |
|             ram_reg_256_383_1_1           |    <0.001 |
|             ram_reg_256_383_2_2           |    <0.001 |
|             ram_reg_256_383_3_3           |    <0.001 |
|             ram_reg_256_383_4_4           |    <0.001 |
|             ram_reg_384_511_0_0           |    <0.001 |
|             ram_reg_384_511_1_1           |    <0.001 |
|             ram_reg_384_511_2_2           |    <0.001 |
|             ram_reg_384_511_3_3           |    <0.001 |
|             ram_reg_384_511_4_4           |    <0.001 |
|     CoordToAddr_Control                   |    <0.001 |
|     CoordToAddr_Graphics                  |    <0.001 |
|   Control_p                               |     0.002 |
|     Initialize_mode                       |    <0.001 |
|     OpenRest_mode                         |    <0.001 |
|     Play_mode                             |     0.001 |
|       Stack_p                             |     0.001 |
|         stack_mem_reg_0_63_0_2            |    <0.001 |
|         stack_mem_reg_0_63_3_5            |    <0.001 |
|         stack_mem_reg_0_63_6_8            |    <0.001 |
|         stack_mem_reg_0_63_9_9            |    <0.001 |
|     Random_mode                           |    <0.001 |
|       X_reg                               |    <0.001 |
|       Y_reg                               |    <0.001 |
|       t_Random                            |    <0.001 |
|         LSFR                              |    <0.001 |
|     Reset_mode                            |    <0.001 |
|   Cursor_p                                |    <0.001 |
|   Menus                                   |     0.001 |
|   Picture                                 |     0.370 |
|     Inst_About                            |     0.043 |
|       memory                              |     0.043 |
|         U0                                |     0.043 |
|           inst_blk_mem_gen                |     0.043 |
|             gnativebmg.native_blk_mem_gen |     0.043 |
|               valid.cstr                  |     0.043 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[10].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[11].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[12].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[13].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[14].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[15].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[16].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[17].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[18].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[19].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[1].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[20].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[21].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[22].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[2].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[3].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[4].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[5].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[6].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[7].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[8].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[9].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|     Inst_BlockRamFaces                    |     0.073 |
|       ColumnMux                           |    <0.001 |
|       CoreFaces                           |     0.063 |
|         U0                                |     0.063 |
|           inst_blk_mem_gen                |     0.063 |
|             gnativebmg.native_blk_mem_gen |     0.063 |
|               valid.cstr                  |     0.063 |
|                 ramloop[0].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[10].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[11].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[12].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[13].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[14].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[15].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[16].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[17].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[18].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[19].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[1].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[20].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[21].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[22].ram.r         |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[2].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[3].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[4].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[5].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[6].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[7].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[8].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|                 ramloop[9].ram.r          |     0.003 |
|                   prim_init.ram           |     0.003 |
|       Regist6                             |     0.009 |
|     Inst_BlockRamScore                    |     0.002 |
|       CoreScore                           |     0.002 |
|         U0                                |     0.002 |
|           synth_options.dist_mem_inst     |     0.002 |
|             gen_rom.rom_inst              |     0.002 |
|       Register5                           |    <0.001 |
|       ToPixel                             |    <0.001 |
|     Inst_BlockRamTextures                 |     0.013 |
|       CoreTextures                        |     0.011 |
|         U0                                |     0.011 |
|           synth_options.dist_mem_inst     |     0.011 |
|             gen_rom.rom_inst              |     0.011 |
|       Pixel                               |    <0.001 |
|       Register5                           |    <0.001 |
|     Inst_BlockRamWinner                   |     0.002 |
|       CoreWinner                          |     0.002 |
|         U0                                |     0.002 |
|           synth_options.dist_mem_inst     |     0.002 |
|             gen_rom.rom_inst              |     0.002 |
|       Register7                           |    <0.001 |
|     Inst_Initial                          |     0.086 |
|       memory                              |     0.086 |
|         U0                                |     0.086 |
|           inst_blk_mem_gen                |     0.086 |
|             gnativebmg.native_blk_mem_gen |     0.086 |
|               valid.cstr                  |     0.086 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[10].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[11].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[12].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[13].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[14].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[15].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[16].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[17].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[18].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[19].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[1].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[20].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[21].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[22].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[23].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[24].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[25].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[26].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[27].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[28].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[29].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[2].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[30].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[31].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[32].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[33].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[34].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[35].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[36].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[37].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[38].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[39].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[3].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[40].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[41].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[42].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[43].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[44].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[4].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[5].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[6].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[7].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[8].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[9].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|     Inst_Instructions                     |     0.043 |
|       memory                              |     0.043 |
|         U0                                |     0.043 |
|           inst_blk_mem_gen                |     0.043 |
|             gnativebmg.native_blk_mem_gen |     0.043 |
|               valid.cstr                  |     0.043 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[10].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[11].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[12].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[13].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[14].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[15].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[16].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[17].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[18].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[19].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[1].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[20].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[21].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[22].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[2].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[3].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[4].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[5].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[6].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[7].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[8].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[9].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|     Inst_PSelect                          |     0.043 |
|       memory                              |     0.043 |
|         U0                                |     0.043 |
|           inst_blk_mem_gen                |     0.043 |
|             gnativebmg.native_blk_mem_gen |     0.043 |
|               valid.cstr                  |     0.043 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[10].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[11].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[12].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[13].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[14].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[15].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[16].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[17].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[18].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[19].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[1].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[20].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[21].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[22].ram.r         |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[2].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[3].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[4].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[5].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[6].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[7].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[8].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|                 ramloop[9].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|     Inst_Pointer                          |     0.002 |
|       memory                              |     0.002 |
|         U0                                |     0.002 |
|           inst_blk_mem_gen                |     0.002 |
|             gnativebmg.native_blk_mem_gen |     0.002 |
|               valid.cstr                  |     0.002 |
|                 ramloop[0].ram.r          |     0.002 |
|                   prim_init.ram           |     0.002 |
|     clocking_8346                         |     0.052 |
|       U0                                  |     0.052 |
|   ScoreP1                                 |    <0.001 |
|   ScoreP2                                 |    <0.001 |
|   Seven_segment                           |    <0.001 |
|     DigitFSM_Port                         |    <0.001 |
|     SelectFSM_Port1                       |    <0.001 |
|     SelectFSM_Port2                       |    <0.001 |
|   confirm_norm                            |    <0.001 |
|     debouncer                             |    <0.001 |
|     tester                                |    <0.001 |
|   down_norm                               |    <0.001 |
|     debouncer                             |    <0.001 |
|     tester                                |    <0.001 |
|   left_norm                               |    <0.001 |
|     debouncer                             |    <0.001 |
|     tester                                |     0.000 |
|   right_norm                              |    <0.001 |
|     debouncer                             |    <0.001 |
|     tester                                |     0.000 |
|   up_norm                                 |    <0.001 |
|     debouncer                             |    <0.001 |
|     tester                                |     0.000 |
+-------------------------------------------+-----------+


