<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: PREDIV Division factor</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">PREDIV Division factor</div>  </div>
<div class="ingroups"><a class="el" href="group__RCC__LL__Exported__Constants.html">RCC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga850f4e0a905fd124ead450225ab677d2">LL_RCC_PREDIV_DIV_1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga1264fd104ef5c26a5b1e3b98269c16e0">LL_RCC_PREDIV_DIV_2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga83f34afe90ceccd07c5ee3fc2d3dca01">LL_RCC_PREDIV_DIV_3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga102e26d06071c34a20687777946c9869">LL_RCC_PREDIV_DIV_4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga02674a3d2e7e23c2de7b1c0c85b78c22">LL_RCC_PREDIV_DIV_5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga9ae1e33ea32bee6395a1db77efe71c01">LL_RCC_PREDIV_DIV_6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga4133dfdc8e953c459df2045259c57f94">LL_RCC_PREDIV_DIV_7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gae3ec6d9926edcf2dd61132d3b1694988">LL_RCC_PREDIV_DIV_8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gaadbfafc63a22f6337ace9d57b76454cc">LL_RCC_PREDIV_DIV_9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gaa44e32876599e1da57675cb370b0c99b">LL_RCC_PREDIV_DIV_10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga35310877546f259988965364b18d8f0b">LL_RCC_PREDIV_DIV_11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gada6a578eb5a9b8d8a724e7a1602e009b">LL_RCC_PREDIV_DIV_12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gabb46b37174969e5d5e1aca2e5cb4102c">LL_RCC_PREDIV_DIV_13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga13dbc4fad94a83e73f868dee160e876e">LL_RCC_PREDIV_DIV_14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gac986b82b1b267b38b76fe46a68fb3fe9">LL_RCC_PREDIV_DIV_15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gab5d21b5e37ed744b57a68a3bb76faf7a">LL_RCC_PREDIV_DIV_16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV16</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga850f4e0a905fd124ead450225ab677d2"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_1" ref="ga850f4e0a905fd124ead450225ab677d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga850f4e0a905fd124ead450225ab677d2">LL_RCC_PREDIV_DIV_1</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock not divided </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00456">456</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa44e32876599e1da57675cb370b0c99b"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_10" ref="gaa44e32876599e1da57675cb370b0c99b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gaa44e32876599e1da57675cb370b0c99b">LL_RCC_PREDIV_DIV_10</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 10 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00465">465</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35310877546f259988965364b18d8f0b"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_11" ref="ga35310877546f259988965364b18d8f0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga35310877546f259988965364b18d8f0b">LL_RCC_PREDIV_DIV_11</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 11 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00466">466</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada6a578eb5a9b8d8a724e7a1602e009b"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_12" ref="gada6a578eb5a9b8d8a724e7a1602e009b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gada6a578eb5a9b8d8a724e7a1602e009b">LL_RCC_PREDIV_DIV_12</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 12 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00467">467</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb46b37174969e5d5e1aca2e5cb4102c"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_13" ref="gabb46b37174969e5d5e1aca2e5cb4102c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gabb46b37174969e5d5e1aca2e5cb4102c">LL_RCC_PREDIV_DIV_13</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV13</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 13 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00468">468</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13dbc4fad94a83e73f868dee160e876e"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_14" ref="ga13dbc4fad94a83e73f868dee160e876e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga13dbc4fad94a83e73f868dee160e876e">LL_RCC_PREDIV_DIV_14</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 14 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00469">469</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac986b82b1b267b38b76fe46a68fb3fe9"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_15" ref="gac986b82b1b267b38b76fe46a68fb3fe9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gac986b82b1b267b38b76fe46a68fb3fe9">LL_RCC_PREDIV_DIV_15</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV15</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 15 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00470">470</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5d21b5e37ed744b57a68a3bb76faf7a"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_16" ref="gab5d21b5e37ed744b57a68a3bb76faf7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gab5d21b5e37ed744b57a68a3bb76faf7a">LL_RCC_PREDIV_DIV_16</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 16 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00471">471</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1264fd104ef5c26a5b1e3b98269c16e0"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_2" ref="ga1264fd104ef5c26a5b1e3b98269c16e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga1264fd104ef5c26a5b1e3b98269c16e0">LL_RCC_PREDIV_DIV_2</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 2 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00457">457</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__utils_8c_source.html#l00266">LL_PLL_ConfigSystemClock_HSI()</a>.</p>

</div>
</div>
<a class="anchor" id="ga83f34afe90ceccd07c5ee3fc2d3dca01"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_3" ref="ga83f34afe90ceccd07c5ee3fc2d3dca01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga83f34afe90ceccd07c5ee3fc2d3dca01">LL_RCC_PREDIV_DIV_3</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 3 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00458">458</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga102e26d06071c34a20687777946c9869"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_4" ref="ga102e26d06071c34a20687777946c9869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga102e26d06071c34a20687777946c9869">LL_RCC_PREDIV_DIV_4</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 4 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00459">459</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02674a3d2e7e23c2de7b1c0c85b78c22"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_5" ref="ga02674a3d2e7e23c2de7b1c0c85b78c22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga02674a3d2e7e23c2de7b1c0c85b78c22">LL_RCC_PREDIV_DIV_5</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV5</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 5 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00460">460</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ae1e33ea32bee6395a1db77efe71c01"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_6" ref="ga9ae1e33ea32bee6395a1db77efe71c01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga9ae1e33ea32bee6395a1db77efe71c01">LL_RCC_PREDIV_DIV_6</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV6</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 6 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00461">461</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4133dfdc8e953c459df2045259c57f94"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_7" ref="ga4133dfdc8e953c459df2045259c57f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#ga4133dfdc8e953c459df2045259c57f94">LL_RCC_PREDIV_DIV_7</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 7 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00462">462</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3ec6d9926edcf2dd61132d3b1694988"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_8" ref="gae3ec6d9926edcf2dd61132d3b1694988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gae3ec6d9926edcf2dd61132d3b1694988">LL_RCC_PREDIV_DIV_8</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 8 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00463">463</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadbfafc63a22f6337ace9d57b76454cc"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PREDIV_DIV_9" ref="gaadbfafc63a22f6337ace9d57b76454cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PREDIV__DIV.html#gaadbfafc63a22f6337ace9d57b76454cc">LL_RCC_PREDIV_DIV_9</a>&#160;&#160;&#160;RCC_CFGR2_PREDIV1_DIV9</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PREDIV1 input clock divided by 9 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00464">464</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:55 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
