<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p9/procedures/xml/attribute_info/p9_pcie_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2016                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- p9_pcie_attributes.xml -->
<attributes>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_IOP_CONFIG</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      PCIE IOP lane configuration
      creator: platform
      consumer: p9_pcie_scominit
      firmware notes:
        Encoded PCIE IOP lane configuration
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_IOP_SWAP</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      PCIE IOP swap configuration
      creator: platform
      consumer: p9_pcie_scominit
      firmware notes:
        Encoded PCIE IOP swap configuration
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_IOVALID_ENABLE</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      PCIE iovalid enable valid mask
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_REFCLOCK_ENABLE</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      PCIE refclock enable valid mask
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_BAR_ENABLE</id>
    <targetType>TARGET_TYPE_PHB</targetType>
    <description>
      PCIE MMIO BAR enable
      creator: platform
      consumer: p9_pcie_config
      firmware notes:
        Array index: BAR number (0:2)
        index 0~1 for MMIO BAR0/1
        index 2 for PHB register space
    </description>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0x0, ENABLE = 0x1</enum>
    <array>3</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_MMIO_BAR0_BASE_ADDR_OFFSET</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      PCIE MMIO0 BAR base address offset
      creator: platform
      consumer: p9_setup_bars
      firmware notes:
        Attribute holds offset (relative to chip MMIO origin) to program into
        chip address range field of BAR -- RA bits 8:47
        (excludes system/memory select/group/chip fields)
        Array index: PHB number (0:5)
    </description>
    <valueType>uint64</valueType>
    <array>6</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_MMIO_BAR1_BASE_ADDR_OFFSET</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      PCIE MMIO1 BAR base address offset
      creator: platform
      consumer: p9_setup_bars
      firmware notes:
        Attribute holds offset (relative to chip MMIO origin) to program into
        chip address range field of BAR -- RA bits 8:47
        (excludes system/memory select/group/chip fields)
        Array index: PHB number (0:5)
    </description>
    <valueType>uint64</valueType>
    <array>6</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_REGISTER_BAR_BASE_ADDR_OFFSET</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      PCIE PHB register space BAR base address offset
      creator: platform
      consumer: p9_setup_bars
      firmware notes:
        Attribute holds offset (relative to chip MMIO origin) to program into
        chip address range field of BAR -- RA bits 8:49
        (excludes system/memory select/group/chip fields)
        Array index: PHB number (0:5)
    </description>
    <valueType>uint64</valueType>
    <array>6</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_BAR_SIZE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      PCIE MMIO BAR size values
      creator: platform
      consumer: p9_pcie_config
      firmware notes:
        Array index: BAR number (0:2)
        NOTE: supported MMIO BAR0/1 sizes are from 64KB-32PB
        NOTE: only supported PHB register size is 16KB
    </description>
    <valueType>uint64</valueType>
    <enum>
       32_PB = 0x8000000000000000,
       16_PB = 0xC000000000000000,
        8_PB = 0xE000000000000000,
        4_PB = 0xF000000000000000,
        2_PB = 0xF800000000000000,
        1_PB = 0xFC00000000000000,
      512_TB = 0xFE00000000000000,
      256_TB = 0xFF00000000000000,
      128_TB = 0xFF80000000000000,
       64_TB = 0xFFC0000000000000,
       32_TB = 0xFFE0000000000000,
       16_TB = 0xFFF0000000000000,
        8_TB = 0xFFF8000000000000,
        4_TB = 0xFFFC000000000000,
        2_TB = 0xFFFE000000000000,
        1_TB = 0xFFFF000000000000,
      512_GB = 0xFFFF800000000000,
      256_GB = 0xFFFFC00000000000,
      128_GB = 0xFFFFE00000000000,
       64_GB = 0xFFFFF00000000000,
       32_GB = 0xFFFFF80000000000,
       16_GB = 0xFFFFFC0000000000,
        8_GB = 0xFFFFFE0000000000,
        4_GB = 0xFFFFFF0000000000,
        2_GB = 0xFFFFFF8000000000,
        1_GB = 0xFFFFFFC000000000,
      512_MB = 0xFFFFFFE000000000,
      256_MB = 0xFFFFFFF000000000,
      128_MB = 0xFFFFFFF800000000,
       64_MB = 0xFFFFFFFC00000000,
       32_MB = 0xFFFFFFFE00000000,
       16_MB = 0xFFFFFFFF00000000,
        8_MB = 0xFFFFFFFF80000000,
        4_MB = 0xFFFFFFFFC0000000,
        2_MB = 0xFFFFFFFFE0000000,
        1_MB = 0xFFFFFFFFF0000000,
      512_KB = 0xFFFFFFFFF8000000,
      256_KB = 0xFFFFFFFFFC000000,
      128_KB = 0xFFFFFFFFFE000000,
       64_KB = 0xFFFFFFFFFF000000,
       16_KB = 0xFFFFFFFFFFFFFFFF
    </enum>
    <array>3</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_CDR_GAIN</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      PCS rx cdr gains
      creator: platform
      consumer: p9_pcie_scominit
      firmware notes:
        The value of rx cdr gains for PCS.
        Array index: Configuration number
        index 0~3 for CONFIG0~3
    </description>
    <valueType>uint8</valueType>
    <array>4</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_LOFF_CONTROL</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      PCS rx loff control
      creator: platform
      consumer: p9_pcie_scominit
      firmware notes:
        The value of rx loff control for PCS.
        Array index: Configuration number
        index 0~3 for CONFIG0~3
    </description>
    <valueType>uint16</valueType>
    <array>4</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <!-- ********************************************************************* -->
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_VGA_CONTRL_REGISTER3</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      PCS rx vga control register3
      creator: platform
      consumer: p9_pcie_scominit
      firmware notes:
        The value of rx vga control register3.
        Array index: Configuration number
        index 0~3 for CONFIG0~3
    </description>
    <valueType>uint16</valueType>
    <array>4</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_ROT_CDR_LOOKAHEAD</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS RX ROT CNTL CDR lookahead
      creator: platform
      consumer: p9_pcie_scominit
      firmware notes:
        0 for disable, 1 for enable
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_ROT_CDR_SSC</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS RX ROT CNTL CDR ssc
      creator: platform
      consumer: p9_pcie_scominit
      firmware notes:
        0 for disable, 1 for enable
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_PCLCK_CNTL_PLLA</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS pclck control plla
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_PCLCK_CNTL_PLLB</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS pclck control pllb
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_TX_DCLCK_ROT</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS tx dclck rotator override
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_TX_FIFO_CONFIG_OFFSET</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS tx fifo config offset
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_TX_PCIE_RECV_DETECT_CNTL_REG1</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS tx pcie receiver detect control register 1
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_TX_PCIE_RECV_DETECT_CNTL_REG2</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS tx pcie receiver detect control register 2
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_TX_POWER_SEQ_ENABLE</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS tx power sequence enable
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint8</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_PHASE_ROTATOR_CNTL</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS rx phase rotator control
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_VGA_CNTL_REG1</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS rx vga control register 1
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_VGA_CNTL_REG2</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS rx vga control register 2
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_RX_SIGDET_CNTL</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS rx sigdet control
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_SYSTEM_CNTL</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS system control
      creator: platform
      consumer: p9_pcie_scominit
    </description>
    <valueType>uint16</valueType>
    <platInit/>
    <persistRuntime/>
  </attribute>
  <attribute>
    <id>ATTR_PROC_PCIE_PCS_M_CNTL</id>
    <targetType>TARGET_TYPE_PEC</targetType>
    <description>
      Value of PCS m1-m4 control
      creator: platform
      consumer: p9_pcie_scominit
      Array index: 
          0 -> M1
          1 -> M2
          2 -> M3
          3 -> M4
    </description>
    <valueType>uint16</valueType>
    <array>4</array>
    <platInit/>
    <persistRuntime/>
  </attribute>
</attributes>

