

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_0_2_x1'
================================================================
* Date:           Sun Sep 18 03:45:37 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42033|    42033|  0.140 ms|  0.140 ms|  42033|  42033|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_0_2_x1_loop_1          |    42032|    42032|     10508|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_0_2_x1_loop_2         |    10506|    10506|      1751|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_3       |     1552|     1552|       194|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_4     |      192|      192|        12|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_5   |        8|        8|         2|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_6       |      196|      196|        98|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_7     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_8   |        4|        4|         2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_9     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_0_2_x1_loop_10  |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      220|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      342|     -|
|Register             |        -|      -|      864|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      992|      691|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total        |                                                   |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln23465_fu_687_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_879_fu_478_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_880_fu_490_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_881_fu_659_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_882_fu_514_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_883_fu_550_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_884_fu_641_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_885_fu_677_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_886_fu_629_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_887_fu_665_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_466_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln870_fu_623_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln878_fu_556_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_922_fu_484_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_923_fu_496_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_924_fu_617_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_925_fu_544_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_926_fu_653_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_927_fu_635_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_928_fu_697_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_929_fu_671_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_472_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state13          |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 220|          80|          63|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         16|    1|         16|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_170                                    |   9|          2|    3|          6|
    |c1_V_reg_181                                    |   9|          2|    3|          6|
    |c4_V_reg_410                                    |   9|          2|    3|          6|
    |c5_V_57_reg_422                                 |   9|          2|    5|         10|
    |c5_V_reg_433                                    |   9|          2|    5|         10|
    |c6_V_121_reg_444                                |   9|          2|    2|          4|
    |c6_V_reg_455                                    |   9|          2|    2|          4|
    |c7_V_reg_192                                    |   9|          2|    4|          8|
    |c8_V_reg_203                                    |   9|          2|    5|         10|
    |data_split_V_0_4_reg_244                        |   9|          2|   32|         64|
    |data_split_V_0_5_reg_328                        |   9|          2|   32|         64|
    |data_split_V_1_4_reg_234                        |   9|          2|   32|         64|
    |data_split_V_1_5_reg_310                        |   9|          2|   32|         64|
    |data_split_V_2_4_reg_224                        |   9|          2|   32|         64|
    |data_split_V_2_5_reg_292                        |   9|          2|   32|         64|
    |data_split_V_3_4_reg_214                        |   9|          2|   32|         64|
    |data_split_V_3_5_reg_274                        |   9|          2|   32|         64|
    |fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_0_x1143_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_254                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_265                                |   9|          2|  128|        256|
    |v1_V_reg_346                                    |   9|          2|   32|         64|
    |v2_V_1021_reg_378                               |   9|          2|   32|         64|
    |v2_V_1022_reg_362                               |   9|          2|   32|         64|
    |v2_V_reg_394                                    |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 342|         77|  685|       1522|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln691_879_reg_735     |    3|   0|    3|          0|
    |add_ln691_880_reg_743     |    4|   0|    4|          0|
    |add_ln691_882_reg_760     |    5|   0|    5|          0|
    |add_ln691_883_reg_798     |    3|   0|    3|          0|
    |add_ln691_884_reg_837     |    5|   0|    5|          0|
    |add_ln691_885_reg_863     |    2|   0|    2|          0|
    |add_ln691_886_reg_829     |    5|   0|    5|          0|
    |add_ln691_887_reg_855     |    2|   0|    2|          0|
    |add_ln691_reg_727         |    3|   0|    3|          0|
    |ap_CS_fsm                 |   15|   0|   15|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |c0_V_reg_170              |    3|   0|    3|          0|
    |c1_V_reg_181              |    3|   0|    3|          0|
    |c4_V_reg_410              |    3|   0|    3|          0|
    |c5_V_57_reg_422           |    5|   0|    5|          0|
    |c5_V_reg_433              |    5|   0|    5|          0|
    |c6_V_121_reg_444          |    2|   0|    2|          0|
    |c6_V_reg_455              |    2|   0|    2|          0|
    |c7_V_reg_192              |    4|   0|    4|          0|
    |c8_V_reg_203              |    5|   0|    5|          0|
    |data_split_V_0_4_reg_244  |   32|   0|   32|          0|
    |data_split_V_0_5_reg_328  |   32|   0|   32|          0|
    |data_split_V_0_reg_785    |   32|   0|   32|          0|
    |data_split_V_1_4_reg_234  |   32|   0|   32|          0|
    |data_split_V_1_5_reg_310  |   32|   0|   32|          0|
    |data_split_V_2_4_reg_224  |   32|   0|   32|          0|
    |data_split_V_2_5_reg_292  |   32|   0|   32|          0|
    |data_split_V_3_4_reg_214  |   32|   0|   32|          0|
    |data_split_V_3_5_reg_274  |   32|   0|   32|          0|
    |empty_reg_756             |    2|   0|    2|          0|
    |icmp_ln870_reg_825        |    1|   0|    1|          0|
    |local_D_V_addr_reg_777    |    5|   0|    5|          0|
    |n_V_reg_254               |    3|   0|    3|          0|
    |p_Repl2_1258_fu_114       |   32|   0|   32|          0|
    |p_Repl2_1259_fu_118       |   32|   0|   32|          0|
    |p_Repl2_1260_fu_122       |   32|   0|   32|          0|
    |p_Repl2_s_fu_110          |   32|   0|   32|          0|
    |p_Val2_s_reg_265          |  128|   0|  128|          0|
    |shl_ln890_reg_842         |    4|   0|    5|          1|
    |tmp_reg_751               |    1|   0|    1|          0|
    |v1_V_reg_346              |   32|   0|   32|          0|
    |v2_V_1021_reg_378         |   32|   0|   32|          0|
    |v2_V_1022_reg_362         |   32|   0|   32|          0|
    |v2_V_reg_394              |   32|   0|   32|          0|
    |zext_ln1497_reg_817       |   96|   0|  128|         32|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  864|   0|  897|         33|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_2_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_2_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_2_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_2_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_2_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_2_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_0_2_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_3_x1176|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_3_x1176|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_3_x1176|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x1175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x1175|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_0_2_x1175|       pointer|
|fifo_D_drain_PE_2_0_x1143_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_2_0_x1143|       pointer|
|fifo_D_drain_PE_2_0_x1143_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_2_0_x1143|       pointer|
|fifo_D_drain_PE_2_0_x1143_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_2_0_x1143|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 10 
5 --> 6 4 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 5 
10 --> 11 3 
11 --> 12 14 10 
12 --> 13 11 
13 --> 12 
14 --> 15 11 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 16 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Repl2_1258 = alloca i32 1"   --->   Operation 17 'alloca' 'p_Repl2_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Repl2_1259 = alloca i32 1"   --->   Operation 18 'alloca' 'p_Repl2_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Repl2_1260 = alloca i32 1"   --->   Operation 19 'alloca' 'p_Repl2_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_0_x1143, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_0_x1143, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:23417]   --->   Operation 26 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln23420 = br void" [./dut.cpp:23420]   --->   Operation 27 'br' 'br_ln23420' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 28 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 30 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln23420 = br i1 %icmp_ln890, void %.split24, void" [./dut.cpp:23420]   --->   Operation 32 'br' 'br_ln23420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln23420 = specloopname void @_ssdm_op_SpecLoopName, void @empty_386" [./dut.cpp:23420]   --->   Operation 33 'specloopname' 'specloopname_ln23420' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln23421 = br void" [./dut.cpp:23421]   --->   Operation 34 'br' 'br_ln23421' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln23488 = ret" [./dut.cpp:23488]   --->   Operation 35 'ret' 'ret_ln23488' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split24, i3 %add_ln691_879, void %.loopexit421"   --->   Operation 36 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln691_879 = add i3 %c1_V, i3 1"   --->   Operation 37 'add' 'add_ln691_879' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.49ns)   --->   "%icmp_ln890_922 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 38 'icmp' 'icmp_ln890_922' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln23421 = br i1 %icmp_ln890_922, void %.split22, void" [./dut.cpp:23421]   --->   Operation 40 'br' 'br_ln23421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_375"   --->   Operation 41 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_922)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln23429 = br void" [./dut.cpp:23429]   --->   Operation 42 'br' 'br_ln23429' <Predicate = (!icmp_ln890_922)> <Delay = 0.38>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln890_922)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split22, i4 %add_ln691_880, void"   --->   Operation 44 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_880 = add i4 %c7_V, i4 1"   --->   Operation 45 'add' 'add_ln691_880' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.65ns)   --->   "%icmp_ln890_923 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 46 'icmp' 'icmp_ln890_923' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln23429 = br i1 %icmp_ln890_923, void %.split10, void %.preheader4.preheader" [./dut.cpp:23429]   --->   Operation 48 'br' 'br_ln23429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln23429 = specloopname void @_ssdm_op_SpecLoopName, void @empty_390" [./dut.cpp:23429]   --->   Operation 49 'specloopname' 'specloopname_ln23429' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 50 'bitselect' 'tmp' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln890_923)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln23431 = br void" [./dut.cpp:23431]   --->   Operation 52 'br' 'br_ln23431' <Predicate = (!icmp_ln890_923)> <Delay = 0.38>
ST_4 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader4"   --->   Operation 53 'br' 'br_ln890' <Predicate = (icmp_ln890_923)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split10, i5 %add_ln691_882, void %branch4"   --->   Operation 54 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln691_882 = add i5 %c8_V, i5 1"   --->   Operation 55 'add' 'add_ln691_882' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i32 %p_Repl2_s"   --->   Operation 56 'load' 'p_Repl2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Repl2_1258_load = load i32 %p_Repl2_1258"   --->   Operation 57 'load' 'p_Repl2_1258_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Repl2_1259_load = load i32 %p_Repl2_1259"   --->   Operation 58 'load' 'p_Repl2_1259_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_Repl2_1260_load = load i32 %p_Repl2_1260"   --->   Operation 59 'load' 'p_Repl2_1260_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:23439]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln23439 = zext i6 %tmp_s" [./dut.cpp:23439]   --->   Operation 61 'zext' 'zext_ln23439' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln23439" [./dut.cpp:23439]   --->   Operation 62 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.63ns)   --->   "%icmp_ln890_925 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 63 'icmp' 'icmp_ln890_925' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln23431 = br i1 %icmp_ln890_925, void %.split8, void" [./dut.cpp:23431]   --->   Operation 65 'br' 'br_ln23431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:23439]   --->   Operation 66 'load' 'out_data_V' <Predicate = (!icmp_ln890_925)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln890_925)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln23431 = specloopname void @_ssdm_op_SpecLoopName, void @empty_389" [./dut.cpp:23431]   --->   Operation 68 'specloopname' 'specloopname_ln23431' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.21ns)   --->   "%data_split_V_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_0_x1143" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'data_split_V_0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 70 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:23439]   --->   Operation 70 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln23440 = br void" [./dut.cpp:23440]   --->   Operation 71 'br' 'br_ln23440' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 0.65>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%data_split_V_3_4 = phi i32 %p_Repl2_1260_load, void %.split8, i32 %data_split_V_3_5, void %.split9"   --->   Operation 72 'phi' 'data_split_V_3_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%data_split_V_2_4 = phi i32 %p_Repl2_1259_load, void %.split8, i32 %data_split_V_2_5, void %.split9"   --->   Operation 73 'phi' 'data_split_V_2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%data_split_V_1_4 = phi i32 %p_Repl2_1258_load, void %.split8, i32 %data_split_V_1_5, void %.split9"   --->   Operation 74 'phi' 'data_split_V_1_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%data_split_V_0_4 = phi i32 %p_Repl2_load, void %.split8, i32 %data_split_V_0_5, void %.split9"   --->   Operation 75 'phi' 'data_split_V_0_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%n_V = phi i3 0, void %.split8, i3 %add_ln691_883, void %.split9"   --->   Operation 76 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %out_data_V, void %.split8, i128 %zext_ln1497, void %.split9"   --->   Operation 77 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln691_883 = add i3 %n_V, i3 1"   --->   Operation 78 'add' 'add_ln691_883' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 79 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln23440 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:23440]   --->   Operation 81 'br' 'br_ln23440' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_388"   --->   Operation 82 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_split_V_0_43 = trunc i128 %p_Val2_s"   --->   Operation 83 'trunc' 'data_split_V_0_43' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln23441 = trunc i3 %n_V" [./dut.cpp:23441]   --->   Operation 84 'trunc' 'trunc_ln23441' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.65ns)   --->   "%switch_ln23441 = switch i2 %trunc_ln23441, void %branch3, i2 0, void %.split9, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:23441]   --->   Operation 85 'switch' 'switch_ln23441' <Predicate = (!icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln23441 = br void %.split9" [./dut.cpp:23441]   --->   Operation 86 'br' 'br_ln23441' <Predicate = (!icmp_ln878 & trunc_ln23441 == 2)> <Delay = 0.38>
ST_7 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln23441 = br void %.split9" [./dut.cpp:23441]   --->   Operation 87 'br' 'br_ln23441' <Predicate = (!icmp_ln878 & trunc_ln23441 == 1)> <Delay = 0.38>
ST_7 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln23441 = br void %.split9" [./dut.cpp:23441]   --->   Operation 88 'br' 'br_ln23441' <Predicate = (!icmp_ln878 & trunc_ln23441 == 3)> <Delay = 0.38>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 89 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 90 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.65ns)   --->   "%switch_ln23449 = switch i2 %empty, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [./dut.cpp:23449]   --->   Operation 91 'switch' 'switch_ln23449' <Predicate = (icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln23449 = br void %branch4" [./dut.cpp:23449]   --->   Operation 92 'br' 'br_ln23449' <Predicate = (icmp_ln878 & empty == 2)> <Delay = 0.38>
ST_7 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln23449 = br void %branch4" [./dut.cpp:23449]   --->   Operation 93 'br' 'br_ln23449' <Predicate = (icmp_ln878 & empty == 1)> <Delay = 0.38>
ST_7 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln23449 = br void %branch4" [./dut.cpp:23449]   --->   Operation 94 'br' 'br_ln23449' <Predicate = (icmp_ln878 & empty == 3)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%data_split_V_3_5 = phi i32 %data_split_V_0_43, void %branch3, i32 %data_split_V_3_4, void %branch2, i32 %data_split_V_3_4, void %branch1, i32 %data_split_V_3_4, void %.split"   --->   Operation 95 'phi' 'data_split_V_3_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%data_split_V_2_5 = phi i32 %data_split_V_2_4, void %branch3, i32 %data_split_V_0_43, void %branch2, i32 %data_split_V_2_4, void %branch1, i32 %data_split_V_2_4, void %.split"   --->   Operation 96 'phi' 'data_split_V_2_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%data_split_V_1_5 = phi i32 %data_split_V_1_4, void %branch3, i32 %data_split_V_1_4, void %branch2, i32 %data_split_V_0_43, void %branch1, i32 %data_split_V_1_4, void %.split"   --->   Operation 97 'phi' 'data_split_V_1_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%data_split_V_0_5 = phi i32 %data_split_V_0_4, void %branch3, i32 %data_split_V_0_4, void %branch2, i32 %data_split_V_0_4, void %branch1, i32 %data_split_V_0_43, void %.split"   --->   Operation 98 'phi' 'data_split_V_0_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.73>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0, void %branch7, i32 %data_split_V_3_4, void %branch6, i32 %data_split_V_3_4, void %branch5, i32 %data_split_V_3_4, void"   --->   Operation 100 'phi' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%v2_V_1022 = phi i32 %data_split_V_2_4, void %branch7, i32 %data_split_V_0, void %branch6, i32 %data_split_V_2_4, void %branch5, i32 %data_split_V_2_4, void"   --->   Operation 101 'phi' 'v2_V_1022' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%v2_V_1021 = phi i32 %data_split_V_1_4, void %branch7, i32 %data_split_V_1_4, void %branch6, i32 %data_split_V_0, void %branch5, i32 %data_split_V_1_4, void"   --->   Operation 102 'phi' 'v2_V_1021' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0_4, void %branch7, i32 %data_split_V_0_4, void %branch6, i32 %data_split_V_0_4, void %branch5, i32 %data_split_V_0, void"   --->   Operation 103 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1022, i32 %v2_V_1021, i32 %v2_V"   --->   Operation 104 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.73ns)   --->   "%store_ln23451 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:23451]   --->   Operation 105 'store' 'store_ln23451' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %v1_V, i32 %p_Repl2_1260" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'store' 'store_ln145' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1022, i32 %p_Repl2_1259"   --->   Operation 107 'store' 'store_ln674' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1021, i32 %p_Repl2_1258"   --->   Operation 108 'store' 'store_ln674' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V, i32 %p_Repl2_s"   --->   Operation 109 'store' 'store_ln674' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.62>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_881, void %.loopexit, i3 2, void %.preheader4.preheader"   --->   Operation 111 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.49ns)   --->   "%icmp_ln890_924 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 112 'icmp' 'icmp_ln890_924' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln23455 = br i1 %icmp_ln890_924, void %.split20, void %.loopexit421" [./dut.cpp:23455]   --->   Operation 114 'br' 'br_ln23455' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94"   --->   Operation 115 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_924)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 116 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_924)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln23457 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader2.preheader" [./dut.cpp:23457]   --->   Operation 117 'br' 'br_ln23457' <Predicate = (!icmp_ln890_924)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 118 'br' 'br_ln890' <Predicate = (!icmp_ln890_924 & !icmp_ln870)> <Delay = 0.38>
ST_10 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 119 'br' 'br_ln890' <Predicate = (!icmp_ln890_924 & icmp_ln870)> <Delay = 0.38>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln890_924)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.70>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%c5_V_57 = phi i5 %add_ln691_886, void, i5 0, void %.preheader.preheader"   --->   Operation 121 'phi' 'c5_V_57' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln691_886 = add i5 %c5_V_57, i5 1"   --->   Operation 122 'add' 'add_ln691_886' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.63ns)   --->   "%icmp_ln890_927 = icmp_eq  i5 %c5_V_57, i5 16"   --->   Operation 123 'icmp' 'icmp_ln890_927' <Predicate = (!icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln23472 = br i1 %icmp_ln890_927, void %.split14, void %.loopexit.loopexit" [./dut.cpp:23472]   --->   Operation 125 'br' 'br_ln23472' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln23472 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [./dut.cpp:23472]   --->   Operation 126 'specloopname' 'specloopname_ln23472' <Predicate = (!icmp_ln870 & !icmp_ln890_927)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.38ns)   --->   "%br_ln23474 = br void" [./dut.cpp:23474]   --->   Operation 127 'br' 'br_ln23474' <Predicate = (!icmp_ln870 & !icmp_ln890_927)> <Delay = 0.38>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_927)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_884, void, i5 0, void %.preheader2.preheader"   --->   Operation 129 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln691_884 = add i5 %c5_V, i5 1"   --->   Operation 130 'add' 'add_ln691_884' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 131 'shl' 'shl_ln890' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.63ns)   --->   "%icmp_ln890_926 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 132 'icmp' 'icmp_ln890_926' <Predicate = (icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln23458 = br i1 %icmp_ln890_926, void %.split18, void %.loopexit.loopexit17" [./dut.cpp:23458]   --->   Operation 134 'br' 'br_ln23458' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln23458 = specloopname void @_ssdm_op_SpecLoopName, void @empty_369" [./dut.cpp:23458]   --->   Operation 135 'specloopname' 'specloopname_ln23458' <Predicate = (icmp_ln870 & !icmp_ln890_926)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln23460 = br void" [./dut.cpp:23460]   --->   Operation 136 'br' 'br_ln23460' <Predicate = (icmp_ln870 & !icmp_ln890_926)> <Delay = 0.38>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_926)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.57ns)   --->   "%add_ln691_881 = add i3 %c4_V, i3 1"   --->   Operation 138 'add' 'add_ln691_881' <Predicate = (icmp_ln870 & icmp_ln890_926) | (!icmp_ln870 & icmp_ln890_927)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 139 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_926) | (!icmp_ln870 & icmp_ln890_927)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.43>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%c6_V_121 = phi i2 %add_ln691_887, void %.split12, i2 0, void %.split14"   --->   Operation 140 'phi' 'c6_V_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.43ns)   --->   "%add_ln691_887 = add i2 %c6_V_121, i2 1"   --->   Operation 141 'add' 'add_ln691_887' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.34ns)   --->   "%icmp_ln890_929 = icmp_eq  i2 %c6_V_121, i2 2"   --->   Operation 142 'icmp' 'icmp_ln890_929' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln23474 = br i1 %icmp_ln890_929, void %.split12, void" [./dut.cpp:23474]   --->   Operation 144 'br' 'br_ln23474' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 145 'br' 'br_ln0' <Predicate = (icmp_ln890_929)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 2.43>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln23474 = specloopname void @_ssdm_op_SpecLoopName, void @empty_396" [./dut.cpp:23474]   --->   Operation 146 'specloopname' 'specloopname_ln23474' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (1.21ns)   --->   "%tmp_308 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'read' 'tmp_308' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 148 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175, i128 %tmp_308" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 1.43>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_885, void %.split16, i2 0, void %.split18"   --->   Operation 150 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.43ns)   --->   "%add_ln691_885 = add i2 %c6_V, i2 1"   --->   Operation 151 'add' 'add_ln691_885' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln23465 = zext i2 %c6_V" [./dut.cpp:23465]   --->   Operation 152 'zext' 'zext_ln23465' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.70ns)   --->   "%add_ln23465 = add i5 %shl_ln890, i5 %zext_ln23465" [./dut.cpp:23465]   --->   Operation 153 'add' 'add_ln23465' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln23465_1 = zext i5 %add_ln23465" [./dut.cpp:23465]   --->   Operation 154 'zext' 'zext_ln23465_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%local_D_V_addr_43 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln23465_1" [./dut.cpp:23465]   --->   Operation 155 'getelementptr' 'local_D_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.34ns)   --->   "%icmp_ln890_928 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 156 'icmp' 'icmp_ln890_928' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln23460 = br i1 %icmp_ln890_928, void %.split16, void" [./dut.cpp:23460]   --->   Operation 158 'br' 'br_ln23460' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_43" [./dut.cpp:23465]   --->   Operation 159 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_928)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln890_928)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 1.94>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln23460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2163" [./dut.cpp:23460]   --->   Operation 161 'specloopname' 'specloopname_ln23460' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_43" [./dut.cpp:23465]   --->   Operation 162 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_15 : Operation 163 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_2_x1175, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 163 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 164 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_3_x1176]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_2_x1175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_2_0_x1143]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s             (alloca           ) [ 0011111111111111]
p_Repl2_1258          (alloca           ) [ 0011111111111111]
p_Repl2_1259          (alloca           ) [ 0011111111111111]
p_Repl2_1260          (alloca           ) [ 0011111111111111]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
local_D_V             (alloca           ) [ 0011111111111111]
br_ln23420            (br               ) [ 0111111111111111]
c0_V                  (phi              ) [ 0010000000000000]
add_ln691             (add              ) [ 0111111111111111]
icmp_ln890            (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23420            (br               ) [ 0000000000000000]
specloopname_ln23420  (specloopname     ) [ 0000000000000000]
br_ln23421            (br               ) [ 0011111111111111]
ret_ln23488           (ret              ) [ 0000000000000000]
c1_V                  (phi              ) [ 0001000000000000]
add_ln691_879         (add              ) [ 0011111111111111]
icmp_ln890_922        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23421            (br               ) [ 0000000000000000]
specloopname_ln1461   (specloopname     ) [ 0000000000000000]
br_ln23429            (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0111111111111111]
c7_V                  (phi              ) [ 0000100000000000]
add_ln691_880         (add              ) [ 0011111111111111]
icmp_ln890_923        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23429            (br               ) [ 0000000000000000]
specloopname_ln23429  (specloopname     ) [ 0000000000000000]
tmp                   (bitselect        ) [ 0000011111000000]
empty                 (trunc            ) [ 0000011111000000]
br_ln23431            (br               ) [ 0011111111111111]
br_ln890              (br               ) [ 0011111111111111]
c8_V                  (phi              ) [ 0000010000000000]
add_ln691_882         (add              ) [ 0011111111111111]
p_Repl2_load          (load             ) [ 0000001110000000]
p_Repl2_1258_load     (load             ) [ 0000001110000000]
p_Repl2_1259_load     (load             ) [ 0000001110000000]
p_Repl2_1260_load     (load             ) [ 0000001110000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000]
zext_ln23439          (zext             ) [ 0000000000000000]
local_D_V_addr        (getelementptr    ) [ 0000001111000000]
icmp_ln890_925        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23431            (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
specloopname_ln23431  (specloopname     ) [ 0000000000000000]
data_split_V_0        (read             ) [ 0000000111000000]
out_data_V            (load             ) [ 0011111111111111]
br_ln23440            (br               ) [ 0011111111111111]
data_split_V_3_4      (phi              ) [ 0000000111000000]
data_split_V_2_4      (phi              ) [ 0000000111000000]
data_split_V_1_4      (phi              ) [ 0000000111000000]
data_split_V_0_4      (phi              ) [ 0000000111000000]
n_V                   (phi              ) [ 0000000100000000]
p_Val2_s              (phi              ) [ 0000000100000000]
add_ln691_883         (add              ) [ 0011111111111111]
icmp_ln878            (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23440            (br               ) [ 0000000000000000]
specloopname_ln674    (specloopname     ) [ 0000000000000000]
data_split_V_0_43     (trunc            ) [ 0011111111111111]
trunc_ln23441         (trunc            ) [ 0011111111111111]
switch_ln23441        (switch           ) [ 0011111111111111]
br_ln23441            (br               ) [ 0011111111111111]
br_ln23441            (br               ) [ 0011111111111111]
br_ln23441            (br               ) [ 0011111111111111]
r                     (partselect       ) [ 0000000000000000]
zext_ln1497           (zext             ) [ 0011111111111111]
switch_ln23449        (switch           ) [ 0011111111111111]
br_ln23449            (br               ) [ 0011111111111111]
br_ln23449            (br               ) [ 0011111111111111]
br_ln23449            (br               ) [ 0011111111111111]
data_split_V_3_5      (phi              ) [ 0011111111111111]
data_split_V_2_5      (phi              ) [ 0011111111111111]
data_split_V_1_5      (phi              ) [ 0011111111111111]
data_split_V_0_5      (phi              ) [ 0011111111111111]
br_ln0                (br               ) [ 0011111111111111]
v1_V                  (phi              ) [ 0000000001000000]
v2_V_1022             (phi              ) [ 0000000001000000]
v2_V_1021             (phi              ) [ 0000000001000000]
v2_V                  (phi              ) [ 0000000001000000]
p_Result_s            (bitconcatenate   ) [ 0000000000000000]
store_ln23451         (store            ) [ 0000000000000000]
store_ln145           (store            ) [ 0000000000000000]
store_ln674           (store            ) [ 0000000000000000]
store_ln674           (store            ) [ 0000000000000000]
store_ln674           (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
c4_V                  (phi              ) [ 0000000000111111]
icmp_ln890_924        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23455            (br               ) [ 0000000000000000]
specloopname_ln1616   (specloopname     ) [ 0000000000000000]
icmp_ln870            (icmp             ) [ 0011111111111111]
br_ln23457            (br               ) [ 0000000000000000]
br_ln890              (br               ) [ 0011111111111111]
br_ln890              (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0011111111111111]
c5_V_57               (phi              ) [ 0000000000010000]
add_ln691_886         (add              ) [ 0011111111111111]
icmp_ln890_927        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23472            (br               ) [ 0000000000000000]
specloopname_ln23472  (specloopname     ) [ 0000000000000000]
br_ln23474            (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0000000000000000]
c5_V                  (phi              ) [ 0000000000010000]
add_ln691_884         (add              ) [ 0011111111111111]
shl_ln890             (shl              ) [ 0000000000000011]
icmp_ln890_926        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23458            (br               ) [ 0000000000000000]
specloopname_ln23458  (specloopname     ) [ 0000000000000000]
br_ln23460            (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0000000000000000]
add_ln691_881         (add              ) [ 0011111111111111]
br_ln0                (br               ) [ 0011111111111111]
c6_V_121              (phi              ) [ 0000000000001000]
add_ln691_887         (add              ) [ 0011111111111111]
icmp_ln890_929        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23474            (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
specloopname_ln23474  (specloopname     ) [ 0000000000000000]
tmp_308               (read             ) [ 0000000000000000]
write_ln174           (write            ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
c6_V                  (phi              ) [ 0000000000000010]
add_ln691_885         (add              ) [ 0011111111111111]
zext_ln23465          (zext             ) [ 0000000000000000]
add_ln23465           (add              ) [ 0000000000000000]
zext_ln23465_1        (zext             ) [ 0000000000000000]
local_D_V_addr_43     (getelementptr    ) [ 0000000000000001]
icmp_ln890_928        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln23460            (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
specloopname_ln23460  (specloopname     ) [ 0000000000000000]
local_D_V_load        (load             ) [ 0000000000000000]
write_ln174           (write            ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_3_x1176">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_3_x1176"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_2_x1175">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_2_x1175"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_2_0_x1143">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_2_0_x1143"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_708"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1340"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_386"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_375"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_390"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_389"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_388"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_94"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_369"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_396"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2163"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="p_Repl2_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Repl2_1258_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1258/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Repl2_1259_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1259/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Repl2_1260_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1260/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="local_D_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_split_V_0_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_308_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_308/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="0"/>
<pin id="145" dir="0" index="2" bw="128" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/15 "/>
</bind>
</comp>

<comp id="150" class="1004" name="local_D_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln23451/9 local_D_V_load/14 "/>
</bind>
</comp>

<comp id="162" class="1004" name="local_D_V_addr_43_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_43/14 "/>
</bind>
</comp>

<comp id="170" class="1005" name="c0_V_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="c0_V_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="c1_V_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="c1_V_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="c7_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="c7_V_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="c8_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="1"/>
<pin id="205" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="c8_V_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="data_split_V_3_4_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="data_split_V_3_4_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_4/7 "/>
</bind>
</comp>

<comp id="224" class="1005" name="data_split_V_2_4_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="data_split_V_2_4_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_4/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="data_split_V_1_4_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="data_split_V_1_4_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="32" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_4/7 "/>
</bind>
</comp>

<comp id="244" class="1005" name="data_split_V_0_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="data_split_V_0_4_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_4/7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="n_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="n_V_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="p_Val2_s_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Val2_s_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="128" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="96" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="data_split_V_3_5_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3_5 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="data_split_V_3_5_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="32" slack="1"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="32" slack="1"/>
<pin id="286" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_5/8 "/>
</bind>
</comp>

<comp id="292" class="1005" name="data_split_V_2_5_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2_5 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="data_split_V_2_5_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="32" slack="1"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="32" slack="1"/>
<pin id="304" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_5/8 "/>
</bind>
</comp>

<comp id="310" class="1005" name="data_split_V_1_5_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1_5 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="data_split_V_1_5_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="4" bw="32" slack="1"/>
<pin id="320" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="6" bw="32" slack="1"/>
<pin id="322" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_5/8 "/>
</bind>
</comp>

<comp id="328" class="1005" name="data_split_V_0_5_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_5 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="data_split_V_0_5_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="32" slack="1"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="32" slack="1"/>
<pin id="340" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_5/8 "/>
</bind>
</comp>

<comp id="346" class="1005" name="v1_V_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="v1_V_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="32" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="4" bw="32" slack="1"/>
<pin id="355" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="6" bw="32" slack="1"/>
<pin id="357" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/9 "/>
</bind>
</comp>

<comp id="362" class="1005" name="v2_V_1022_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="364" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1022 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="v2_V_1022_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="32" slack="2"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="4" bw="32" slack="1"/>
<pin id="371" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="6" bw="32" slack="1"/>
<pin id="373" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1022/9 "/>
</bind>
</comp>

<comp id="378" class="1005" name="v2_V_1021_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1021 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="v2_V_1021_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="32" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="4" bw="32" slack="2"/>
<pin id="387" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="6" bw="32" slack="1"/>
<pin id="389" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1021/9 "/>
</bind>
</comp>

<comp id="394" class="1005" name="v2_V_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="396" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="v2_V_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="32" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="4" bw="32" slack="1"/>
<pin id="403" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="6" bw="32" slack="2"/>
<pin id="405" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/9 "/>
</bind>
</comp>

<comp id="410" class="1005" name="c4_V_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="1"/>
<pin id="412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="c4_V_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="3" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/10 "/>
</bind>
</comp>

<comp id="422" class="1005" name="c5_V_57_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="1"/>
<pin id="424" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_57 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="c5_V_57_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="1" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_57/11 "/>
</bind>
</comp>

<comp id="433" class="1005" name="c5_V_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="1"/>
<pin id="435" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="c5_V_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="1" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/11 "/>
</bind>
</comp>

<comp id="444" class="1005" name="c6_V_121_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_121 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="c6_V_121_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_121/12 "/>
</bind>
</comp>

<comp id="455" class="1005" name="c6_V_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="1"/>
<pin id="457" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="c6_V_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="1" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/14 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln691_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln890_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln691_879_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_879/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln890_922_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_922/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln691_880_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_880/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln890_923_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_923/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="4" slack="0"/>
<pin id="505" dir="0" index="2" bw="3" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln691_882_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_882/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Repl2_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="4"/>
<pin id="522" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Repl2_1258_load_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="4"/>
<pin id="525" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1258_load/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_Repl2_1259_load_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="4"/>
<pin id="528" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1259_load/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_Repl2_1260_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="4"/>
<pin id="531" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1260_load/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="1"/>
<pin id="536" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln23439_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23439/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln890_925_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_925/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln691_883_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_883/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln878_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="data_split_V_0_43_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="128" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0_43/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln23441_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23441/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="r_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="96" slack="0"/>
<pin id="572" dir="0" index="1" bw="128" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="0" index="3" bw="8" slack="0"/>
<pin id="575" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln1497_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="96" slack="0"/>
<pin id="582" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Result_s_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="128" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="0" index="3" bw="32" slack="0"/>
<pin id="589" dir="0" index="4" bw="32" slack="0"/>
<pin id="590" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln145_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="7"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln674_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="7"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln674_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="7"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln674_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="7"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln890_924_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="0" index="1" bw="3" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_924/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln870_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="0"/>
<pin id="625" dir="0" index="1" bw="3" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln691_886_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_886/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln890_927_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_927/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln691_884_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_884/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="shl_ln890_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln890_926_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_926/11 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln691_881_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="1"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_881/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln691_887_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_887/12 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln890_929_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_929/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln691_885_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_885/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln23465_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23465/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln23465_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="1"/>
<pin id="689" dir="0" index="1" bw="2" slack="0"/>
<pin id="690" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23465/14 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln23465_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23465_1/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln890_928_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="0" index="1" bw="2" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_928/14 "/>
</bind>
</comp>

<comp id="703" class="1005" name="p_Repl2_s_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="4"/>
<pin id="705" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="709" class="1005" name="p_Repl2_1258_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="4"/>
<pin id="711" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1258 "/>
</bind>
</comp>

<comp id="715" class="1005" name="p_Repl2_1259_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="4"/>
<pin id="717" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1259 "/>
</bind>
</comp>

<comp id="721" class="1005" name="p_Repl2_1260_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="4"/>
<pin id="723" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1260 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln691_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="0"/>
<pin id="729" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="735" class="1005" name="add_ln691_879_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_879 "/>
</bind>
</comp>

<comp id="743" class="1005" name="add_ln691_880_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_880 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="756" class="1005" name="empty_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="3"/>
<pin id="758" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln691_882_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="0"/>
<pin id="762" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_882 "/>
</bind>
</comp>

<comp id="777" class="1005" name="local_D_V_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="1"/>
<pin id="779" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="data_split_V_0_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="2"/>
<pin id="787" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="793" class="1005" name="out_data_V_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="128" slack="1"/>
<pin id="795" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln691_883_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="0"/>
<pin id="800" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_883 "/>
</bind>
</comp>

<comp id="806" class="1005" name="data_split_V_0_43_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_43 "/>
</bind>
</comp>

<comp id="817" class="1005" name="zext_ln1497_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="128" slack="0"/>
<pin id="819" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln870_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln691_886_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_886 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln691_884_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="0"/>
<pin id="839" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_884 "/>
</bind>
</comp>

<comp id="842" class="1005" name="shl_ln890_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln691_881_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="1"/>
<pin id="852" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_881 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln691_887_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_887 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln691_885_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="0"/>
<pin id="865" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_885 "/>
</bind>
</comp>

<comp id="868" class="1005" name="local_D_V_addr_43_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="1"/>
<pin id="870" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="74" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="104" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="106" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="217" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="233"><net_src comp="227" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="243"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="253"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="288"><net_src comp="214" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="214" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="290"><net_src comp="214" pin="1"/><net_sink comp="278" pin=6"/></net>

<net id="291"><net_src comp="278" pin="8"/><net_sink comp="274" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="306"><net_src comp="224" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="224" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="308"><net_src comp="224" pin="1"/><net_sink comp="296" pin=6"/></net>

<net id="309"><net_src comp="296" pin="8"/><net_sink comp="292" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="324"><net_src comp="234" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="234" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="234" pin="1"/><net_sink comp="314" pin=6"/></net>

<net id="327"><net_src comp="314" pin="8"/><net_sink comp="310" pin=0"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="342"><net_src comp="244" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="244" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="244" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="345"><net_src comp="332" pin="8"/><net_sink comp="328" pin=0"/></net>

<net id="359"><net_src comp="214" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="214" pin="1"/><net_sink comp="349" pin=4"/></net>

<net id="361"><net_src comp="214" pin="1"/><net_sink comp="349" pin=6"/></net>

<net id="375"><net_src comp="224" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="224" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="377"><net_src comp="224" pin="1"/><net_sink comp="365" pin=6"/></net>

<net id="391"><net_src comp="234" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="234" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="234" pin="1"/><net_sink comp="381" pin=6"/></net>

<net id="407"><net_src comp="244" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="244" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="244" pin="1"/><net_sink comp="397" pin=4"/></net>

<net id="413"><net_src comp="92" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="421"><net_src comp="414" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="78" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="174" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="174" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="185" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="185" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="40" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="196" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="48" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="196" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="196" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="196" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="207" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="537"><net_src comp="64" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="207" pin="4"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="532" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="548"><net_src comp="207" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="68" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="258" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="28" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="258" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="30" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="268" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="258" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="84" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="268" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="86" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="88" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="583"><net_src comp="570" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="90" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="349" pin="8"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="365" pin="8"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="381" pin="8"/><net_sink comp="584" pin=3"/></net>

<net id="595"><net_src comp="397" pin="8"/><net_sink comp="584" pin=4"/></net>

<net id="596"><net_src comp="584" pin="5"/><net_sink comp="156" pin=1"/></net>

<net id="601"><net_src comp="349" pin="8"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="365" pin="8"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="381" pin="8"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="397" pin="8"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="414" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="30" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="414" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="92" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="426" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="62" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="426" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="68" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="437" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="62" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="437" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="62" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="437" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="410" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="28" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="448" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="80" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="448" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="82" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="459" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="80" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="459" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="701"><net_src comp="459" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="82" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="110" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="712"><net_src comp="114" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="718"><net_src comp="118" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="724"><net_src comp="122" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="730"><net_src comp="466" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="738"><net_src comp="478" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="746"><net_src comp="490" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="754"><net_src comp="502" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="759"><net_src comp="510" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="514" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="780"><net_src comp="150" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="788"><net_src comp="130" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="397" pin=6"/></net>

<net id="796"><net_src comp="156" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="801"><net_src comp="550" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="809"><net_src comp="562" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="332" pin=6"/></net>

<net id="820"><net_src comp="580" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="828"><net_src comp="623" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="629" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="840"><net_src comp="641" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="845"><net_src comp="647" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="853"><net_src comp="659" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="858"><net_src comp="665" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="866"><net_src comp="677" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="871"><net_src comp="162" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_2_x1175 | {13 15 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_0_2_x1 : fifo_D_drain_D_drain_IO_L1_out_0_3_x1176 | {13 }
	Port: D_drain_IO_L1_out_wrapper_0_2_x1 : fifo_D_drain_PE_2_0_x1143 | {6 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln23420 : 2
	State 3
		add_ln691_879 : 1
		icmp_ln890_922 : 1
		br_ln23421 : 2
	State 4
		add_ln691_880 : 1
		icmp_ln890_923 : 1
		br_ln23429 : 2
		tmp : 1
		empty : 1
	State 5
		add_ln691_882 : 1
		tmp_s : 1
		zext_ln23439 : 2
		local_D_V_addr : 3
		icmp_ln890_925 : 1
		br_ln23431 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_883 : 1
		icmp_ln878 : 1
		br_ln23440 : 2
		data_split_V_0_43 : 1
		trunc_ln23441 : 1
		switch_ln23441 : 2
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
		p_Result_s : 1
		store_ln23451 : 2
		store_ln145 : 1
		store_ln674 : 1
		store_ln674 : 1
		store_ln674 : 1
	State 10
		icmp_ln890_924 : 1
		br_ln23455 : 2
		icmp_ln870 : 1
		br_ln23457 : 2
	State 11
		add_ln691_886 : 1
		icmp_ln890_927 : 1
		br_ln23472 : 2
		add_ln691_884 : 1
		shl_ln890 : 1
		icmp_ln890_926 : 1
		br_ln23458 : 2
	State 12
		add_ln691_887 : 1
		icmp_ln890_929 : 1
		br_ln23474 : 2
	State 13
	State 14
		add_ln691_885 : 1
		zext_ln23465 : 1
		add_ln23465 : 2
		zext_ln23465_1 : 3
		local_D_V_addr_43 : 4
		icmp_ln890_928 : 1
		br_ln23460 : 2
		local_D_V_load : 5
	State 15
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln691_fu_466      |    0    |    10   |
|          |    add_ln691_879_fu_478    |    0    |    10   |
|          |    add_ln691_880_fu_490    |    0    |    12   |
|          |    add_ln691_882_fu_514    |    0    |    12   |
|          |    add_ln691_883_fu_550    |    0    |    10   |
|    add   |    add_ln691_886_fu_629    |    0    |    12   |
|          |    add_ln691_884_fu_641    |    0    |    12   |
|          |    add_ln691_881_fu_659    |    0    |    10   |
|          |    add_ln691_887_fu_665    |    0    |    9    |
|          |    add_ln691_885_fu_677    |    0    |    9    |
|          |     add_ln23465_fu_687     |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln890_fu_472     |    0    |    8    |
|          |    icmp_ln890_922_fu_484   |    0    |    8    |
|          |    icmp_ln890_923_fu_496   |    0    |    9    |
|          |    icmp_ln890_925_fu_544   |    0    |    9    |
|          |      icmp_ln878_fu_556     |    0    |    8    |
|   icmp   |    icmp_ln890_924_fu_617   |    0    |    8    |
|          |      icmp_ln870_fu_623     |    0    |    8    |
|          |    icmp_ln890_927_fu_635   |    0    |    9    |
|          |    icmp_ln890_926_fu_653   |    0    |    9    |
|          |    icmp_ln890_929_fu_671   |    0    |    8    |
|          |    icmp_ln890_928_fu_697   |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | data_split_V_0_read_fu_130 |    0    |    0    |
|          |     tmp_308_read_fu_136    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_142      |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_502         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_510        |    0    |    0    |
|   trunc  |  data_split_V_0_43_fu_562  |    0    |    0    |
|          |    trunc_ln23441_fu_566    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_532        |    0    |    0    |
|          |      p_Result_s_fu_584     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln23439_fu_539    |    0    |    0    |
|   zext   |     zext_ln1497_fu_580     |    0    |    0    |
|          |     zext_ln23465_fu_683    |    0    |    0    |
|          |    zext_ln23465_1_fu_692   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|          r_fu_570          |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln890_fu_647      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   210   |
|----------|----------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    0   |   128  |   129  |
+---------+--------+--------+--------+
|  Total  |    0   |   128  |   129  |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln691_879_reg_735  |    3   |
|  add_ln691_880_reg_743  |    4   |
|  add_ln691_881_reg_850  |    3   |
|  add_ln691_882_reg_760  |    5   |
|  add_ln691_883_reg_798  |    3   |
|  add_ln691_884_reg_837  |    5   |
|  add_ln691_885_reg_863  |    2   |
|  add_ln691_886_reg_829  |    5   |
|  add_ln691_887_reg_855  |    2   |
|    add_ln691_reg_727    |    3   |
|       c0_V_reg_170      |    3   |
|       c1_V_reg_181      |    3   |
|       c4_V_reg_410      |    3   |
|     c5_V_57_reg_422     |    5   |
|       c5_V_reg_433      |    5   |
|     c6_V_121_reg_444    |    2   |
|       c6_V_reg_455      |    2   |
|       c7_V_reg_192      |    4   |
|       c8_V_reg_203      |    5   |
|data_split_V_0_43_reg_806|   32   |
| data_split_V_0_4_reg_244|   32   |
| data_split_V_0_5_reg_328|   32   |
|  data_split_V_0_reg_785 |   32   |
| data_split_V_1_4_reg_234|   32   |
| data_split_V_1_5_reg_310|   32   |
| data_split_V_2_4_reg_224|   32   |
| data_split_V_2_5_reg_292|   32   |
| data_split_V_3_4_reg_214|   32   |
| data_split_V_3_5_reg_274|   32   |
|      empty_reg_756      |    2   |
|    icmp_ln870_reg_825   |    1   |
|local_D_V_addr_43_reg_868|    5   |
|  local_D_V_addr_reg_777 |    5   |
|       n_V_reg_254       |    3   |
|    out_data_V_reg_793   |   128  |
|   p_Repl2_1258_reg_709  |   32   |
|   p_Repl2_1259_reg_715  |   32   |
|   p_Repl2_1260_reg_721  |   32   |
|    p_Repl2_s_reg_703    |   32   |
|     p_Val2_s_reg_265    |   128  |
|    shl_ln890_reg_842    |    5   |
|       tmp_reg_751       |    1   |
|       v1_V_reg_346      |   32   |
|    v2_V_1021_reg_378    |   32   |
|    v2_V_1022_reg_362    |   32   |
|       v2_V_reg_394      |   32   |
|   zext_ln1497_reg_817   |   128  |
+-------------------------+--------+
|          Total          |  1049  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_142 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_156 |  p0  |   4  |   5  |   20   ||    20   |
|    c4_V_reg_410   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   282  || 1.22671 ||    38   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   210  |
|   Memory  |    0   |    -   |   128  |   129  |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |  1049  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |  1177  |   377  |
+-----------+--------+--------+--------+--------+
