<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1797" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1797{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_1797{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1797{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1797{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1797{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t6_1797{left:360px;bottom:794px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1797{left:70px;bottom:681px;letter-spacing:0.13px;}
#t8_1797{left:70px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1797{left:70px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1797{left:70px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1797{left:70px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_1797{left:70px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_1797{left:70px;bottom:567px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#te_1797{left:70px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tf_1797{left:70px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#tg_1797{left:70px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_1797{left:70px;bottom:492px;letter-spacing:-0.15px;word-spacing:-1px;}
#ti_1797{left:70px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_1797{left:70px;bottom:458px;letter-spacing:-0.14px;}
#tk_1797{left:70px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_1797{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_1797{left:70px;bottom:396px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_1797{left:70px;bottom:356px;letter-spacing:0.13px;}
#to_1797{left:70px;bottom:331px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_1797{left:91px;bottom:313px;letter-spacing:-0.11px;}
#tq_1797{left:146px;bottom:313px;letter-spacing:-0.12px;}
#tr_1797{left:118px;bottom:295px;letter-spacing:-0.12px;}
#ts_1797{left:91px;bottom:276px;letter-spacing:-0.12px;}
#tt_1797{left:146px;bottom:276px;letter-spacing:-0.12px;}
#tu_1797{left:118px;bottom:258px;letter-spacing:-0.12px;}
#tv_1797{left:70px;bottom:240px;letter-spacing:-0.11px;}
#tw_1797{left:70px;bottom:221px;letter-spacing:-0.12px;}
#tx_1797{left:70px;bottom:185px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#ty_1797{left:70px;bottom:166px;letter-spacing:-0.13px;}
#tz_1797{left:70px;bottom:148px;letter-spacing:-0.13px;}
#t10_1797{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t11_1797{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t12_1797{left:391px;bottom:1065px;letter-spacing:-0.11px;}
#t13_1797{left:391px;bottom:1050px;letter-spacing:-0.09px;}
#t14_1797{left:431px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t15_1797{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1797{left:431px;bottom:1034px;letter-spacing:-0.15px;}
#t17_1797{left:504px;bottom:1065px;letter-spacing:-0.12px;}
#t18_1797{left:504px;bottom:1050px;letter-spacing:-0.12px;}
#t19_1797{left:504px;bottom:1034px;letter-spacing:-0.17px;}
#t1a_1797{left:576px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_1797{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_1797{left:75px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_1797{left:391px;bottom:1011px;letter-spacing:-0.15px;}
#t1e_1797{left:431px;bottom:1011px;letter-spacing:-0.11px;}
#t1f_1797{left:504px;bottom:1011px;letter-spacing:-0.15px;}
#t1g_1797{left:576px;bottom:1011px;letter-spacing:-0.11px;}
#t1h_1797{left:576px;bottom:995px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1i_1797{left:576px;bottom:978px;letter-spacing:-0.11px;}
#t1j_1797{left:576px;bottom:961px;letter-spacing:-0.13px;}
#t1k_1797{left:75px;bottom:938px;letter-spacing:-0.11px;}
#t1l_1797{left:75px;bottom:921px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_1797{left:391px;bottom:938px;letter-spacing:-0.14px;}
#t1n_1797{left:431px;bottom:938px;letter-spacing:-0.12px;}
#t1o_1797{left:504px;bottom:938px;letter-spacing:-0.21px;}
#t1p_1797{left:576px;bottom:938px;letter-spacing:-0.11px;}
#t1q_1797{left:576px;bottom:921px;letter-spacing:-0.11px;}
#t1r_1797{left:576px;bottom:904px;letter-spacing:-0.11px;}
#t1s_1797{left:576px;bottom:888px;letter-spacing:-0.12px;}
#t1t_1797{left:576px;bottom:871px;letter-spacing:-0.11px;}
#t1u_1797{left:576px;bottom:854px;letter-spacing:-0.13px;}
#t1v_1797{left:88px;bottom:773px;letter-spacing:-0.14px;}
#t1w_1797{left:196px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1x_1797{left:370px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1y_1797{left:550px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1z_1797{left:727px;bottom:773px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t20_1797{left:96px;bottom:749px;letter-spacing:-0.14px;}
#t21_1797{left:185px;bottom:749px;letter-spacing:-0.13px;}
#t22_1797{left:361px;bottom:749px;letter-spacing:-0.12px;}
#t23_1797{left:566px;bottom:749px;letter-spacing:-0.15px;}
#t24_1797{left:749px;bottom:749px;letter-spacing:-0.17px;}
#t25_1797{left:91px;bottom:724px;letter-spacing:-0.15px;}
#t26_1797{left:185px;bottom:724px;letter-spacing:-0.13px;}
#t27_1797{left:367px;bottom:724px;letter-spacing:-0.11px;}
#t28_1797{left:541px;bottom:724px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_1797{left:744px;bottom:724px;letter-spacing:-0.15px;}

.s1_1797{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1797{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1797{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1797{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1797{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1797{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_1797{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1797" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1797Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1797" style="-webkit-user-select: none;"><object width="935" height="1210" data="1797/1797.svg" type="image/svg+xml" id="pdf1797" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1797" class="t s1_1797">ROUNDSD—Round Scalar Double Precision Floating-Point Values </span>
<span id="t2_1797" class="t s2_1797">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1797" class="t s1_1797">Vol. 2B </span><span id="t4_1797" class="t s1_1797">4-577 </span>
<span id="t5_1797" class="t s3_1797">ROUNDSD—Round Scalar Double Precision Floating-Point Values </span>
<span id="t6_1797" class="t s4_1797">Instruction Operand Encoding </span>
<span id="t7_1797" class="t s4_1797">Description </span>
<span id="t8_1797" class="t s5_1797">Round the double precision floating-point value in the lower qword of the source operand (second operand) using </span>
<span id="t9_1797" class="t s5_1797">the rounding mode specified in the immediate operand (third operand) and place the result in the destination </span>
<span id="ta_1797" class="t s5_1797">operand (first operand). The rounding process rounds a double precision floating-point input to an integer value </span>
<span id="tb_1797" class="t s5_1797">and returns the integer result as a double precision floating-point value in the lowest position. The upper double </span>
<span id="tc_1797" class="t s5_1797">precision floating-point value in the destination is retained. </span>
<span id="td_1797" class="t s5_1797">The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in </span>
<span id="te_1797" class="t s5_1797">Figure 4-24. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the </span>
<span id="tf_1797" class="t s5_1797">source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-18 lists the encoded </span>
<span id="tg_1797" class="t s5_1797">values for rounding-mode field). </span>
<span id="th_1797" class="t s5_1797">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="ti_1797" class="t s5_1797">SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before </span>
<span id="tj_1797" class="t s5_1797">rounding. </span>
<span id="tk_1797" class="t s5_1797">128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAXVL- </span>
<span id="tl_1797" class="t s5_1797">1:64) of the corresponding YMM destination register remain unchanged. </span>
<span id="tm_1797" class="t s5_1797">VEX.128 encoded version: Bits (MAXVL-1:128) of the destination YMM register are zeroed. </span>
<span id="tn_1797" class="t s4_1797">Operation </span>
<span id="to_1797" class="t s6_1797">IF (imm[2] = ‘1) </span>
<span id="tp_1797" class="t s6_1797">THEN </span><span id="tq_1797" class="t s6_1797">// rounding mode is determined by MXCSR.RC </span>
<span id="tr_1797" class="t s6_1797">DEST[63:0] := ConvertDPFPToInteger_M(SRC[63:0]); </span>
<span id="ts_1797" class="t s6_1797">ELSE </span><span id="tt_1797" class="t s6_1797">// rounding mode is determined by IMM8.RC </span>
<span id="tu_1797" class="t s6_1797">DEST[63:0] := ConvertDPFPToInteger_Imm(SRC[63:0]); </span>
<span id="tv_1797" class="t s6_1797">FI; </span>
<span id="tw_1797" class="t s6_1797">DEST[127:63] remains unchanged ; </span>
<span id="tx_1797" class="t s7_1797">ROUNDSD (128-bit Legacy SSE Version) </span>
<span id="ty_1797" class="t s6_1797">DEST[63:0] := RoundToInteger(SRC[63:0], ROUND_CONTROL) </span>
<span id="tz_1797" class="t s6_1797">DEST[MAXVL-1:64] (Unmodified) </span>
<span id="t10_1797" class="t s7_1797">Opcode*/ </span>
<span id="t11_1797" class="t s7_1797">Instruction </span>
<span id="t12_1797" class="t s7_1797">Op/ </span>
<span id="t13_1797" class="t s7_1797">En </span>
<span id="t14_1797" class="t s7_1797">64/32 bit </span>
<span id="t15_1797" class="t s7_1797">Mode </span>
<span id="t16_1797" class="t s7_1797">Support </span>
<span id="t17_1797" class="t s7_1797">CPUID </span>
<span id="t18_1797" class="t s7_1797">Feature </span>
<span id="t19_1797" class="t s7_1797">Flag </span>
<span id="t1a_1797" class="t s7_1797">Description </span>
<span id="t1b_1797" class="t s6_1797">66 0F 3A 0B /r ib </span>
<span id="t1c_1797" class="t s6_1797">ROUNDSD xmm1, xmm2/m64, imm8 </span>
<span id="t1d_1797" class="t s6_1797">RMI </span><span id="t1e_1797" class="t s6_1797">V/V </span><span id="t1f_1797" class="t s6_1797">SSE4_1 </span><span id="t1g_1797" class="t s6_1797">Round the low packed double precision </span>
<span id="t1h_1797" class="t s6_1797">floating-point value in xmm2/m64 and place </span>
<span id="t1i_1797" class="t s6_1797">the result in xmm1. The rounding mode is </span>
<span id="t1j_1797" class="t s6_1797">determined by imm8. </span>
<span id="t1k_1797" class="t s6_1797">VEX.LIG.66.0F3A.WIG 0B /r ib </span>
<span id="t1l_1797" class="t s6_1797">VROUNDSD xmm1, xmm2, xmm3/m64, imm8 </span>
<span id="t1m_1797" class="t s6_1797">RVMI </span><span id="t1n_1797" class="t s6_1797">V/V </span><span id="t1o_1797" class="t s6_1797">AVX </span><span id="t1p_1797" class="t s6_1797">Round the low packed double precision </span>
<span id="t1q_1797" class="t s6_1797">floating-point value in xmm3/m64 and place </span>
<span id="t1r_1797" class="t s6_1797">the result in xmm1. The rounding mode is </span>
<span id="t1s_1797" class="t s6_1797">determined by imm8. Upper packed double </span>
<span id="t1t_1797" class="t s6_1797">precision floating-point value (bits[127:64]) </span>
<span id="t1u_1797" class="t s6_1797">from xmm2 is copied to xmm1[127:64]. </span>
<span id="t1v_1797" class="t s7_1797">Op/En </span><span id="t1w_1797" class="t s7_1797">Operand 1 </span><span id="t1x_1797" class="t s7_1797">Operand 2 </span><span id="t1y_1797" class="t s7_1797">Operand 3 </span><span id="t1z_1797" class="t s7_1797">Operand 4 </span>
<span id="t20_1797" class="t s6_1797">RMI </span><span id="t21_1797" class="t s6_1797">ModRM:reg (w) </span><span id="t22_1797" class="t s6_1797">ModRM:r/m (r) </span><span id="t23_1797" class="t s6_1797">imm8 </span><span id="t24_1797" class="t s6_1797">N/A </span>
<span id="t25_1797" class="t s6_1797">RVMI </span><span id="t26_1797" class="t s6_1797">ModRM:reg (w) </span><span id="t27_1797" class="t s6_1797">VEX.vvvv (r) </span><span id="t28_1797" class="t s6_1797">ModRM:r/m (r) </span><span id="t29_1797" class="t s6_1797">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
