{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558937289688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558937289688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:08:09 2019 " "Processing started: Mon May 27 18:08:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558937289688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558937289688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558937289688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1558937290330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background_game-SYN " "Found design unit 1: background_game-SYN" {  } { { "background_game.vhd" "" { Text "D:/monday/cs305_flappybird/background_game.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290787 ""} { "Info" "ISGN_ENTITY_NAME" "1 background_game " "Found entity 1: background_game" {  } { { "background_game.vhd" "" { Text "D:/monday/cs305_flappybird/background_game.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcdwiki.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcdwiki.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdwiki-Behavioral " "Found design unit 1: bcdwiki-Behavioral" {  } { { "output_files/bcdwiki.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/bcdwiki.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290787 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdwiki " "Found entity 1: bcdwiki" {  } { { "output_files/bcdwiki.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/bcdwiki.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ball1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ball1 " "Found entity 1: Ball1" {  } { { "Ball1.bdf" "" { Schematic "D:/monday/cs305_flappybird/Ball1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file colour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Colour " "Found entity 1: Colour" {  } { { "Colour.bdf" "" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/char_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/char_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/ball.vhd 3 1 " "Found 3 design units, including 1 entities, in source file miniproject resources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core " "Found design unit 1: de0core" {  } { { "Miniproject resources/ball.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/ball.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball-behavior " "Found design unit 2: ball-behavior" {  } { { "Miniproject resources/ball.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/ball.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "Miniproject resources/ball.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/ball.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-SYN " "Found design unit 1: clock_divider-SYN" {  } { { "Clock_Divider.vhd" "" { Text "D:/monday/cs305_flappybird/Clock_Divider.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "D:/monday/cs305_flappybird/Clock_Divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.bdf" "" { Schematic "D:/monday/cs305_flappybird/FlappyBird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/text.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/text.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Text-behavior " "Found design unit 1: Text-behavior" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Text " "Found entity 1: Text" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ourball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ourball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ourball-behavior " "Found design unit 1: ourball-behavior" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""} { "Info" "ISGN_ENTITY_NAME" "1 ourball " "Found entity 1: ourball" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/render_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/render_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 render_mux-render " "Found design unit 1: render_mux-render" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""} { "Info" "ISGN_ENTITY_NAME" "1 render_mux " "Found entity 1: render_mux" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-rtl " "Found design unit 1: binary_to_bcd-rtl" {  } { { "output_files/binary_to_bcd.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/binary_to_bcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "output_files/binary_to_bcd.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/binary_to_bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd_7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcd_7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7SegDisplay-behavior " "Found design unit 1: BCD_7SegDisplay-behavior" {  } { { "output_files/BCD_7SegDisplay.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/BCD_7SegDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SegDisplay " "Found entity 1: BCD_7SegDisplay" {  } { { "output_files/BCD_7SegDisplay.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/BCD_7SegDisplay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "output_files/test.bdf" "" { Schematic "D:/monday/cs305_flappybird/output_files/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-behavior " "Found design unit 1: pipe-behavior" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lfsr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lfsr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavior " "Found design unit 1: LFSR-behavior" {  } { { "output_files/LFSR.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/LFSR.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "output_files/LFSR.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/LFSR.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/collision_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/collision_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_mux-render " "Found design unit 1: collision_mux-render" {  } { { "output_files/collision_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/collision_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_mux " "Found entity 1: collision_mux" {  } { { "output_files/collision_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/collision_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/game_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/game_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game_Controller-rtl " "Found design unit 1: Game_Controller-rtl" {  } { { "output_files/Game_Controller.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Game_Controller.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game_Controller " "Found entity 1: Game_Controller" {  } { { "output_files/Game_Controller.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Game_Controller.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ypos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ypos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ypos " "Found entity 1: Ypos" {  } { { "output_files/Ypos.bdf" "" { Schematic "D:/monday/cs305_flappybird/output_files/Ypos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_counter-score " "Found design unit 1: score_counter-score" {  } { { "output_files/score_counter.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/score_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "output_files/score_counter.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/score_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/health_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/health_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 health_counter-health " "Found design unit 1: health_counter-health" {  } { { "output_files/health_counter.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/health_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""} { "Info" "ISGN_ENTITY_NAME" "1 health_counter " "Found entity 1: health_counter" {  } { { "output_files/health_counter.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/health_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/energy_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/energy_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_Counter-behavior " "Found design unit 1: Energy_Counter-behavior" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_Counter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_Counter " "Found entity 1: Energy_Counter" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_Counter.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/energy_decount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/energy_decount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy_decount-energy " "Found design unit 1: Energy_decount-energy" {  } { { "output_files/Energy_decount.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_decount.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy_decount " "Found entity 1: Energy_decount" {  } { { "output_files/Energy_decount.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_decount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pickup.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pickup.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pickup-behavior " "Found design unit 1: Pickup-behavior" {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pickup " "Found entity 1: Pickup" {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pickup_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pickup_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pickup_collision-collision " "Found design unit 1: pickup_collision-collision" {  } { { "pickup_collision.vhd" "" { Text "D:/monday/cs305_flappybird/pickup_collision.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""} { "Info" "ISGN_ENTITY_NAME" "1 pickup_collision " "Found entity 1: pickup_collision" {  } { { "pickup_collision.vhd" "" { Text "D:/monday/cs305_flappybird/pickup_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pickup_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pickup_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pickup_timer-timer " "Found design unit 1: pickup_timer-timer" {  } { { "output_files/pickup_timer.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/pickup_timer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""} { "Info" "ISGN_ENTITY_NAME" "1 pickup_timer " "Found entity 1: pickup_timer" {  } { { "output_files/pickup_timer.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/pickup_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pickup_pts.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pickup_pts.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pickup_Pts-behavior " "Found design unit 1: Pickup_Pts-behavior" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pickup_Pts " "Found entity 1: Pickup_Pts" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file background.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-behaviour " "Found design unit 1: background-behaviour" {  } { { "background.vhdl" "" { Text "D:/monday/cs305_flappybird/background.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhdl" "" { Text "D:/monday/cs305_flappybird/background.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/text_start.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/text_start.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Text_Start-behavior " "Found design unit 1: Text_Start-behavior" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Text_Start " "Found entity 1: Text_Start" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937290867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937290867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Colour " "Elaborating entity \"Colour\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558937291261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "Colour.bdf" "inst2" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 344 672 896 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst\"" {  } { { "Colour.bdf" "inst" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 224 320 456 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_Divider:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_Divider:inst\|altpll:altpll_component\"" {  } { { "Clock_Divider.vhd" "altpll_component" { Text "D:/monday/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Divider:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_Divider:inst\|altpll:altpll_component\"" {  } { { "Clock_Divider.vhd" "" { Text "D:/monday/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558937291327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Divider:inst\|altpll:altpll_component " "Instantiated megafunction \"Clock_Divider:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_Divider " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_Divider\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291328 ""}  } { { "Clock_Divider.vhd" "" { Text "D:/monday/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558937291328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_divider_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_altpll " "Found entity 1: Clock_Divider_altpll" {  } { { "db/clock_divider_altpll.v" "" { Text "D:/monday/cs305_flappybird/db/clock_divider_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937291398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937291398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider_altpll Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated " "Elaborating entity \"Clock_Divider_altpll\" for hierarchy \"Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render_mux render_mux:inst923 " "Elaborating entity \"render_mux\" for hierarchy \"render_mux:inst923\"" {  } { { "Colour.bdf" "inst923" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 720 88 352 1312 "inst923" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291398 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_on render_mux.vhd(42) " "VHDL Process Statement warning at render_mux.vhd(42): signal \"start_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on render_mux.vhd(67) " "VHDL Process Statement warning at render_mux.vhd(67): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_pts_on render_mux.vhd(77) " "VHDL Process Statement warning at render_mux.vhd(77): signal \"pickup_pts_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "energy_on render_mux.vhd(98) " "VHDL Process Statement warning at render_mux.vhd(98): signal \"energy_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_energy render_mux.vhd(99) " "VHDL Process Statement warning at render_mux.vhd(99): signal \"r_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_energy render_mux.vhd(100) " "VHDL Process Statement warning at render_mux.vhd(100): signal \"g_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_energy render_mux.vhd(101) " "VHDL Process Statement warning at render_mux.vhd(101): signal \"b_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on render_mux.vhd(102) " "VHDL Process Statement warning at render_mux.vhd(102): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_pickup render_mux.vhd(106) " "VHDL Process Statement warning at render_mux.vhd(106): signal \"b_pickup\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_pts_on render_mux.vhd(107) " "VHDL Process Statement warning at render_mux.vhd(107): signal \"pickup_pts_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291398 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_background render_mux.vhd(115) " "VHDL Process Statement warning at render_mux.vhd(115): signal \"rgb_background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_background render_mux.vhd(116) " "VHDL Process Statement warning at render_mux.vhd(116): signal \"rgb_background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_background render_mux.vhd(117) " "VHDL Process Statement warning at render_mux.vhd(117): signal \"rgb_background\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_on render_mux.vhd(121) " "VHDL Process Statement warning at render_mux.vhd(121): signal \"start_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pickup_collide render_mux.vhd(35) " "VHDL Process Statement warning at render_mux.vhd(35): inferring latch(es) for signal or variable \"pickup_collide\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colliding render_mux.vhd(35) " "VHDL Process Statement warning at render_mux.vhd(35): inferring latch(es) for signal or variable \"colliding\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pickup_pts_collide render_mux.vhd(35) " "VHDL Process Statement warning at render_mux.vhd(35): inferring latch(es) for signal or variable \"pickup_pts_collide\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pickup_pts_collide render_mux.vhd(35) " "Inferred latch for \"pickup_pts_collide\" at render_mux.vhd(35)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colliding render_mux.vhd(35) " "Inferred latch for \"colliding\" at render_mux.vhd(35)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pickup_collide render_mux.vhd(35) " "Inferred latch for \"pickup_collide\" at render_mux.vhd(35)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291408 "|Colour|render_mux:inst923"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ourball ourball:inst8 " "Elaborating entity \"ourball\" for hierarchy \"ourball:inst8\"" {  } { { "Colour.bdf" "inst8" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 368 80 312 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291418 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync Ourball.vhd(18) " "VHDL Signal Declaration warning at Ourball.vhd(18): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync Ourball.vhd(18) " "VHDL Signal Declaration warning at Ourball.vhd(18): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ball_X_pos Ourball.vhd(31) " "VHDL Signal Declaration warning at Ourball.vhd(31): used explicit default value for signal \"Ball_X_pos\" because signal was never assigned a value" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_on Ourball.vhd(45) " "VHDL Process Statement warning at Ourball.vhd(45): signal \"Ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Red Ourball.vhd(43) " "VHDL Process Statement warning at Ourball.vhd(43): inferring latch(es) for signal or variable \"Red\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[0\] Ourball.vhd(43) " "Inferred latch for \"Red\[0\]\" at Ourball.vhd(43)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[1\] Ourball.vhd(43) " "Inferred latch for \"Red\[1\]\" at Ourball.vhd(43)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[2\] Ourball.vhd(43) " "Inferred latch for \"Red\[2\]\" at Ourball.vhd(43)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[3\] Ourball.vhd(43) " "Inferred latch for \"Red\[3\]\" at Ourball.vhd(43)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|ourball:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst4 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst4\"" {  } { { "Colour.bdf" "inst4" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 552 464 728 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(25) " "Verilog HDL or VHDL warning at mouse.VHD(25): object \"CHARIN\" assigned a value but never read" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(151) " "VHDL Process Statement warning at mouse.VHD(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(155) " "VHDL Process Statement warning at mouse.VHD(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(156) " "VHDL Process Statement warning at mouse.VHD(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(157) " "VHDL Process Statement warning at mouse.VHD(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291418 "|Colour|MOUSE:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Controller Game_Controller:inst5 " "Elaborating entity \"Game_Controller\" for hierarchy \"Game_Controller:inst5\"" {  } { { "Colour.bdf" "inst5" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 480 -272 -56 624 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_decount Energy_decount:inst18 " "Elaborating entity \"Energy_decount\" for hierarchy \"Energy_decount:inst18\"" {  } { { "Colour.bdf" "inst18" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 704 -480 -224 848 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickup_timer pickup_timer:inst7 " "Elaborating entity \"pickup_timer\" for hierarchy \"pickup_timer:inst7\"" {  } { { "Colour.bdf" "inst7" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 680 -896 -656 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pickup Pickup:inst19 " "Elaborating entity \"Pickup\" for hierarchy \"Pickup:inst19\"" {  } { { "Colour.bdf" "inst19" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1000 -1232 -984 1240 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291438 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync Pickup.vhdl(15) " "VHDL Signal Declaration warning at Pickup.vhdl(15): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291438 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync Pickup.vhdl(15) " "VHDL Signal Declaration warning at Pickup.vhdl(15): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291438 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag_out Pickup.vhdl(23) " "VHDL Signal Declaration warning at Pickup.vhdl(23): used implicit default value for signal \"flag_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291438 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_boundary Pickup.vhdl(37) " "VHDL Signal Declaration warning at Pickup.vhdl(37): used explicit default value for signal \"bottom_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558937291438 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_boundary Pickup.vhdl(39) " "VHDL Signal Declaration warning at Pickup.vhdl(39): used explicit default value for signal \"top_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558937291438 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on Pickup.vhdl(86) " "VHDL Process Statement warning at Pickup.vhdl(86): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291438 "|Colour|Pickup:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_collision Pickup.vhdl(92) " "VHDL Process Statement warning at Pickup.vhdl(92): signal \"pickup_collision\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Pickup.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291438 "|Colour|Pickup:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst600 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst600\"" {  } { { "Colour.bdf" "inst600" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1288 1432 1696 1400 "inst600" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291448 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "new_bottom_pipe LFSR.vhdl(12) " "VHDL Signal Declaration warning at LFSR.vhdl(12): used implicit default value for signal \"new_bottom_pipe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/LFSR.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/LFSR.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291448 "|Colour|LFSR:inst600"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "health_counter health_counter:inst152 " "Elaborating entity \"health_counter\" for hierarchy \"health_counter:inst152\"" {  } { { "Colour.bdf" "inst152" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1024 960 1160 1136 "inst152" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_mux collision_mux:inst6969 " "Elaborating entity \"collision_mux\" for hierarchy \"collision_mux:inst6969\"" {  } { { "Colour.bdf" "inst6969" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 792 1184 1376 904 "inst6969" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:inst1 " "Elaborating entity \"pipe\" for hierarchy \"pipe:inst1\"" {  } { { "Colour.bdf" "inst1" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1304 816 1056 1512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291448 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync pipe.vhdl(16) " "VHDL Signal Declaration warning at pipe.vhdl(16): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync pipe.vhdl(16) " "VHDL Signal Declaration warning at pipe.vhdl(16): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Pipe_Y_pos pipe.vhdl(30) " "VHDL Signal Declaration warning at pipe.vhdl(30): used explicit default value for signal \"Pipe_Y_pos\" because signal was never assigned a value" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_boundary pipe.vhdl(60) " "VHDL Process Statement warning at pipe.vhdl(60): signal \"top_boundary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_boundary pipe.vhdl(60) " "VHDL Process Statement warning at pipe.vhdl(60): signal \"bottom_boundary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_on pipe.vhdl(70) " "VHDL Process Statement warning at pipe.vhdl(70): signal \"Pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Green pipe.vhdl(53) " "VHDL Process Statement warning at pipe.vhdl(53): inferring latch(es) for signal or variable \"Green\", which holds its previous value in one or more paths through the process" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[0\] pipe.vhdl(53) " "Inferred latch for \"Green\[0\]\" at pipe.vhdl(53)" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[1\] pipe.vhdl(53) " "Inferred latch for \"Green\[1\]\" at pipe.vhdl(53)" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[2\] pipe.vhdl(53) " "Inferred latch for \"Green\[2\]\" at pipe.vhdl(53)" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[3\] pipe.vhdl(53) " "Inferred latch for \"Green\[3\]\" at pipe.vhdl(53)" {  } { { "pipe.vhdl" "" { Text "D:/monday/cs305_flappybird/pipe.vhdl" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|pipe:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:inst6 " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:inst6\"" {  } { { "Colour.bdf" "inst6" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1608 -752 -496 1784 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pickup_Pts Pickup_Pts:inst28 " "Elaborating entity \"Pickup_Pts\" for hierarchy \"Pickup_Pts:inst28\"" {  } { { "Colour.bdf" "inst28" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1408 -1208 -960 1648 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291458 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync Pickup_Pts.vhdl(15) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(15): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync Pickup_Pts.vhdl(15) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(15): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag_out Pickup_Pts.vhdl(23) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(23): used implicit default value for signal \"flag_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_boundary Pickup_Pts.vhdl(37) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(37): used explicit default value for signal \"bottom_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_boundary Pickup_Pts.vhdl(39) " "VHDL Signal Declaration warning at Pickup_Pts.vhdl(39): used explicit default value for signal \"top_boundary\" because signal was never assigned a value" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|Pickup_Pts:inst28"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pickup_on Pickup_Pts.vhdl(86) " "VHDL Process Statement warning at Pickup_Pts.vhdl(86): signal \"pickup_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Pickup_Pts.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Pickup_Pts.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291458 "|Colour|Pickup_Pts:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Text Text:inst11 " "Elaborating entity \"Text\" for hierarchy \"Text:inst11\"" {  } { { "Colour.bdf" "inst11" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1320 -104 160 1496 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"r_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"g_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"b_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text.vhdl(34) " "VHDL Process Statement warning at Text.vhdl(34): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(34) " "VHDL Process Statement warning at Text.vhdl(34): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(35) " "VHDL Process Statement warning at Text.vhdl(35): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(37) " "VHDL Process Statement warning at Text.vhdl(37): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(39) " "VHDL Process Statement warning at Text.vhdl(39): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(41) " "VHDL Process Statement warning at Text.vhdl(41): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(43) " "VHDL Process Statement warning at Text.vhdl(43): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(46) " "VHDL Process Statement warning at Text.vhdl(46): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(47) " "VHDL Process Statement warning at Text.vhdl(47): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(50) " "VHDL Process Statement warning at Text.vhdl(50): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(53) " "VHDL Process Statement warning at Text.vhdl(53): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(56) " "VHDL Process Statement warning at Text.vhdl(56): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(59) " "VHDL Process Statement warning at Text.vhdl(59): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(62) " "VHDL Process Statement warning at Text.vhdl(62): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(65) " "VHDL Process Statement warning at Text.vhdl(65): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(68) " "VHDL Process Statement warning at Text.vhdl(68): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(71) " "VHDL Process Statement warning at Text.vhdl(71): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text.vhdl(74) " "VHDL Process Statement warning at Text.vhdl(74): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(79) " "VHDL Process Statement warning at Text.vhdl(79): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(80) " "VHDL Process Statement warning at Text.vhdl(80): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(83) " "VHDL Process Statement warning at Text.vhdl(83): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(86) " "VHDL Process Statement warning at Text.vhdl(86): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(89) " "VHDL Process Statement warning at Text.vhdl(89): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(92) " "VHDL Process Statement warning at Text.vhdl(92): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(95) " "VHDL Process Statement warning at Text.vhdl(95): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(98) " "VHDL Process Statement warning at Text.vhdl(98): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(101) " "VHDL Process Statement warning at Text.vhdl(101): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(104) " "VHDL Process Statement warning at Text.vhdl(104): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(107) " "VHDL Process Statement warning at Text.vhdl(107): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(112) " "VHDL Process Statement warning at Text.vhdl(112): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(113) " "VHDL Process Statement warning at Text.vhdl(113): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(116) " "VHDL Process Statement warning at Text.vhdl(116): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(119) " "VHDL Process Statement warning at Text.vhdl(119): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(122) " "VHDL Process Statement warning at Text.vhdl(122): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(125) " "VHDL Process Statement warning at Text.vhdl(125): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(128) " "VHDL Process Statement warning at Text.vhdl(128): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(131) " "VHDL Process Statement warning at Text.vhdl(131): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(134) " "VHDL Process Statement warning at Text.vhdl(134): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(137) " "VHDL Process Statement warning at Text.vhdl(137): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(140) " "VHDL Process Statement warning at Text.vhdl(140): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text.vhdl(147) " "VHDL Process Statement warning at Text.vhdl(147): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(147) " "VHDL Process Statement warning at Text.vhdl(147): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unsigned_health Text.vhdl(147) " "VHDL Process Statement warning at Text.vhdl(147): signal \"unsigned_health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(148) " "VHDL Process Statement warning at Text.vhdl(148): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(148) " "VHDL Process Statement warning at Text.vhdl(148): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(150) " "VHDL Process Statement warning at Text.vhdl(150): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(150) " "VHDL Process Statement warning at Text.vhdl(150): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(152) " "VHDL Process Statement warning at Text.vhdl(152): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(152) " "VHDL Process Statement warning at Text.vhdl(152): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(154) " "VHDL Process Statement warning at Text.vhdl(154): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(154) " "VHDL Process Statement warning at Text.vhdl(154): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(156) " "VHDL Process Statement warning at Text.vhdl(156): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "health Text.vhdl(156) " "VHDL Process Statement warning at Text.vhdl(156): signal \"health\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text.vhdl(162) " "VHDL Process Statement warning at Text.vhdl(162): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(162) " "VHDL Process Statement warning at Text.vhdl(162): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(164) " "VHDL Process Statement warning at Text.vhdl(164): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(166) " "VHDL Process Statement warning at Text.vhdl(166): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(168) " "VHDL Process Statement warning at Text.vhdl(168): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(170) " "VHDL Process Statement warning at Text.vhdl(170): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(172) " "VHDL Process Statement warning at Text.vhdl(172): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(174) " "VHDL Process Statement warning at Text.vhdl(174): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(175) " "VHDL Process Statement warning at Text.vhdl(175): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(177) " "VHDL Process Statement warning at Text.vhdl(177): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(179) " "VHDL Process Statement warning at Text.vhdl(179): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_add Text.vhdl(32) " "VHDL Process Statement warning at Text.vhdl(32): inferring latch(es) for signal or variable \"character_add\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[0\] Text.vhdl(32) " "Inferred latch for \"character_add\[0\]\" at Text.vhdl(32)" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[1\] Text.vhdl(32) " "Inferred latch for \"character_add\[1\]\" at Text.vhdl(32)" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[2\] Text.vhdl(32) " "Inferred latch for \"character_add\[2\]\" at Text.vhdl(32)" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[3\] Text.vhdl(32) " "Inferred latch for \"character_add\[3\]\" at Text.vhdl(32)" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[4\] Text.vhdl(32) " "Inferred latch for \"character_add\[4\]\" at Text.vhdl(32)" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[5\] Text.vhdl(32) " "Inferred latch for \"character_add\[5\]\" at Text.vhdl(32)" {  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Text:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_Counter Energy_Counter:inst17 " "Elaborating entity \"Energy_Counter\" for hierarchy \"Energy_Counter:inst17\"" {  } { { "Colour.bdf" "inst17" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 936 -520 -288 1048 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_energy Energy_Counter.vhdl(11) " "VHDL Signal Declaration warning at Energy_Counter.vhdl(11): used implicit default value for signal \"g_energy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Energy_Counter.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_Counter.vhdl" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_energy Energy_Counter.vhdl(11) " "VHDL Signal Declaration warning at Energy_Counter.vhdl(11): used implicit default value for signal \"b_energy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Energy_Counter.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_Counter.vhdl" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Energy_Counter.vhdl(31) " "VHDL Process Statement warning at Energy_Counter.vhdl(31): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_Counter.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Energy_Counter.vhdl(31) " "VHDL Process Statement warning at Energy_Counter.vhdl(31): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_Counter.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Energy_Counter:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_energy Energy_Counter.vhdl(31) " "VHDL Process Statement warning at Energy_Counter.vhdl(31): signal \"current_energy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Energy_Counter.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Energy_Counter.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291468 "|Colour|Energy_Counter:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Text_Start Text_Start:inst24 " "Elaborating entity \"Text_Start\" for hierarchy \"Text_Start:inst24\"" {  } { { "Colour.bdf" "inst24" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1568 1176 1440 1744 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291478 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_ball Text_Start.vhdl(12) " "VHDL Signal Declaration warning at Text_Start.vhdl(12): used implicit default value for signal \"r_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_ball Text_Start.vhdl(12) " "VHDL Signal Declaration warning at Text_Start.vhdl(12): used implicit default value for signal \"g_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_ball Text_Start.vhdl(12) " "VHDL Signal Declaration warning at Text_Start.vhdl(12): used implicit default value for signal \"b_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unsigned_health Text_Start.vhdl(26) " "Verilog HDL or VHDL warning at Text_Start.vhdl(26): object \"unsigned_health\" assigned a value but never read" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_num Text_Start.vhdl(35) " "VHDL Process Statement warning at Text_Start.vhdl(35): signal \"state_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text_Start.vhdl(36) " "VHDL Process Statement warning at Text_Start.vhdl(36): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(36) " "VHDL Process Statement warning at Text_Start.vhdl(36): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(37) " "VHDL Process Statement warning at Text_Start.vhdl(37): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(39) " "VHDL Process Statement warning at Text_Start.vhdl(39): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(41) " "VHDL Process Statement warning at Text_Start.vhdl(41): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(43) " "VHDL Process Statement warning at Text_Start.vhdl(43): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(45) " "VHDL Process Statement warning at Text_Start.vhdl(45): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(48) " "VHDL Process Statement warning at Text_Start.vhdl(48): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(50) " "VHDL Process Statement warning at Text_Start.vhdl(50): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(52) " "VHDL Process Statement warning at Text_Start.vhdl(52): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(54) " "VHDL Process Statement warning at Text_Start.vhdl(54): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text_Start.vhdl(60) " "VHDL Process Statement warning at Text_Start.vhdl(60): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(60) " "VHDL Process Statement warning at Text_Start.vhdl(60): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(65) " "VHDL Process Statement warning at Text_Start.vhdl(65): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(67) " "VHDL Process Statement warning at Text_Start.vhdl(67): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(69) " "VHDL Process Statement warning at Text_Start.vhdl(69): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(71) " "VHDL Process Statement warning at Text_Start.vhdl(71): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(73) " "VHDL Process Statement warning at Text_Start.vhdl(73): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(77) " "VHDL Process Statement warning at Text_Start.vhdl(77): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(79) " "VHDL Process Statement warning at Text_Start.vhdl(79): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(81) " "VHDL Process Statement warning at Text_Start.vhdl(81): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(83) " "VHDL Process Statement warning at Text_Start.vhdl(83): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(85) " "VHDL Process Statement warning at Text_Start.vhdl(85): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(87) " "VHDL Process Statement warning at Text_Start.vhdl(87): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(91) " "VHDL Process Statement warning at Text_Start.vhdl(91): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(93) " "VHDL Process Statement warning at Text_Start.vhdl(93): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(95) " "VHDL Process Statement warning at Text_Start.vhdl(95): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(97) " "VHDL Process Statement warning at Text_Start.vhdl(97): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text_Start.vhdl(102) " "VHDL Process Statement warning at Text_Start.vhdl(102): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(102) " "VHDL Process Statement warning at Text_Start.vhdl(102): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(107) " "VHDL Process Statement warning at Text_Start.vhdl(107): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(109) " "VHDL Process Statement warning at Text_Start.vhdl(109): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(111) " "VHDL Process Statement warning at Text_Start.vhdl(111): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(113) " "VHDL Process Statement warning at Text_Start.vhdl(113): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(115) " "VHDL Process Statement warning at Text_Start.vhdl(115): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(119) " "VHDL Process Statement warning at Text_Start.vhdl(119): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(123) " "VHDL Process Statement warning at Text_Start.vhdl(123): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(125) " "VHDL Process Statement warning at Text_Start.vhdl(125): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(127) " "VHDL Process Statement warning at Text_Start.vhdl(127): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(129) " "VHDL Process Statement warning at Text_Start.vhdl(129): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(131) " "VHDL Process Statement warning at Text_Start.vhdl(131): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(133) " "VHDL Process Statement warning at Text_Start.vhdl(133): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(137) " "VHDL Process Statement warning at Text_Start.vhdl(137): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(139) " "VHDL Process Statement warning at Text_Start.vhdl(139): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(141) " "VHDL Process Statement warning at Text_Start.vhdl(141): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(143) " "VHDL Process Statement warning at Text_Start.vhdl(143): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(145) " "VHDL Process Statement warning at Text_Start.vhdl(145): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_num Text_Start.vhdl(154) " "VHDL Process Statement warning at Text_Start.vhdl(154): signal \"state_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text_Start.vhdl(155) " "VHDL Process Statement warning at Text_Start.vhdl(155): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(155) " "VHDL Process Statement warning at Text_Start.vhdl(155): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(157) " "VHDL Process Statement warning at Text_Start.vhdl(157): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(159) " "VHDL Process Statement warning at Text_Start.vhdl(159): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(161) " "VHDL Process Statement warning at Text_Start.vhdl(161): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(163) " "VHDL Process Statement warning at Text_Start.vhdl(163): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(166) " "VHDL Process Statement warning at Text_Start.vhdl(166): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(170) " "VHDL Process Statement warning at Text_Start.vhdl(170): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(172) " "VHDL Process Statement warning at Text_Start.vhdl(172): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(174) " "VHDL Process Statement warning at Text_Start.vhdl(174): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(176) " "VHDL Process Statement warning at Text_Start.vhdl(176): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text_Start.vhdl(183) " "VHDL Process Statement warning at Text_Start.vhdl(183): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(183) " "VHDL Process Statement warning at Text_Start.vhdl(183): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(185) " "VHDL Process Statement warning at Text_Start.vhdl(185): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(187) " "VHDL Process Statement warning at Text_Start.vhdl(187): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(189) " "VHDL Process Statement warning at Text_Start.vhdl(189): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(191) " "VHDL Process Statement warning at Text_Start.vhdl(191): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(193) " "VHDL Process Statement warning at Text_Start.vhdl(193): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(196) " "VHDL Process Statement warning at Text_Start.vhdl(196): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(199) " "VHDL Process Statement warning at Text_Start.vhdl(199): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(200) " "VHDL Process Statement warning at Text_Start.vhdl(200): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(203) " "VHDL Process Statement warning at Text_Start.vhdl(203): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(206) " "VHDL Process Statement warning at Text_Start.vhdl(206): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(209) " "VHDL Process Statement warning at Text_Start.vhdl(209): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(212) " "VHDL Process Statement warning at Text_Start.vhdl(212): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(215) " "VHDL Process Statement warning at Text_Start.vhdl(215): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(218) " "VHDL Process Statement warning at Text_Start.vhdl(218): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(221) " "VHDL Process Statement warning at Text_Start.vhdl(221): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(224) " "VHDL Process Statement warning at Text_Start.vhdl(224): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds Text_Start.vhdl(227) " "VHDL Process Statement warning at Text_Start.vhdl(227): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(230) " "VHDL Process Statement warning at Text_Start.vhdl(230): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(232) " "VHDL Process Statement warning at Text_Start.vhdl(232): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(235) " "VHDL Process Statement warning at Text_Start.vhdl(235): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(238) " "VHDL Process Statement warning at Text_Start.vhdl(238): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(241) " "VHDL Process Statement warning at Text_Start.vhdl(241): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(244) " "VHDL Process Statement warning at Text_Start.vhdl(244): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(247) " "VHDL Process Statement warning at Text_Start.vhdl(247): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(250) " "VHDL Process Statement warning at Text_Start.vhdl(250): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(253) " "VHDL Process Statement warning at Text_Start.vhdl(253): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(256) " "VHDL Process Statement warning at Text_Start.vhdl(256): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text_Start.vhdl(259) " "VHDL Process Statement warning at Text_Start.vhdl(259): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(263) " "VHDL Process Statement warning at Text_Start.vhdl(263): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(265) " "VHDL Process Statement warning at Text_Start.vhdl(265): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(268) " "VHDL Process Statement warning at Text_Start.vhdl(268): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(271) " "VHDL Process Statement warning at Text_Start.vhdl(271): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(274) " "VHDL Process Statement warning at Text_Start.vhdl(274): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(277) " "VHDL Process Statement warning at Text_Start.vhdl(277): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(280) " "VHDL Process Statement warning at Text_Start.vhdl(280): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(283) " "VHDL Process Statement warning at Text_Start.vhdl(283): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(286) " "VHDL Process Statement warning at Text_Start.vhdl(286): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(289) " "VHDL Process Statement warning at Text_Start.vhdl(289): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text_Start.vhdl(292) " "VHDL Process Statement warning at Text_Start.vhdl(292): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text_Start.vhdl(302) " "VHDL Process Statement warning at Text_Start.vhdl(302): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(302) " "VHDL Process Statement warning at Text_Start.vhdl(302): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(304) " "VHDL Process Statement warning at Text_Start.vhdl(304): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(306) " "VHDL Process Statement warning at Text_Start.vhdl(306): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(308) " "VHDL Process Statement warning at Text_Start.vhdl(308): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(310) " "VHDL Process Statement warning at Text_Start.vhdl(310): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(312) " "VHDL Process Statement warning at Text_Start.vhdl(312): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(316) " "VHDL Process Statement warning at Text_Start.vhdl(316): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(320) " "VHDL Process Statement warning at Text_Start.vhdl(320): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(322) " "VHDL Process Statement warning at Text_Start.vhdl(322): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(324) " "VHDL Process Statement warning at Text_Start.vhdl(324): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(326) " "VHDL Process Statement warning at Text_Start.vhdl(326): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(328) " "VHDL Process Statement warning at Text_Start.vhdl(328): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(330) " "VHDL Process Statement warning at Text_Start.vhdl(330): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(334) " "VHDL Process Statement warning at Text_Start.vhdl(334): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(336) " "VHDL Process Statement warning at Text_Start.vhdl(336): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(338) " "VHDL Process Statement warning at Text_Start.vhdl(338): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text_Start.vhdl(340) " "VHDL Process Statement warning at Text_Start.vhdl(340): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558937291478 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_add Text_Start.vhdl(32) " "VHDL Process Statement warning at Text_Start.vhdl(32): inferring latch(es) for signal or variable \"character_add\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Text_on Text_Start.vhdl(32) " "VHDL Process Statement warning at Text_Start.vhdl(32): inferring latch(es) for signal or variable \"Text_on\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Text_on Text_Start.vhdl(32) " "Inferred latch for \"Text_on\" at Text_Start.vhdl(32)" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[0\] Text_Start.vhdl(32) " "Inferred latch for \"character_add\[0\]\" at Text_Start.vhdl(32)" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[1\] Text_Start.vhdl(32) " "Inferred latch for \"character_add\[1\]\" at Text_Start.vhdl(32)" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[2\] Text_Start.vhdl(32) " "Inferred latch for \"character_add\[2\]\" at Text_Start.vhdl(32)" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[3\] Text_Start.vhdl(32) " "Inferred latch for \"character_add\[3\]\" at Text_Start.vhdl(32)" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[4\] Text_Start.vhdl(32) " "Inferred latch for \"character_add\[4\]\" at Text_Start.vhdl(32)" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[5\] Text_Start.vhdl(32) " "Inferred latch for \"character_add\[5\]\" at Text_Start.vhdl(32)" {  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558937291488 "|Colour|Text_Start:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst12 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst12\"" {  } { { "Colour.bdf" "inst12" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 816 648 936 928 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "Miniproject resources/char_rom.vhd" "altsyncram_component" { Text "D:/monday/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291538 ""}  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558937291538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81a1 " "Found entity 1: altsyncram_81a1" {  } { { "db/altsyncram_81a1.tdf" "" { Text "D:/monday/cs305_flappybird/db/altsyncram_81a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937291598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937291598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81a1 char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated " "Elaborating entity \"altsyncram_81a1\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bd2 " "Found entity 1: altsyncram_6bd2" {  } { { "db/altsyncram_6bd2.tdf" "" { Text "D:/monday/cs305_flappybird/db/altsyncram_6bd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937291668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937291668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bd2 char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|altsyncram_6bd2:altsyncram1 " "Elaborating entity \"altsyncram_6bd2\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|altsyncram_6bd2:altsyncram1\"" {  } { { "db/altsyncram_81a1.tdf" "altsyncram1" { Text "D:/monday/cs305_flappybird/db/altsyncram_81a1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_81a1.tdf" "mgl_prim2" { Text "D:/monday/cs305_flappybird/db/altsyncram_81a1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_81a1.tdf" "" { Text "D:/monday/cs305_flappybird/db/altsyncram_81a1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291738 ""}  } { { "db/altsyncram_81a1.tdf" "" { Text "D:/monday/cs305_flappybird/db/altsyncram_81a1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558937291738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_81a1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:inst21 " "Elaborating entity \"background\" for hierarchy \"background:inst21\"" {  } { { "Colour.bdf" "inst21" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 248 -1080 -832 360 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_game background:inst21\|background_game:background_component " "Elaborating entity \"background_game\" for hierarchy \"background:inst21\|background_game:background_component\"" {  } { { "background.vhdl" "background_component" { Text "D:/monday/cs305_flappybird/background.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:inst21\|background_game:background_component\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\"" {  } { { "background_game.vhd" "altsyncram_component" { Text "D:/monday/cs305_flappybird/background_game.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:inst21\|background_game:background_component\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\"" {  } { { "background_game.vhd" "" { Text "D:/monday/cs305_flappybird/background_game.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:inst21\|background_game:background_component\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file game_background.MIF " "Parameter \"init_file\" = \"game_background.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291798 ""}  } { { "background_game.vhd" "" { Text "D:/monday/cs305_flappybird/background_game.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558937291798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5c1 " "Found entity 1: altsyncram_j5c1" {  } { { "db/altsyncram_j5c1.tdf" "" { Text "D:/monday/cs305_flappybird/db/altsyncram_j5c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937291868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937291868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5c1 background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\|altsyncram_j5c1:auto_generated " "Elaborating entity \"altsyncram_j5c1\" for hierarchy \"background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\|altsyncram_j5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/monday/cs305_flappybird/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937291928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937291928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_67a background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\|altsyncram_j5c1:auto_generated\|decode_67a:rden_decode " "Elaborating entity \"decode_67a\" for hierarchy \"background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\|altsyncram_j5c1:auto_generated\|decode_67a:rden_decode\"" {  } { { "db/altsyncram_j5c1.tdf" "rden_decode" { Text "D:/monday/cs305_flappybird/db/altsyncram_j5c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8nb " "Found entity 1: mux_8nb" {  } { { "db/mux_8nb.tdf" "" { Text "D:/monday/cs305_flappybird/db/mux_8nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558937291988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558937291988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8nb background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\|altsyncram_j5c1:auto_generated\|mux_8nb:mux2 " "Elaborating entity \"mux_8nb\" for hierarchy \"background:inst21\|background_game:background_component\|altsyncram:altsyncram_component\|altsyncram_j5c1:auto_generated\|mux_8nb:mux2\"" {  } { { "db/altsyncram_j5c1.tdf" "mux2" { Text "D:/monday/cs305_flappybird/db/altsyncram_j5c1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937291988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickup_collision pickup_collision:inst14 " "Elaborating entity \"pickup_collision\" for hierarchy \"pickup_collision:inst14\"" {  } { { "Colour.bdf" "inst14" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1032 496 704 1144 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937292018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7SegDisplay BCD_7SegDisplay:inst15 " "Elaborating entity \"BCD_7SegDisplay\" for hierarchy \"BCD_7SegDisplay:inst15\"" {  } { { "Colour.bdf" "inst15" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1272 -1248 -1048 1352 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937292018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdwiki bcdwiki:inst3 " "Elaborating entity \"bcdwiki\" for hierarchy \"bcdwiki:inst3\"" {  } { { "Colour.bdf" "inst3" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1600 -248 -48 1712 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558937292028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_mux:inst923\|pickup_collide " "Latch render_mux:inst923\|pickup_collide has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ourball:inst8\|ball_signal " "Ports D and ENA on the latch are fed by the same signal ourball:inst8\|ball_signal" {  } { { "output_files/Ourball.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/Ourball.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294897 ""}  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text_Start:inst24\|Text_on " "Latch Text_Start:inst24\|Text_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Game_Controller:inst5\|state.s_training " "Ports D and ENA on the latch are fed by the same signal Game_Controller:inst5\|state.s_training" {  } { { "output_files/Game_Controller.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Game_Controller.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text_Start:inst24\|character_add\[0\] " "Latch Text_Start:inst24\|character_add\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text_Start:inst24\|character_add\[1\] " "Latch Text_Start:inst24\|character_add\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text_Start:inst24\|character_add\[2\] " "Latch Text_Start:inst24\|character_add\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text_Start:inst24\|character_add\[3\] " "Latch Text_Start:inst24\|character_add\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text_Start:inst24\|character_add\[4\] " "Latch Text_Start:inst24\|character_add\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text_Start:inst24\|character_add\[5\] " "Latch Text_Start:inst24\|character_add\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[6\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[0\] " "Latch Text:inst11\|character_add\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[1\] " "Latch Text:inst11\|character_add\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[2\] " "Latch Text:inst11\|character_add\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_row\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_row\[4\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[3\] " "Latch Text:inst11\|character_add\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[4\] " "Latch Text:inst11\|character_add\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[5\] " "Latch Text:inst11\|character_add\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[6\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_mux:inst923\|pickup_pts_collide " "Latch render_mux:inst923\|pickup_pts_collide has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pickup:inst19\|Add2~synth " "Ports D and ENA on the latch are fed by the same signal Pickup:inst19\|Add2~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558937294907 ""}  } { { "output_files/render_mux.vhd" "" { Text "D:/monday/cs305_flappybird/output_files/render_mux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 37 -1 0 } } { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558937294907 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2_dec GND " "Pin \"seg2_dec\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1184 -944 -768 1200 "seg2_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558937295638 "|Colour|seg2_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[6\] VCC " "Pin \"seg0\[6\]\" is stuck at VCC" {  } { { "Colour.bdf" "" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1296 -952 -776 1312 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558937295638 "|Colour|seg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[2\] GND " "Pin \"seg0\[2\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1296 -952 -776 1312 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558937295638 "|Colour|seg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[1\] GND " "Pin \"seg0\[1\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 1296 -952 -776 1312 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558937295638 "|Colour|seg0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558937295638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558937295828 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558937297017 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558937297017 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558937297087 "|Colour|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558937297087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558937297218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558937297948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558937297948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1679 " "Implemented 1679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558937298128 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558937298128 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1558937298128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1567 " "Implemented 1567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558937298128 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1558937298128 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1558937298128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558937298128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 283 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 283 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558937298168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:08:18 2019 " "Processing ended: Mon May 27 18:08:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558937298168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558937298168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558937298168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558937298168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558937299687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558937299687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:08:18 2019 " "Processing started: Mon May 27 18:08:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558937299687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558937299687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558937299687 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1558937299887 ""}
{ "Info" "0" "" "Project  = FlappyBird" {  } {  } 0 0 "Project  = FlappyBird" 0 0 "Fitter" 0 0 1558937299887 ""}
{ "Info" "0" "" "Revision = FlappyBird" {  } {  } 0 0 "Revision = FlappyBird" 0 0 "Fitter" 0 0 1558937299887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558937299977 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FlappyBird EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FlappyBird\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558937300077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558937300137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558937300137 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_divider_altpll.v" "" { Text "D:/monday/cs305_flappybird/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1558937300196 ""}  } { { "db/clock_divider_altpll.v" "" { Text "D:/monday/cs305_flappybird/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1558937300196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558937300261 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558937300627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558937300627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558937300627 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558937300627 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 4381 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558937300627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 4383 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558937300627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 4385 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558937300627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 4387 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558937300627 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558937300627 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558937300627 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558937300637 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1558937301787 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1558937301787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1558937301787 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1558937301787 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558937301787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558937301797 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|vert_sync_out " "Node: VGA_SYNC:inst2\|vert_sync_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558937301797 "|Colour|VGA_SYNC:inst2|vert_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558937301797 "|Colour|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE:inst4\|MOUSE_CLK_FILTER " "Node: MOUSE:inst4\|MOUSE_CLK_FILTER was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558937301797 "|Colour|MOUSE:inst4|MOUSE_CLK_FILTER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Game_Controller:inst5\|state.s_play " "Node: Game_Controller:inst5\|state.s_play was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558937301797 "|Colour|Game_Controller:inst5|state.s_play"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|pixel_column\[4\] " "Node: VGA_SYNC:inst2\|pixel_column\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558937301797 "|Colour|VGA_SYNC:inst2|pixel_column[4]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1558937301807 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1558937301807 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937301807 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937301807 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1558937301807 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558937301807 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1558937301807 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1558937301807 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1558937301807 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558937301807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } { { "db/clock_divider_altpll.v" "" { Text "D:/monday/cs305_flappybird/db/clock_divider_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst|altpll:altpll_component|Clock_Divider_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558937301877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558937301877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst2\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst2\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "Colour.bdf" "" { Schematic "D:/monday/cs305_flappybird/Colour.bdf" { { 432 1328 1504 448 "vert_sync_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 4329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558937301877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst4\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst4\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~1" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 2599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~2" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 2600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~3" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 2601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558937301877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Text:inst11\|character_add\[4\]~41  " "Automatically promoted node Text:inst11\|character_add\[4\]~41 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text.vhdl" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Text:inst11|character_add[4]~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 2390 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558937301877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Text_Start:inst24\|character_add\[4\]~118  " "Automatically promoted node Text_Start:inst24\|character_add\[4\]~118 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } { { "output_files/Text_Start.vhdl" "" { Text "D:/monday/cs305_flappybird/output_files/Text_Start.vhdl" 32 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Text_Start:inst24|character_add[4]~118 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 2237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558937301877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst4\|send_data  " "Automatically promoted node MOUSE:inst4\|send_data " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|Selector6~0 " "Destination node MOUSE:inst4\|Selector6~0" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 60 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|Selector6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 2657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558937301877 ""}  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/monday/cs305_flappybird/Miniproject resources/mouse.VHD" 37 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|send_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/monday/cs305_flappybird/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558937301877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558937302223 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558937302226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558937302226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558937302229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558937302232 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558937302234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558937302234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558937302236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558937302272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558937302275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558937302275 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bt1 " "Node \"bt1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bt1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558937302332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bt2 " "Node \"bt2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bt2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558937302332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1_dec " "Node \"seg1_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558937302332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558937302332 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558937302332 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558937302332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558937302998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558937303305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558937303322 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558937303797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558937303797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558937304198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "D:/monday/cs305_flappybird/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558937305407 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558937305407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558937305617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558937305617 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1558937305617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558937305617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558937305657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558937305687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558937306037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558937306067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558937306438 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558937306988 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558937307787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/monday/cs305_flappybird/output_files/FlappyBird.fit.smsg " "Generated suppressed messages file D:/monday/cs305_flappybird/output_files/FlappyBird.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558937307967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558937308648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:08:28 2019 " "Processing ended: Mon May 27 18:08:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558937308648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558937308648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558937308648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558937308648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558937309878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558937309878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:08:29 2019 " "Processing started: Mon May 27 18:08:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558937309878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558937309878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558937309878 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558937310888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558937310918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558937311337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:08:31 2019 " "Processing ended: Mon May 27 18:08:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558937311337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558937311337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558937311337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558937311337 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558937311978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558937312837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558937312837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:08:32 2019 " "Processing started: Mon May 27 18:08:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558937312837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558937312837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FlappyBird -c FlappyBird " "Command: quartus_sta FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558937312837 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558937313057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1558937313387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558937313449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558937313449 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1558937313674 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313726 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313726 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1558937313726 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1558937313726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558937313731 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|vert_sync_out " "Node: VGA_SYNC:inst2\|vert_sync_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937313735 "|Colour|VGA_SYNC:inst2|vert_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937313735 "|Colour|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE:inst4\|MOUSE_CLK_FILTER " "Node: MOUSE:inst4\|MOUSE_CLK_FILTER was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937313735 "|Colour|MOUSE:inst4|MOUSE_CLK_FILTER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Game_Controller:inst5\|state.s_play " "Node: Game_Controller:inst5\|state.s_play was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937313735 "|Colour|Game_Controller:inst5|state.s_play"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|pixel_column\[4\] " "Node: VGA_SYNC:inst2\|pixel_column\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937313735 "|Colour|VGA_SYNC:inst2|pixel_column[4]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313840 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313840 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937313841 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937313841 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1558937313841 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558937313842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1558937313859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.341 " "Worst-case setup slack is 46.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.341         0.000 altera_reserved_tck  " "   46.341         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937313875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 altera_reserved_tck  " "    0.359         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937313879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.982 " "Worst-case recovery slack is 47.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.982         0.000 altera_reserved_tck  " "   47.982         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937313882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.052 " "Worst-case removal slack is 1.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052         0.000 altera_reserved_tck  " "    1.052         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937313885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576         0.000 altera_reserved_tck  " "   49.576         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937313887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937313887 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558937313952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1558937313981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1558937314408 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|vert_sync_out " "Node: VGA_SYNC:inst2\|vert_sync_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314528 "|Colour|VGA_SYNC:inst2|vert_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314528 "|Colour|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE:inst4\|MOUSE_CLK_FILTER " "Node: MOUSE:inst4\|MOUSE_CLK_FILTER was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314528 "|Colour|MOUSE:inst4|MOUSE_CLK_FILTER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Game_Controller:inst5\|state.s_play " "Node: Game_Controller:inst5\|state.s_play was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314528 "|Colour|Game_Controller:inst5|state.s_play"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|pixel_column\[4\] " "Node: VGA_SYNC:inst2\|pixel_column\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314528 "|Colour|VGA_SYNC:inst2|pixel_column[4]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314538 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314538 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937314538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937314538 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1558937314538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.832 " "Worst-case setup slack is 46.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.832         0.000 altera_reserved_tck  " "   46.832         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 altera_reserved_tck  " "    0.310         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.261 " "Worst-case recovery slack is 48.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.261         0.000 altera_reserved_tck  " "   48.261         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947         0.000 altera_reserved_tck  " "    0.947         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.521 " "Worst-case minimum pulse width slack is 49.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.521         0.000 altera_reserved_tck  " "   49.521         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314558 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558937314608 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|vert_sync_out " "Node: VGA_SYNC:inst2\|vert_sync_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314738 "|Colour|VGA_SYNC:inst2|vert_sync_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314738 "|Colour|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MOUSE:inst4\|MOUSE_CLK_FILTER " "Node: MOUSE:inst4\|MOUSE_CLK_FILTER was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314738 "|Colour|MOUSE:inst4|MOUSE_CLK_FILTER"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Game_Controller:inst5\|state.s_play " "Node: Game_Controller:inst5\|state.s_play was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314738 "|Colour|Game_Controller:inst5|state.s_play"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_SYNC:inst2\|pixel_column\[4\] " "Node: VGA_SYNC:inst2\|pixel_column\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1558937314738 "|Colour|VGA_SYNC:inst2|pixel_column[4]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314748 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314748 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937314748 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1558937314748 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1558937314748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.117 " "Worst-case setup slack is 48.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.117         0.000 altera_reserved_tck  " "   48.117         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.042 " "Worst-case recovery slack is 49.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.042         0.000 altera_reserved_tck  " "   49.042         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.578 " "Worst-case removal slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578         0.000 altera_reserved_tck  " "    0.578         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.462 " "Worst-case minimum pulse width slack is 49.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462         0.000 altera_reserved_tck  " "   49.462         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558937314768 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558937314968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558937314968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558937315088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:08:35 2019 " "Processing ended: Mon May 27 18:08:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558937315088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558937315088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558937315088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558937315088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558937316292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558937316293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 18:08:35 2019 " "Processing started: Mon May 27 18:08:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558937316293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558937316293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558937316293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_85c_slow.vo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_85c_slow.vo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937317128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_0c_slow.vo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_0c_slow.vo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937317336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_min_1200mv_0c_fast.vo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_min_1200mv_0c_fast.vo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937317538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird.vo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird.vo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937317738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_85c_v_slow.sdo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_85c_v_slow.sdo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937317898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_0c_v_slow.sdo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_0c_v_slow.sdo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937318068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_min_1200mv_0c_v_fast.sdo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_min_1200mv_0c_v_fast.sdo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937318235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_v.sdo D:/monday/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_v.sdo in folder \"D:/monday/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558937318398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558937318548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 18:08:38 2019 " "Processing ended: Mon May 27 18:08:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558937318548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558937318548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558937318548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558937318548 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 334 s " "Quartus II Full Compilation was successful. 0 errors, 334 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558937319168 ""}
