# Mini-Lab-Project-on-Verilog
This project is all about creating, a generator which generate the power of 3 numbers and send through FIFO to the Memory Controller then Memory. I have used the AXI-STREAM Protocol
