{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631101025331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631101025332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 08 17:07:05 2021 " "Processing started: Wed Sep 08 17:07:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631101025332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101025332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Universal-Shifter -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Universal-Shifter -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101025332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631101025931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631101025931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043099 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043101 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2x1-Struct " "Found design unit 1: MUX_2x1-Struct" {  } { { "MUX_2x1.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/MUX_2x1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043105 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "MUX_2x1.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/MUX_2x1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043109 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_reversal.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit_reversal.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit_Reversal-Struct " "Found design unit 1: Bit_Reversal-Struct" {  } { { "Bit_Reversal.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Bit_Reversal.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043111 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit_Reversal " "Found entity 1: Bit_Reversal" {  } { { "Bit_Reversal.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Bit_Reversal.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file right_shift_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Right_Shift_4-Struct " "Found design unit 1: Right_Shift_4-Struct" {  } { { "Right_Shift_4.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Right_Shift_4.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Right_Shift_4 " "Found entity 1: Right_Shift_4" {  } { { "Right_Shift_4.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Right_Shift_4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file right_shift_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Right_Shift_2-Struct " "Found design unit 1: Right_Shift_2-Struct" {  } { { "Right_Shift_2.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Right_Shift_2.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Right_Shift_2 " "Found entity 1: Right_Shift_2" {  } { { "Right_Shift_2.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Right_Shift_2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file right_shift_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Right_Shift_1-Struct " "Found design unit 1: Right_Shift_1-Struct" {  } { { "Right_Shift_1.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Right_Shift_1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Right_Shift_1 " "Found entity 1: Right_Shift_1" {  } { { "Right_Shift_1.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Right_Shift_1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universal_shifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file universal_shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Universal_Shifter-Struct " "Found design unit 1: Universal_Shifter-Struct" {  } { { "Universal_Shifter.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Universal_Shifter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043117 ""} { "Info" "ISGN_ENTITY_NAME" "1 Universal_Shifter " "Found entity 1: Universal_Shifter" {  } { { "Universal_Shifter.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Universal_Shifter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101043117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101043117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631101043181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e1dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e1dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631101043182 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e2dr TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"e2dr\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631101043183 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tms TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"tms\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631101043183 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jsir TopLevel.vhdl(71) " "Verilog HDL or VHDL warning at TopLevel.vhdl(71): object \"jsir\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631101043183 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(80) " "VHDL Process Statement warning at TopLevel.vhdl(80): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043183 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043183 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043183 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(89) " "VHDL Process Statement warning at TopLevel.vhdl(89): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043183 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(90) " "Verilog HDL or VHDL warning at TopLevel.vhdl(90): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1631101043184 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043184 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043184 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(97) " "VHDL Process Statement warning at TopLevel.vhdl(97): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043184 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TopLevel.vhdl(98) " "Verilog HDL or VHDL warning at TopLevel.vhdl(98): conditional expression evaluates to a constant" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1631101043184 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"udr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043184 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043185 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(105) " "VHDL Process Statement warning at TopLevel.vhdl(105): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043185 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"cdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043185 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sdr TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"sdr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043185 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "io TopLevel.vhdl(109) " "VHDL Process Statement warning at TopLevel.vhdl(109): signal \"io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631101043185 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_jtag v_jtag:u0 " "Elaborating entity \"v_jtag\" for hierarchy \"v_jtag:u0\"" {  } { { "TopLevel.vhdl" "u0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "virtual_jtag_0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631101043241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631101043241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1631101043241 ""}  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1631101043241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/v_jtag/synthesis/v_jtag.vhd" 87 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"v_jtag:u0\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/TopLevel.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Universal_Shifter DUT:dut_instance\|Universal_Shifter:add_instance " "Elaborating entity \"Universal_Shifter\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Reversal DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0 " "Elaborating entity \"Bit_Reversal\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\"" {  } { { "Universal_Shifter.vhdl" "rev0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Universal_Shifter.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1 DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx " "Elaborating entity \"MUX_2x1\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx\"" {  } { { "Bit_Reversal.vhdl" "\\bit_Rev:0:mx" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Bit_Reversal.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx\|INVERTER:not2 " "Elaborating entity \"INVERTER\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx\|INVERTER:not2\"" {  } { { "MUX_2x1.vhdl" "not2" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/MUX_2x1.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx\|AND_2:a0 " "Elaborating entity \"AND_2\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx\|AND_2:a0\"" {  } { { "MUX_2x1.vhdl" "a0" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/MUX_2x1.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx\|OR_2:o2 " "Elaborating entity \"OR_2\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Bit_Reversal:rev0\|MUX_2x1:\\bit_Rev:0:mx\|OR_2:o2\"" {  } { { "MUX_2x1.vhdl" "o2" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/MUX_2x1.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Right_Shift_4 DUT:dut_instance\|Universal_Shifter:add_instance\|Right_Shift_4:R4 " "Elaborating entity \"Right_Shift_4\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Right_Shift_4:R4\"" {  } { { "Universal_Shifter.vhdl" "R4" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Universal_Shifter.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Right_Shift_2 DUT:dut_instance\|Universal_Shifter:add_instance\|Right_Shift_2:R2 " "Elaborating entity \"Right_Shift_2\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Right_Shift_2:R2\"" {  } { { "Universal_Shifter.vhdl" "R2" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Universal_Shifter.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Right_Shift_1 DUT:dut_instance\|Universal_Shifter:add_instance\|Right_Shift_1:R1 " "Elaborating entity \"Right_Shift_1\" for hierarchy \"DUT:dut_instance\|Universal_Shifter:add_instance\|Right_Shift_1:R1\"" {  } { { "Universal_Shifter.vhdl" "R1" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/Universal_Shifter.vhdl" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631101043733 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631101043976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.08.17:07:29 Progress: Loading sld2bc8802b/alt_sld_fab_wrapper_hw.tcl " "2021.09.08.17:07:29 Progress: Loading sld2bc8802b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101050004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101055054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101055287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101061920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101062067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101062220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101062431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101062438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101062438 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1631101063145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2bc8802b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2bc8802b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2bc8802b/alt_sld_fab.v" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/db/ip/sld2bc8802b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101063472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101063472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101063590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101063590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101063593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101063593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101063688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101063688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101063813 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101063813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101063813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-3/Universal-Shifter/db/ip/sld2bc8802b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631101063908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101063908 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1631101065603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631101065861 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631101065861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631101065861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631101065861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631101066177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 08 17:07:46 2021 " "Processing ended: Wed Sep 08 17:07:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631101066177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631101066177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631101066177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631101066177 ""}
