<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>North-west - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="north-west"><a class="header" href="#north-west">North-west</a></h1>
<p>TODO: document</p>
<h2 id="tile-cnr_nw_v2"><a class="header" href="#tile-cnr_nw_v2">Tile CNR_NW_V2</a></h2>
<p>Cells: 1</p>
<h3 id="bels-dci"><a class="header" href="#bels-dci">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI[0]</th><th>DCI[1]</th></tr>

</thead>

<tbody>
<tr><td>DCI_CLK</td><td>in</td><td>IMUX_G2_DATA[7]</td><td>IMUX_G1_DATA[7]</td></tr>

<tr><td>DCI_RESET</td><td>in</td><td>IMUX_G2_DATA[6]</td><td>IMUX_G1_DATA[6]</td></tr>

<tr><td>HI_LO_P</td><td>in</td><td>IMUX_G2_DATA[4]</td><td>IMUX_G1_DATA[4]</td></tr>

<tr><td>HI_LO_N</td><td>in</td><td>IMUX_G2_DATA[5]</td><td>IMUX_G1_DATA[5]</td></tr>

<tr><td>SCLK</td><td>out</td><td>OUT_HALF0[16]</td><td>OUT_HALF0[11]</td></tr>

<tr><td>ADDRESS[0]</td><td>out</td><td>OUT_HALF0[14]</td><td>OUT_HALF0[9]</td></tr>

<tr><td>ADDRESS[1]</td><td>out</td><td>OUT_HALF1[14]</td><td>OUT_HALF1[9]</td></tr>

<tr><td>ADDRESS[2]</td><td>out</td><td>OUT_HALF0[13]</td><td>OUT_HALF0[8]</td></tr>

<tr><td>DATA</td><td>out</td><td>OUT_HALF1[15]</td><td>OUT_HALF1[10]</td></tr>

<tr><td>N_OR_P</td><td>out</td><td>OUT_HALF1[16]</td><td>OUT_HALF1[11]</td></tr>

<tr><td>UPDATE</td><td>out</td><td>OUT_HALF1[17]</td><td>OUT_HALF1[12]</td></tr>

<tr><td>DCI_DONE</td><td>out</td><td>OUT_HALF0[15]</td><td>OUT_HALF0[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI[0]</th><th>DCI[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex2-CNR_NW_V2-DCI[0]-ENABLE"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][42]">TERM_H[2][42]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-ENABLE"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[10][7]">TERM_V[10][7]</a></td></tr>

<tr><td>TEST_ENABLE</td><td id="virtex2-CNR_NW_V2-DCI[0]-TEST_ENABLE"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][31]">TERM_H[2][31]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-TEST_ENABLE"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[9][6]">TERM_V[9][6]</a></td></tr>

<tr><td>FORCE_DONE_HIGH</td><td id="virtex2-CNR_NW_V2-DCI[0]-FORCE_DONE_HIGH"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][31]">TERM_H[3][31]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-FORCE_DONE_HIGH"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[9][8]">TERM_V[9][8]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 0</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][34]">TERM_H[2][34]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[8][9]">TERM_V[8][9]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 1</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][33]">TERM_H[3][33]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[9][9]">TERM_V[9][9]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 2</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][33]">TERM_H[2][33]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[9][11]">TERM_V[9][11]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 3</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][32]">TERM_H[3][32]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[9][7]">TERM_V[9][7]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 4</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][32]">TERM_H[2][32]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[9][10]">TERM_V[9][10]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 0</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][39]">TERM_H[2][39]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[11][11]">TERM_V[11][11]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 1</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][38]">TERM_H[3][38]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[11][7]">TERM_V[11][7]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 2</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][38]">TERM_H[2][38]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[11][10]">TERM_V[11][10]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 3</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][37]">TERM_H[3][37]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[11][8]">TERM_V[11][8]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 4</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][37]">TERM_H[2][37]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[11][6]">TERM_V[11][6]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 0</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][36]">TERM_H[3][36]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[8][8]">TERM_V[8][8]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 1</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][36]">TERM_H[2][36]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[8][6]">TERM_V[8][6]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 2</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][35]">TERM_H[3][35]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[8][7]">TERM_V[8][7]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 3</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][35]">TERM_H[2][35]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[8][11]">TERM_V[8][11]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 4</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][34]">TERM_H[3][34]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[8][10]">TERM_V[8][10]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 0</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][48]">TERM_H[3][48]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[12][8]">TERM_V[12][8]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 1</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][48]">TERM_H[2][48]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[12][6]">TERM_V[12][6]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 2</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][47]">TERM_H[3][47]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[2]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[12][7]">TERM_V[12][7]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 3</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][47]">TERM_H[2][47]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[3]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[12][10]">TERM_V[12][10]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 4</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][46]">TERM_H[3][46]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[4]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[12][11]">TERM_V[12][11]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 5</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[5]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][46]">TERM_H[2][46]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[5]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[12][9]">TERM_V[12][9]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 6</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[6]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][45]">TERM_H[3][45]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[6]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[13][9]">TERM_V[13][9]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 7</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[7]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[2][45]">TERM_H[2][45]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[7]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[13][11]">TERM_V[13][11]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 8</td><td id="virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[8]"><a href="#virtex2-CNR_NW_V2-bit-TERM_H[3][44]">TERM_H[3][44]</a></td><td id="virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[8]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[13][7]">TERM_V[13][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pmv"><a class="header" href="#bels-pmv">Bels PMV</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 bel PMV pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PMV</th></tr>

</thead>

<tbody>
<tr><td>A[0]</td><td>in</td><td>IMUX_G0_DATA[0]</td></tr>

<tr><td>A[1]</td><td>in</td><td>IMUX_G0_DATA[1]</td></tr>

<tr><td>A[2]</td><td>in</td><td>IMUX_G0_DATA[2]</td></tr>

<tr><td>A[3]</td><td>in</td><td>IMUX_G0_DATA[3]</td></tr>

<tr><td>A[4]</td><td>in</td><td>IMUX_G0_DATA[4]</td></tr>

<tr><td>A[5]</td><td>in</td><td>IMUX_G0_DATA[5]</td></tr>

<tr><td>EN</td><td>in</td><td>IMUX_G0_DATA[6]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_HALF0[17]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw"><a class="header" href="#bels-misc_nw">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>HSWAPEN_PULL</td><td><a href="#virtex2-CNR_NW_V2-MISC_NW-HSWAPEN_PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>PROG_PULL</td><td><a href="#virtex2-CNR_NW_V2-MISC_NW-PROG_PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>TDI_PULL</td><td><a href="#virtex2-CNR_NW_V2-MISC_NW-TDI_PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>TEST_LL</td><td id="virtex2-CNR_NW_V2-MISC_NW-TEST_LL"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[6][9]">TERM_V[6][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 enum IOB_PULL</caption>
<thead>
<tr id="virtex2-CNR_NW_V2-MISC_NW-HSWAPEN_PULL"><th>MISC_NW.HSWAPEN_PULL</th><td id="virtex2-CNR_NW_V2-MISC_NW-HSWAPEN_PULL[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[6][10]">TERM_V[6][10]</a></td><td id="virtex2-CNR_NW_V2-MISC_NW-HSWAPEN_PULL[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[6][8]">TERM_V[6][8]</a></td></tr>

<tr id="virtex2-CNR_NW_V2-MISC_NW-TDI_PULL"><th>MISC_NW.TDI_PULL</th><td id="virtex2-CNR_NW_V2-MISC_NW-TDI_PULL[1]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[6][7]">TERM_V[6][7]</a></td><td id="virtex2-CNR_NW_V2-MISC_NW-TDI_PULL[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[6][6]">TERM_V[6][6]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>0</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 enum IOB_PULL</caption>
<thead>
<tr id="virtex2-CNR_NW_V2-MISC_NW-PROG_PULL"><th>MISC_NW.PROG_PULL</th><td id="virtex2-CNR_NW_V2-MISC_NW-PROG_PULL[0]"><a href="#virtex2-CNR_NW_V2-bit-TERM_V[6][11]">TERM_V[6][11]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_G0_DATA[0]</td><td>PMV.A[0]</td></tr>

<tr><td>IMUX_G0_DATA[1]</td><td>PMV.A[1]</td></tr>

<tr><td>IMUX_G0_DATA[2]</td><td>PMV.A[2]</td></tr>

<tr><td>IMUX_G0_DATA[3]</td><td>PMV.A[3]</td></tr>

<tr><td>IMUX_G0_DATA[4]</td><td>PMV.A[4]</td></tr>

<tr><td>IMUX_G0_DATA[5]</td><td>PMV.A[5]</td></tr>

<tr><td>IMUX_G0_DATA[6]</td><td>PMV.EN</td></tr>

<tr><td>IMUX_G1_DATA[4]</td><td>DCI[1].HI_LO_P</td></tr>

<tr><td>IMUX_G1_DATA[5]</td><td>DCI[1].HI_LO_N</td></tr>

<tr><td>IMUX_G1_DATA[6]</td><td>DCI[1].DCI_RESET</td></tr>

<tr><td>IMUX_G1_DATA[7]</td><td>DCI[1].DCI_CLK</td></tr>

<tr><td>IMUX_G2_DATA[4]</td><td>DCI[0].HI_LO_P</td></tr>

<tr><td>IMUX_G2_DATA[5]</td><td>DCI[0].HI_LO_N</td></tr>

<tr><td>IMUX_G2_DATA[6]</td><td>DCI[0].DCI_RESET</td></tr>

<tr><td>IMUX_G2_DATA[7]</td><td>DCI[0].DCI_CLK</td></tr>

<tr><td>OUT_HALF0[8]</td><td>DCI[1].ADDRESS[2]</td></tr>

<tr><td>OUT_HALF0[9]</td><td>DCI[1].ADDRESS[0]</td></tr>

<tr><td>OUT_HALF0[10]</td><td>DCI[1].DCI_DONE</td></tr>

<tr><td>OUT_HALF0[11]</td><td>DCI[1].SCLK</td></tr>

<tr><td>OUT_HALF0[13]</td><td>DCI[0].ADDRESS[2]</td></tr>

<tr><td>OUT_HALF0[14]</td><td>DCI[0].ADDRESS[0]</td></tr>

<tr><td>OUT_HALF0[15]</td><td>DCI[0].DCI_DONE</td></tr>

<tr><td>OUT_HALF0[16]</td><td>DCI[0].SCLK</td></tr>

<tr><td>OUT_HALF0[17]</td><td>PMV.O</td></tr>

<tr><td>OUT_HALF1[9]</td><td>DCI[1].ADDRESS[1]</td></tr>

<tr><td>OUT_HALF1[10]</td><td>DCI[1].DATA</td></tr>

<tr><td>OUT_HALF1[11]</td><td>DCI[1].N_OR_P</td></tr>

<tr><td>OUT_HALF1[12]</td><td>DCI[1].UPDATE</td></tr>

<tr><td>OUT_HALF1[14]</td><td>DCI[0].ADDRESS[1]</td></tr>

<tr><td>OUT_HALF1[15]</td><td>DCI[0].DATA</td></tr>

<tr><td>OUT_HALF1[16]</td><td>DCI[0].N_OR_P</td></tr>

<tr><td>OUT_HALF1[17]</td><td>DCI[0].UPDATE</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 rect TERM_H</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][48]" title="TERM_H[3][48]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[0]">DCI[0]:  V2_LVDSBIAS bit 0</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][48]" title="TERM_H[2][48]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[1]">DCI[0]:  V2_LVDSBIAS bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][47]" title="TERM_H[3][47]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[2]">DCI[0]:  V2_LVDSBIAS bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][47]" title="TERM_H[2][47]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[3]">DCI[0]:  V2_LVDSBIAS bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][46]" title="TERM_H[3][46]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[4]">DCI[0]:  V2_LVDSBIAS bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][46]" title="TERM_H[2][46]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[5]">DCI[0]:  V2_LVDSBIAS bit 5</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][45]" title="TERM_H[3][45]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[6]">DCI[0]:  V2_LVDSBIAS bit 6</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][45]" title="TERM_H[2][45]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[7]">DCI[0]:  V2_LVDSBIAS bit 7</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][44]" title="TERM_H[3][44]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_LVDSBIAS[8]">DCI[0]:  V2_LVDSBIAS bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][42]" title="TERM_H[2][42]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-ENABLE">DCI[0]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][39]" title="TERM_H[2][39]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[0]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][38]" title="TERM_H[3][38]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[1]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][38]" title="TERM_H[2][38]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[2]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][37]" title="TERM_H[3][37]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[3]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][37]" title="TERM_H[2][37]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_NMASK_TERM_SPLIT[4]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][36]" title="TERM_H[3][36]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[0]">DCI[0]:  V2_PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][36]" title="TERM_H[2][36]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[1]">DCI[0]:  V2_PMASK_TERM_VCC bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][35]" title="TERM_H[3][35]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[2]">DCI[0]:  V2_PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][35]" title="TERM_H[2][35]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[3]">DCI[0]:  V2_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][34]" title="TERM_H[3][34]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_VCC[4]">DCI[0]:  V2_PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][34]" title="TERM_H[2][34]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[0]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][33]" title="TERM_H[3][33]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[1]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][33]" title="TERM_H[2][33]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[2]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][32]" title="TERM_H[3][32]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[3]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][32]" title="TERM_H[2][32]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-V2_PMASK_TERM_SPLIT[4]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[3][31]" title="TERM_H[3][31]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-FORCE_DONE_HIGH">DCI[0]:  FORCE_DONE_HIGH</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_H[2][31]" title="TERM_H[2][31]">
<a href="#virtex2-CNR_NW_V2-DCI[0]-TEST_ENABLE">DCI[0]:  TEST_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2 rect TERM_V</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[13][11]" title="TERM_V[13][11]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[7]">DCI[1]:  V2_LVDSBIAS bit 7</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[12][11]" title="TERM_V[12][11]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[4]">DCI[1]:  V2_LVDSBIAS bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[11][11]" title="TERM_V[11][11]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[0]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[9][11]" title="TERM_V[9][11]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[2]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[8][11]" title="TERM_V[8][11]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[3]">DCI[1]:  V2_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[6][11]" title="TERM_V[6][11]">
<a href="#virtex2-CNR_NW_V2-MISC_NW-PROG_PULL[0]">MISC_NW:  PROG_PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[12][10]" title="TERM_V[12][10]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[3]">DCI[1]:  V2_LVDSBIAS bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[11][10]" title="TERM_V[11][10]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[2]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[9][10]" title="TERM_V[9][10]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[4]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[8][10]" title="TERM_V[8][10]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[4]">DCI[1]:  V2_PMASK_TERM_VCC bit 4</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[6][10]" title="TERM_V[6][10]">
<a href="#virtex2-CNR_NW_V2-MISC_NW-HSWAPEN_PULL[1]">MISC_NW:  HSWAPEN_PULL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[13][9]" title="TERM_V[13][9]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[6]">DCI[1]:  V2_LVDSBIAS bit 6</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[12][9]" title="TERM_V[12][9]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[5]">DCI[1]:  V2_LVDSBIAS bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[9][9]" title="TERM_V[9][9]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[1]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[8][9]" title="TERM_V[8][9]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[0]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[6][9]" title="TERM_V[6][9]">
<a href="#virtex2-CNR_NW_V2-MISC_NW-TEST_LL">MISC_NW:  TEST_LL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[12][8]" title="TERM_V[12][8]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[0]">DCI[1]:  V2_LVDSBIAS bit 0</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[11][8]" title="TERM_V[11][8]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[3]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 3</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[9][8]" title="TERM_V[9][8]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-FORCE_DONE_HIGH">DCI[1]:  FORCE_DONE_HIGH</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[8][8]" title="TERM_V[8][8]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[0]">DCI[1]:  V2_PMASK_TERM_VCC bit 0</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[6][8]" title="TERM_V[6][8]">
<a href="#virtex2-CNR_NW_V2-MISC_NW-HSWAPEN_PULL[0]">MISC_NW:  HSWAPEN_PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[13][7]" title="TERM_V[13][7]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[8]">DCI[1]:  V2_LVDSBIAS bit 8</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[12][7]" title="TERM_V[12][7]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[2]">DCI[1]:  V2_LVDSBIAS bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[11][7]" title="TERM_V[11][7]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[1]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[10][7]" title="TERM_V[10][7]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-ENABLE">DCI[1]:  ENABLE</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[9][7]" title="TERM_V[9][7]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_SPLIT[3]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[8][7]" title="TERM_V[8][7]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[2]">DCI[1]:  V2_PMASK_TERM_VCC bit 2</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[6][7]" title="TERM_V[6][7]">
<a href="#virtex2-CNR_NW_V2-MISC_NW-TDI_PULL[1]">MISC_NW:  TDI_PULL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[12][6]" title="TERM_V[12][6]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_LVDSBIAS[1]">DCI[1]:  V2_LVDSBIAS bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[11][6]" title="TERM_V[11][6]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_NMASK_TERM_SPLIT[4]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 4</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[9][6]" title="TERM_V[9][6]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-TEST_ENABLE">DCI[1]:  TEST_ENABLE</a>
</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[8][6]" title="TERM_V[8][6]">
<a href="#virtex2-CNR_NW_V2-DCI[1]-V2_PMASK_TERM_VCC[1]">DCI[1]:  V2_PMASK_TERM_VCC bit 1</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2-bit-TERM_V[6][6]" title="TERM_V[6][6]">
<a href="#virtex2-CNR_NW_V2-MISC_NW-TDI_PULL[0]">MISC_NW:  TDI_PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-cnr_nw_v2p"><a class="header" href="#tile-cnr_nw_v2p">Tile CNR_NW_V2P</a></h2>
<p>Cells: 1</p>
<h3 id="bels-dci-1"><a class="header" href="#bels-dci-1">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI[0]</th><th>DCI[1]</th></tr>

</thead>

<tbody>
<tr><td>DCI_CLK</td><td>in</td><td>IMUX_G2_DATA[7]</td><td>IMUX_G1_DATA[7]</td></tr>

<tr><td>DCI_RESET</td><td>in</td><td>IMUX_G2_DATA[6]</td><td>IMUX_G1_DATA[6]</td></tr>

<tr><td>HI_LO_P</td><td>in</td><td>IMUX_G2_DATA[4]</td><td>IMUX_G1_DATA[4]</td></tr>

<tr><td>HI_LO_N</td><td>in</td><td>IMUX_G2_DATA[5]</td><td>IMUX_G1_DATA[5]</td></tr>

<tr><td>SCLK</td><td>out</td><td>OUT_HALF0[16]</td><td>OUT_HALF0[11]</td></tr>

<tr><td>ADDRESS[0]</td><td>out</td><td>OUT_HALF0[14]</td><td>OUT_HALF0[9]</td></tr>

<tr><td>ADDRESS[1]</td><td>out</td><td>OUT_HALF1[14]</td><td>OUT_HALF1[9]</td></tr>

<tr><td>ADDRESS[2]</td><td>out</td><td>OUT_HALF0[13]</td><td>OUT_HALF0[8]</td></tr>

<tr><td>DATA</td><td>out</td><td>OUT_HALF1[15]</td><td>OUT_HALF1[10]</td></tr>

<tr><td>N_OR_P</td><td>out</td><td>OUT_HALF1[16]</td><td>OUT_HALF1[11]</td></tr>

<tr><td>UPDATE</td><td>out</td><td>OUT_HALF1[17]</td><td>OUT_HALF1[12]</td></tr>

<tr><td>DCI_DONE</td><td>out</td><td>OUT_HALF0[15]</td><td>OUT_HALF0[10]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI[0]</th><th>DCI[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex2-CNR_NW_V2P-DCI[0]-ENABLE"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][42]">TERM_H[2][42]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-ENABLE"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[10][7]">TERM_V[10][7]</a></td></tr>

<tr><td>TEST_ENABLE</td><td id="virtex2-CNR_NW_V2P-DCI[0]-TEST_ENABLE"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][31]">TERM_H[2][31]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-TEST_ENABLE"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[9][6]">TERM_V[9][6]</a></td></tr>

<tr><td>FORCE_DONE_HIGH</td><td id="virtex2-CNR_NW_V2P-DCI[0]-FORCE_DONE_HIGH"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][31]">TERM_H[3][31]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-FORCE_DONE_HIGH"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[9][8]">TERM_V[9][8]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 0</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][34]">TERM_H[2][34]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[8][9]">TERM_V[8][9]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 1</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][33]">TERM_H[3][33]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[9][9]">TERM_V[9][9]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 2</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][33]">TERM_H[2][33]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[9][11]">TERM_V[9][11]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 3</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][32]">TERM_H[3][32]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[9][7]">TERM_V[9][7]</a></td></tr>

<tr><td>V2_PMASK_TERM_SPLIT bit 4</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][32]">TERM_H[2][32]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[9][10]">TERM_V[9][10]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 0</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][39]">TERM_H[2][39]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[11][11]">TERM_V[11][11]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 1</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][38]">TERM_H[3][38]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[11][7]">TERM_V[11][7]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 2</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][38]">TERM_H[2][38]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[11][10]">TERM_V[11][10]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 3</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][37]">TERM_H[3][37]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[11][8]">TERM_V[11][8]</a></td></tr>

<tr><td>V2_NMASK_TERM_SPLIT bit 4</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][37]">TERM_H[2][37]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[11][6]">TERM_V[11][6]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 0</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][36]">TERM_H[3][36]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[8][8]">TERM_V[8][8]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 1</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][36]">TERM_H[2][36]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[8][6]">TERM_V[8][6]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 2</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][35]">TERM_H[3][35]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[8][7]">TERM_V[8][7]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 3</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][35]">TERM_H[2][35]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[8][11]">TERM_V[8][11]</a></td></tr>

<tr><td>V2_PMASK_TERM_VCC bit 4</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][34]">TERM_H[3][34]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[8][10]">TERM_V[8][10]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 0</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][48]">TERM_H[3][48]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[12][8]">TERM_V[12][8]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 1</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][48]">TERM_H[2][48]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[12][6]">TERM_V[12][6]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 2</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][47]">TERM_H[3][47]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[2]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[12][7]">TERM_V[12][7]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 3</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][47]">TERM_H[2][47]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[3]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[12][10]">TERM_V[12][10]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 4</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][46]">TERM_H[3][46]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[4]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[12][11]">TERM_V[12][11]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 5</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[5]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][46]">TERM_H[2][46]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[5]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[12][9]">TERM_V[12][9]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 6</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[6]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][45]">TERM_H[3][45]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[6]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[13][9]">TERM_V[13][9]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 7</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[7]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[2][45]">TERM_H[2][45]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[7]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[13][11]">TERM_V[13][11]</a></td></tr>

<tr><td>V2_LVDSBIAS bit 8</td><td id="virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[8]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][44]">TERM_H[3][44]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[8]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[13][7]">TERM_V[13][7]</a></td></tr>

<tr><td>QUIET</td><td id="virtex2-CNR_NW_V2P-DCI[0]-QUIET"><a href="#virtex2-CNR_NW_V2P-bit-TERM_H[3][39]">TERM_H[3][39]</a></td><td id="virtex2-CNR_NW_V2P-DCI[1]-QUIET"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[11][9]">TERM_V[11][9]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pmv-1"><a class="header" href="#bels-pmv-1">Bels PMV</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P bel PMV pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PMV</th></tr>

</thead>

<tbody>
<tr><td>A[0]</td><td>in</td><td>IMUX_G0_DATA[0]</td></tr>

<tr><td>A[1]</td><td>in</td><td>IMUX_G0_DATA[1]</td></tr>

<tr><td>A[2]</td><td>in</td><td>IMUX_G0_DATA[2]</td></tr>

<tr><td>A[3]</td><td>in</td><td>IMUX_G0_DATA[3]</td></tr>

<tr><td>A[4]</td><td>in</td><td>IMUX_G0_DATA[4]</td></tr>

<tr><td>A[5]</td><td>in</td><td>IMUX_G0_DATA[5]</td></tr>

<tr><td>EN</td><td>in</td><td>IMUX_G0_DATA[6]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_HALF0[17]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-misc_nw-1"><a class="header" href="#bels-misc_nw-1">Bels MISC_NW</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P bel MISC_NW pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>MISC_NW</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P bel MISC_NW attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>MISC_NW</th></tr>

</thead>

<tbody>
<tr><td>HSWAPEN_PULL</td><td><a href="#virtex2-CNR_NW_V2P-MISC_NW-HSWAPEN_PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>PROG_PULL</td><td><a href="#virtex2-CNR_NW_V2P-MISC_NW-PROG_PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>TDI_PULL</td><td><a href="#virtex2-CNR_NW_V2P-MISC_NW-TDI_PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>TEST_LL</td><td id="virtex2-CNR_NW_V2P-MISC_NW-TEST_LL"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[6][9]">TERM_V[6][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P enum IOB_PULL</caption>
<thead>
<tr id="virtex2-CNR_NW_V2P-MISC_NW-HSWAPEN_PULL"><th>MISC_NW.HSWAPEN_PULL</th><td id="virtex2-CNR_NW_V2P-MISC_NW-HSWAPEN_PULL[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[6][10]">TERM_V[6][10]</a></td><td id="virtex2-CNR_NW_V2P-MISC_NW-HSWAPEN_PULL[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[6][8]">TERM_V[6][8]</a></td></tr>

<tr id="virtex2-CNR_NW_V2P-MISC_NW-TDI_PULL"><th>MISC_NW.TDI_PULL</th><td id="virtex2-CNR_NW_V2P-MISC_NW-TDI_PULL[1]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[6][7]">TERM_V[6][7]</a></td><td id="virtex2-CNR_NW_V2P-MISC_NW-TDI_PULL[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[6][6]">TERM_V[6][6]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>0</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P enum IOB_PULL</caption>
<thead>
<tr id="virtex2-CNR_NW_V2P-MISC_NW-PROG_PULL"><th>MISC_NW.PROG_PULL</th><td id="virtex2-CNR_NW_V2P-MISC_NW-PROG_PULL[0]"><a href="#virtex2-CNR_NW_V2P-bit-TERM_V[6][11]">TERM_V[6][11]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_G0_DATA[0]</td><td>PMV.A[0]</td></tr>

<tr><td>IMUX_G0_DATA[1]</td><td>PMV.A[1]</td></tr>

<tr><td>IMUX_G0_DATA[2]</td><td>PMV.A[2]</td></tr>

<tr><td>IMUX_G0_DATA[3]</td><td>PMV.A[3]</td></tr>

<tr><td>IMUX_G0_DATA[4]</td><td>PMV.A[4]</td></tr>

<tr><td>IMUX_G0_DATA[5]</td><td>PMV.A[5]</td></tr>

<tr><td>IMUX_G0_DATA[6]</td><td>PMV.EN</td></tr>

<tr><td>IMUX_G1_DATA[4]</td><td>DCI[1].HI_LO_P</td></tr>

<tr><td>IMUX_G1_DATA[5]</td><td>DCI[1].HI_LO_N</td></tr>

<tr><td>IMUX_G1_DATA[6]</td><td>DCI[1].DCI_RESET</td></tr>

<tr><td>IMUX_G1_DATA[7]</td><td>DCI[1].DCI_CLK</td></tr>

<tr><td>IMUX_G2_DATA[4]</td><td>DCI[0].HI_LO_P</td></tr>

<tr><td>IMUX_G2_DATA[5]</td><td>DCI[0].HI_LO_N</td></tr>

<tr><td>IMUX_G2_DATA[6]</td><td>DCI[0].DCI_RESET</td></tr>

<tr><td>IMUX_G2_DATA[7]</td><td>DCI[0].DCI_CLK</td></tr>

<tr><td>OUT_HALF0[8]</td><td>DCI[1].ADDRESS[2]</td></tr>

<tr><td>OUT_HALF0[9]</td><td>DCI[1].ADDRESS[0]</td></tr>

<tr><td>OUT_HALF0[10]</td><td>DCI[1].DCI_DONE</td></tr>

<tr><td>OUT_HALF0[11]</td><td>DCI[1].SCLK</td></tr>

<tr><td>OUT_HALF0[13]</td><td>DCI[0].ADDRESS[2]</td></tr>

<tr><td>OUT_HALF0[14]</td><td>DCI[0].ADDRESS[0]</td></tr>

<tr><td>OUT_HALF0[15]</td><td>DCI[0].DCI_DONE</td></tr>

<tr><td>OUT_HALF0[16]</td><td>DCI[0].SCLK</td></tr>

<tr><td>OUT_HALF0[17]</td><td>PMV.O</td></tr>

<tr><td>OUT_HALF1[9]</td><td>DCI[1].ADDRESS[1]</td></tr>

<tr><td>OUT_HALF1[10]</td><td>DCI[1].DATA</td></tr>

<tr><td>OUT_HALF1[11]</td><td>DCI[1].N_OR_P</td></tr>

<tr><td>OUT_HALF1[12]</td><td>DCI[1].UPDATE</td></tr>

<tr><td>OUT_HALF1[14]</td><td>DCI[0].ADDRESS[1]</td></tr>

<tr><td>OUT_HALF1[15]</td><td>DCI[0].DATA</td></tr>

<tr><td>OUT_HALF1[16]</td><td>DCI[0].N_OR_P</td></tr>

<tr><td>OUT_HALF1[17]</td><td>DCI[0].UPDATE</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P rect TERM_H</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][48]" title="TERM_H[3][48]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[0]">DCI[0]:  V2_LVDSBIAS bit 0</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][48]" title="TERM_H[2][48]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[1]">DCI[0]:  V2_LVDSBIAS bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][47]" title="TERM_H[3][47]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[2]">DCI[0]:  V2_LVDSBIAS bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][47]" title="TERM_H[2][47]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[3]">DCI[0]:  V2_LVDSBIAS bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][46]" title="TERM_H[3][46]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[4]">DCI[0]:  V2_LVDSBIAS bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][46]" title="TERM_H[2][46]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[5]">DCI[0]:  V2_LVDSBIAS bit 5</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][45]" title="TERM_H[3][45]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[6]">DCI[0]:  V2_LVDSBIAS bit 6</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][45]" title="TERM_H[2][45]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[7]">DCI[0]:  V2_LVDSBIAS bit 7</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][44]" title="TERM_H[3][44]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_LVDSBIAS[8]">DCI[0]:  V2_LVDSBIAS bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][42]" title="TERM_H[2][42]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-ENABLE">DCI[0]:  ENABLE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][39]" title="TERM_H[3][39]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-QUIET">DCI[0]:  QUIET</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][39]" title="TERM_H[2][39]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[0]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][38]" title="TERM_H[3][38]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[1]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][38]" title="TERM_H[2][38]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[2]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][37]" title="TERM_H[3][37]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[3]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][37]" title="TERM_H[2][37]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_NMASK_TERM_SPLIT[4]">DCI[0]:  V2_NMASK_TERM_SPLIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][36]" title="TERM_H[3][36]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[0]">DCI[0]:  V2_PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][36]" title="TERM_H[2][36]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[1]">DCI[0]:  V2_PMASK_TERM_VCC bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][35]" title="TERM_H[3][35]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[2]">DCI[0]:  V2_PMASK_TERM_VCC bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][35]" title="TERM_H[2][35]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[3]">DCI[0]:  V2_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][34]" title="TERM_H[3][34]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_VCC[4]">DCI[0]:  V2_PMASK_TERM_VCC bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][34]" title="TERM_H[2][34]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[0]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][33]" title="TERM_H[3][33]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[1]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][33]" title="TERM_H[2][33]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[2]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][32]" title="TERM_H[3][32]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[3]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][32]" title="TERM_H[2][32]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-V2_PMASK_TERM_SPLIT[4]">DCI[0]:  V2_PMASK_TERM_SPLIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[3][31]" title="TERM_H[3][31]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-FORCE_DONE_HIGH">DCI[0]:  FORCE_DONE_HIGH</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_H[2][31]" title="TERM_H[2][31]">
<a href="#virtex2-CNR_NW_V2P-DCI[0]-TEST_ENABLE">DCI[0]:  TEST_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CNR_NW_V2P rect TERM_V</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[13][11]" title="TERM_V[13][11]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[7]">DCI[1]:  V2_LVDSBIAS bit 7</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[12][11]" title="TERM_V[12][11]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[4]">DCI[1]:  V2_LVDSBIAS bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[11][11]" title="TERM_V[11][11]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[0]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[9][11]" title="TERM_V[9][11]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[2]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[8][11]" title="TERM_V[8][11]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[3]">DCI[1]:  V2_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[6][11]" title="TERM_V[6][11]">
<a href="#virtex2-CNR_NW_V2P-MISC_NW-PROG_PULL[0]">MISC_NW:  PROG_PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[12][10]" title="TERM_V[12][10]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[3]">DCI[1]:  V2_LVDSBIAS bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[11][10]" title="TERM_V[11][10]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[2]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[9][10]" title="TERM_V[9][10]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[4]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[8][10]" title="TERM_V[8][10]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[4]">DCI[1]:  V2_PMASK_TERM_VCC bit 4</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[6][10]" title="TERM_V[6][10]">
<a href="#virtex2-CNR_NW_V2P-MISC_NW-HSWAPEN_PULL[1]">MISC_NW:  HSWAPEN_PULL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[13][9]" title="TERM_V[13][9]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[6]">DCI[1]:  V2_LVDSBIAS bit 6</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[12][9]" title="TERM_V[12][9]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[5]">DCI[1]:  V2_LVDSBIAS bit 5</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[11][9]" title="TERM_V[11][9]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-QUIET">DCI[1]:  QUIET</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[9][9]" title="TERM_V[9][9]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[1]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[8][9]" title="TERM_V[8][9]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[0]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[6][9]" title="TERM_V[6][9]">
<a href="#virtex2-CNR_NW_V2P-MISC_NW-TEST_LL">MISC_NW:  TEST_LL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[12][8]" title="TERM_V[12][8]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[0]">DCI[1]:  V2_LVDSBIAS bit 0</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[11][8]" title="TERM_V[11][8]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[3]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 3</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[9][8]" title="TERM_V[9][8]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-FORCE_DONE_HIGH">DCI[1]:  FORCE_DONE_HIGH</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[8][8]" title="TERM_V[8][8]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[0]">DCI[1]:  V2_PMASK_TERM_VCC bit 0</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[6][8]" title="TERM_V[6][8]">
<a href="#virtex2-CNR_NW_V2P-MISC_NW-HSWAPEN_PULL[0]">MISC_NW:  HSWAPEN_PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[13][7]" title="TERM_V[13][7]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[8]">DCI[1]:  V2_LVDSBIAS bit 8</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[12][7]" title="TERM_V[12][7]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[2]">DCI[1]:  V2_LVDSBIAS bit 2</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[11][7]" title="TERM_V[11][7]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[1]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[10][7]" title="TERM_V[10][7]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-ENABLE">DCI[1]:  ENABLE</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[9][7]" title="TERM_V[9][7]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_SPLIT[3]">DCI[1]:  V2_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[8][7]" title="TERM_V[8][7]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[2]">DCI[1]:  V2_PMASK_TERM_VCC bit 2</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[6][7]" title="TERM_V[6][7]">
<a href="#virtex2-CNR_NW_V2P-MISC_NW-TDI_PULL[1]">MISC_NW:  TDI_PULL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[12][6]" title="TERM_V[12][6]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_LVDSBIAS[1]">DCI[1]:  V2_LVDSBIAS bit 1</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[11][6]" title="TERM_V[11][6]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_NMASK_TERM_SPLIT[4]">DCI[1]:  V2_NMASK_TERM_SPLIT bit 4</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[9][6]" title="TERM_V[9][6]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-TEST_ENABLE">DCI[1]:  TEST_ENABLE</a>
</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[8][6]" title="TERM_V[8][6]">
<a href="#virtex2-CNR_NW_V2P-DCI[1]-V2_PMASK_TERM_VCC[1]">DCI[1]:  V2_PMASK_TERM_VCC bit 1</a>
</td>
<td>-</td>
<td id="virtex2-CNR_NW_V2P-bit-TERM_V[6][6]" title="TERM_V[6][6]">
<a href="#virtex2-CNR_NW_V2P-MISC_NW-TDI_PULL[0]">MISC_NW:  TDI_PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex2/corners/sw.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex2/corners/se.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex2/corners/sw.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex2/corners/se.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
