// Seed: 2483106353
module module_0 (
    id_1
);
  inout wire id_1;
  wire  id_2;
  uwire id_3 = 1 & 1;
  assign id_1 = 1;
  supply0 id_4;
  assign id_1 = id_4;
  wire id_6;
endmodule
module module_1 (
    input  logic id_0,
    output tri   id_1,
    input  uwire id_2
);
  wire id_4;
  module_0(
      id_4
  );
  reg id_5 = 1, id_6, id_7, id_8, id_9, id_10;
  wire  id_11;
  logic id_12 = (id_0);
  always begin
    $display;
    $display(id_4);
    id_12 <= 1;
    id_8  <= 1'b0;
  end
  wire id_13;
  not (id_1, id_0);
endmodule
