# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Full Version
# Date created = 21:33:47  August 19, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lcd_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE30F23C8
set_global_assignment -name TOP_LEVEL_ENTITY lcd_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:33:47  AUGUST 19, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE pll.v
set_global_assignment -name VERILOG_FILE rtl/lcd_test.v
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_T21 -to clk
set_location_assignment PIN_C17 -to key1
set_location_assignment PIN_B19 -to reset_n
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_E11 -to lcd_r[0]
set_location_assignment PIN_B13 -to lcd_r[3]
set_location_assignment PIN_A13 -to lcd_r[2]
set_location_assignment PIN_F11 -to lcd_r[1]
set_location_assignment PIN_A14 -to lcd_r[4]
set_location_assignment PIN_B14 -to lcd_r[5]
set_location_assignment PIN_A15 -to lcd_r[6]
set_location_assignment PIN_B15 -to lcd_r[7]
set_location_assignment PIN_A16 -to lcd_g[0]
set_location_assignment PIN_B16 -to lcd_g[1]
set_location_assignment PIN_A17 -to lcd_g[2]
set_location_assignment PIN_B17 -to lcd_g[3]
set_location_assignment PIN_A18 -to lcd_g[4]
set_location_assignment PIN_B18 -to lcd_g[5]
set_location_assignment PIN_A20 -to lcd_g[6]
set_location_assignment PIN_B20 -to lcd_g[7]
set_location_assignment PIN_C13 -to lcd_b[0]
set_location_assignment PIN_D13 -to lcd_b[1]
set_location_assignment PIN_C19 -to lcd_b[2]
set_location_assignment PIN_D19 -to lcd_b[3]
set_location_assignment PIN_E15 -to lcd_b[4]
set_location_assignment PIN_G14 -to lcd_b[5]
set_location_assignment PIN_F16 -to lcd_b[6]
set_location_assignment PIN_E16 -to lcd_b[7]
set_location_assignment PIN_F15 -to lcd_dclk
set_location_assignment PIN_F14 -to lcd_de
set_location_assignment PIN_G16 -to lcd_hsync
set_location_assignment PIN_G15 -to lcd_vsync
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top