#Build: HAPS (R) ProtoCompiler 100 R-2020.12-SP1-1, Build 198R, Apr  8 2022
#install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: Linux 
#Hostname: ws40

Synopsys Planner, version ui202012pcp4, Build 198R, built Apr  8 2022

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws40
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/m110/m110063467/synopsys/lab/Lab1_PCflow/UC_LED_DEMO/|sg0
Synopsys Partition Build, Version ui202012pcp4, Build 198R, Built Apr  8 2022 21:19:10, @4216327


Reading design file (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 197MB)


Done reading design file (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 208MB peak: 208MB)


Checking HSTDM assignments (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 313MB peak: 313MB)


Replicating CPM modules (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 313MB peak: 313MB)


Applying trace delay (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 313MB peak: 313MB)


Writing SLP files at /home/m110/m110063467/synopsys/lab/Lab1_PCflow/synthesis_files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 313MB peak: 313MB)


Finished writing SLP files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 313MB peak: 313MB)


Writing partitioned netlist file (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 313MB peak: 313MB)


Finished writing partitioned netlist file (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 313MB peak: 313MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 18 23:05:19 2023

###########################################################]
# Tue Apr 18 23:05:20 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws40
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063467/synopsys/lab/Lab1_PCflow/UC_LED_DEMO/|sg0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 248MB peak: 248MB)

Reading constraint file: /home/m110/m110063467/synopsys/lab/Lab1_PCflow/design.fdc
@N: MF914 |Option synthesis_strategy=routability is enabled. 
@N: MF248 |Running in 64-bit mode.

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 277MB peak: 277MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 277MB peak: 277MB)


SLP Mapper running in Multiprocessing mode
Maximum number of parallel jobs set to 8
Multiprocessing started at : Tue Apr 18 23:05:21 2023
Mapping FB1_uA as a separate process
Mapping FB1_uB as a separate process
MCP Status: 2 jobs running


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 275MB peak: 275MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 277MB peak: 277MB)

NConnInternalConnection caching is on

Starting umr automation. (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 810MB peak: 810MB)


Finished umr automation. (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 810MB peak: 810MB)

@N: MF286 |Writing single-chip design and constraint files...

Start of writing single-chip design and constraint files. (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 810MB peak: 810MB)

@N| Using syn_chip_id 0 on FPGA FB1.uA.
@N| Using syn_chip_id 1 on FPGA FB1.uB.
@N:See /home/m110/m110063467/synopsys/lab/Lab1_PCflow/UC_LED_DEMO/system_generate/sg0/board_iostd_report.txt for detailed report about the IO Standards
@LOG: /home/m110/m110063467/synopsys/lab/Lab1_PCflow/UC_LED_DEMO/system_generate/sg0/board_iostd_report.txt
Writing constraint files for FB1.uB
@N: BW136 |Creating template for system level timing setup file slp_system_timing.fdc

Finished writing single-chip design and constraint files. (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 810MB peak: 810MB)


Finished mapping FB1_uB
MCP Status: 1 jobs running


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 275MB peak: 275MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 277MB peak: 277MB)

NConnInternalConnection caching is on

Starting umr automation. (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 810MB peak: 810MB)


Making connections to hyper_source modules

Finished umr automation. (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 810MB peak: 810MB)

@N: MF286 |Writing single-chip design and constraint files...

Start of writing single-chip design and constraint files. (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 810MB peak: 810MB)

@N| Using syn_chip_id 0 on FPGA FB1.uA.
@N| Using syn_chip_id 1 on FPGA FB1.uB.
@N:See /home/m110/m110063467/synopsys/lab/Lab1_PCflow/UC_LED_DEMO/system_generate/sg0/board_iostd_report.txt for detailed report about the IO Standards
@LOG: /home/m110/m110063467/synopsys/lab/Lab1_PCflow/UC_LED_DEMO/system_generate/sg0/board_iostd_report.txt
Writing constraint files for FB1.uA
@N: BW135 |Skipping creation of system level timing setup constraint file slp_system_timing.fdc since the file already exists

Finished writing single-chip design and constraint files. (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 1243MB peak: 1243MB)


Finished mapping FB1_uA
Multiprocessing finished at : Tue Apr 18 23:05:31 2023
Multiprocessing took 0h:00m:09s realtime, 0h:00m:17s cputime

Complete writing single-FPGAs (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:18s; Memory used current: 297MB peak: 297MB)


Complete writing final srp (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:18s; Memory used current: 297MB peak: 297MB)

Process took 0h:00m:10s realtime, 0h:00m:18s cputime
# Tue Apr 18 23:05:31 2023

###########################################################]
