
TimerConfig.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000318  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000448  08000450  00010450  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000448  08000448  00010450  2**0
                  CONTENTS
  4 .ARM          00000000  08000448  08000448  00010450  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000448  08000450  00010450  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000448  08000448  00010448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800044c  0800044c  0001044c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010450  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000450  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000450  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010450  2**0
                  CONTENTS, READONLY
 12 .debug_info   000008ce  00000000  00000000  00010479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000227  00000000  00000000  00010d47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  00010f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000060  00000000  00000000  00010fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fd00  00000000  00000000  00011048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000069d  00000000  00000000  00020d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000535ce  00000000  00000000  000213e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000749b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000130  00000000  00000000  00074a08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000430 	.word	0x08000430

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000430 	.word	0x08000430

08000170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800017a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800017e:	2b00      	cmp	r3, #0
 8000180:	db0b      	blt.n	800019a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000182:	79fb      	ldrb	r3, [r7, #7]
 8000184:	f003 021f 	and.w	r2, r3, #31
 8000188:	4906      	ldr	r1, [pc, #24]	; (80001a4 <__NVIC_EnableIRQ+0x34>)
 800018a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800018e:	095b      	lsrs	r3, r3, #5
 8000190:	2001      	movs	r0, #1
 8000192:	fa00 f202 	lsl.w	r2, r0, r2
 8000196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800019a:	bf00      	nop
 800019c:	370c      	adds	r7, #12
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	e000e100 	.word	0xe000e100

080001a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001a8:	b480      	push	{r7}
 80001aa:	b083      	sub	sp, #12
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	4603      	mov	r3, r0
 80001b0:	6039      	str	r1, [r7, #0]
 80001b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	db0a      	blt.n	80001d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001bc:	683b      	ldr	r3, [r7, #0]
 80001be:	b2da      	uxtb	r2, r3
 80001c0:	490c      	ldr	r1, [pc, #48]	; (80001f4 <__NVIC_SetPriority+0x4c>)
 80001c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001c6:	0112      	lsls	r2, r2, #4
 80001c8:	b2d2      	uxtb	r2, r2
 80001ca:	440b      	add	r3, r1
 80001cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80001d0:	e00a      	b.n	80001e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001d2:	683b      	ldr	r3, [r7, #0]
 80001d4:	b2da      	uxtb	r2, r3
 80001d6:	4908      	ldr	r1, [pc, #32]	; (80001f8 <__NVIC_SetPriority+0x50>)
 80001d8:	79fb      	ldrb	r3, [r7, #7]
 80001da:	f003 030f 	and.w	r3, r3, #15
 80001de:	3b04      	subs	r3, #4
 80001e0:	0112      	lsls	r2, r2, #4
 80001e2:	b2d2      	uxtb	r2, r2
 80001e4:	440b      	add	r3, r1
 80001e6:	761a      	strb	r2, [r3, #24]
}
 80001e8:	bf00      	nop
 80001ea:	370c      	adds	r7, #12
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	e000e100 	.word	0xe000e100
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <main>:
void config(void);
void delay_us(uint16_t us );
void delay_ms(uint16_t ms );
void TIM1_UP_IRQHandler();
int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
	config();
 8000200:	f000 f818 	bl	8000234 <config>

    /* Loop forever */
	while(1){
		GPIOC->ODR &=~ GPIO_ODR_ODR13;
 8000204:	4b0a      	ldr	r3, [pc, #40]	; (8000230 <main+0x34>)
 8000206:	68db      	ldr	r3, [r3, #12]
 8000208:	4a09      	ldr	r2, [pc, #36]	; (8000230 <main+0x34>)
 800020a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800020e:	60d3      	str	r3, [r2, #12]
			delay_ms(1000);
 8000210:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000214:	f000 f88a 	bl	800032c <delay_ms>
			GPIOC->ODR |= GPIO_ODR_ODR13;
 8000218:	4b05      	ldr	r3, [pc, #20]	; (8000230 <main+0x34>)
 800021a:	68db      	ldr	r3, [r3, #12]
 800021c:	4a04      	ldr	r2, [pc, #16]	; (8000230 <main+0x34>)
 800021e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000222:	60d3      	str	r3, [r2, #12]
			delay_ms(1000);
 8000224:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000228:	f000 f880 	bl	800032c <delay_ms>
		GPIOC->ODR &=~ GPIO_ODR_ODR13;
 800022c:	e7ea      	b.n	8000204 <main+0x8>
 800022e:	bf00      	nop
 8000230:	40011000 	.word	0x40011000

08000234 <config>:
	}
}
void config(void){
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON;
 8000238:	4b2e      	ldr	r3, [pc, #184]	; (80002f4 <config+0xc0>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a2d      	ldr	r2, [pc, #180]	; (80002f4 <config+0xc0>)
 800023e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000242:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY) );
 8000244:	bf00      	nop
 8000246:	4b2b      	ldr	r3, [pc, #172]	; (80002f4 <config+0xc0>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800024e:	2b00      	cmp	r3, #0
 8000250:	d0f9      	beq.n	8000246 <config+0x12>
	RCC->CFGR |= RCC_CFGR_SW_HSE;
 8000252:	4b28      	ldr	r3, [pc, #160]	; (80002f4 <config+0xc0>)
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	4a27      	ldr	r2, [pc, #156]	; (80002f4 <config+0xc0>)
 8000258:	f043 0301 	orr.w	r3, r3, #1
 800025c:	6053      	str	r3, [r2, #4]
	while(!(RCC->CFGR & RCC_CFGR_SWS_HSE));
 800025e:	bf00      	nop
 8000260:	4b24      	ldr	r3, [pc, #144]	; (80002f4 <config+0xc0>)
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	f003 0304 	and.w	r3, r3, #4
 8000268:	2b00      	cmp	r3, #0
 800026a:	d0f9      	beq.n	8000260 <config+0x2c>
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 800026c:	4b21      	ldr	r3, [pc, #132]	; (80002f4 <config+0xc0>)
 800026e:	4a21      	ldr	r2, [pc, #132]	; (80002f4 <config+0xc0>)
 8000270:	685b      	ldr	r3, [r3, #4]
 8000272:	6053      	str	r3, [r2, #4]
	RCC->CFGR|= RCC_CFGR_PPRE2_DIV1;
 8000274:	4b1f      	ldr	r3, [pc, #124]	; (80002f4 <config+0xc0>)
 8000276:	4a1f      	ldr	r2, [pc, #124]	; (80002f4 <config+0xc0>)
 8000278:	685b      	ldr	r3, [r3, #4]
 800027a:	6053      	str	r3, [r2, #4]

	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 800027c:	4b1d      	ldr	r3, [pc, #116]	; (80002f4 <config+0xc0>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a1c      	ldr	r2, [pc, #112]	; (80002f4 <config+0xc0>)
 8000282:	f043 0310 	orr.w	r3, r3, #16
 8000286:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8000288:	4b1a      	ldr	r3, [pc, #104]	; (80002f4 <config+0xc0>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	4a19      	ldr	r2, [pc, #100]	; (80002f4 <config+0xc0>)
 800028e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000292:	6193      	str	r3, [r2, #24]

	GPIOC->CRH &=~ GPIO_CRH_CNF13;
 8000294:	4b18      	ldr	r3, [pc, #96]	; (80002f8 <config+0xc4>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	4a17      	ldr	r2, [pc, #92]	; (80002f8 <config+0xc4>)
 800029a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800029e:	6053      	str	r3, [r2, #4]

	GPIOC->CRH |= GPIO_CRH_MODE13;
 80002a0:	4b15      	ldr	r3, [pc, #84]	; (80002f8 <config+0xc4>)
 80002a2:	685b      	ldr	r3, [r3, #4]
 80002a4:	4a14      	ldr	r2, [pc, #80]	; (80002f8 <config+0xc4>)
 80002a6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80002aa:	6053      	str	r3, [r2, #4]

	TIM1->ARR =0xffff-1;
 80002ac:	4b13      	ldr	r3, [pc, #76]	; (80002fc <config+0xc8>)
 80002ae:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80002b2:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->PSC =8-1;
 80002b4:	4b11      	ldr	r3, [pc, #68]	; (80002fc <config+0xc8>)
 80002b6:	2207      	movs	r2, #7
 80002b8:	629a      	str	r2, [r3, #40]	; 0x28

	TIM1->DIER |= TIM_DIER_UIE;
 80002ba:	4b10      	ldr	r3, [pc, #64]	; (80002fc <config+0xc8>)
 80002bc:	68db      	ldr	r3, [r3, #12]
 80002be:	4a0f      	ldr	r2, [pc, #60]	; (80002fc <config+0xc8>)
 80002c0:	f043 0301 	orr.w	r3, r3, #1
 80002c4:	60d3      	str	r3, [r2, #12]



	TIM1->CR1 |=TIM_CR1_CEN;
 80002c6:	4b0d      	ldr	r3, [pc, #52]	; (80002fc <config+0xc8>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	4a0c      	ldr	r2, [pc, #48]	; (80002fc <config+0xc8>)
 80002cc:	f043 0301 	orr.w	r3, r3, #1
 80002d0:	6013      	str	r3, [r2, #0]

	while(! (TIM1->SR & TIM_SR_UIF ));
 80002d2:	bf00      	nop
 80002d4:	4b09      	ldr	r3, [pc, #36]	; (80002fc <config+0xc8>)
 80002d6:	691b      	ldr	r3, [r3, #16]
 80002d8:	f003 0301 	and.w	r3, r3, #1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d0f9      	beq.n	80002d4 <config+0xa0>
	 //bat ngat
	NVIC_SetPriority(TIM1_UP_IRQn ,1);
 80002e0:	2101      	movs	r1, #1
 80002e2:	2019      	movs	r0, #25
 80002e4:	f7ff ff60 	bl	80001a8 <__NVIC_SetPriority>

	NVIC_EnableIRQ(TIM1_UP_IRQn );
 80002e8:	2019      	movs	r0, #25
 80002ea:	f7ff ff41 	bl	8000170 <__NVIC_EnableIRQ>



}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40021000 	.word	0x40021000
 80002f8:	40011000 	.word	0x40011000
 80002fc:	40012c00 	.word	0x40012c00

08000300 <delay_us>:
void delay_us(uint16_t us ){
 8000300:	b480      	push	{r7}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0
 8000306:	4603      	mov	r3, r0
 8000308:	80fb      	strh	r3, [r7, #6]
	TIM1->CNT=0;
 800030a:	4b07      	ldr	r3, [pc, #28]	; (8000328 <delay_us+0x28>)
 800030c:	2200      	movs	r2, #0
 800030e:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM1->CNT <us);
 8000310:	bf00      	nop
 8000312:	4b05      	ldr	r3, [pc, #20]	; (8000328 <delay_us+0x28>)
 8000314:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000316:	88fb      	ldrh	r3, [r7, #6]
 8000318:	429a      	cmp	r2, r3
 800031a:	d3fa      	bcc.n	8000312 <delay_us+0x12>

}
 800031c:	bf00      	nop
 800031e:	bf00      	nop
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr
 8000328:	40012c00 	.word	0x40012c00

0800032c <delay_ms>:
void delay_ms(uint16_t ms){
 800032c:	b580      	push	{r7, lr}
 800032e:	b084      	sub	sp, #16
 8000330:	af00      	add	r7, sp, #0
 8000332:	4603      	mov	r3, r0
 8000334:	80fb      	strh	r3, [r7, #6]

	for (uint16_t i=0; i<ms ;i++){
 8000336:	2300      	movs	r3, #0
 8000338:	81fb      	strh	r3, [r7, #14]
 800033a:	e006      	b.n	800034a <delay_ms+0x1e>
		delay_us(1000);
 800033c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000340:	f7ff ffde 	bl	8000300 <delay_us>
	for (uint16_t i=0; i<ms ;i++){
 8000344:	89fb      	ldrh	r3, [r7, #14]
 8000346:	3301      	adds	r3, #1
 8000348:	81fb      	strh	r3, [r7, #14]
 800034a:	89fa      	ldrh	r2, [r7, #14]
 800034c:	88fb      	ldrh	r3, [r7, #6]
 800034e:	429a      	cmp	r2, r3
 8000350:	d3f4      	bcc.n	800033c <delay_ms+0x10>
	}
}
 8000352:	bf00      	nop
 8000354:	bf00      	nop
 8000356:	3710      	adds	r7, #16
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}

0800035c <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(){
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
	if(GPIOC->ODR & GPIO_ODR_ODR13 ){
 8000360:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <TIM1_UP_IRQHandler+0x34>)
 8000362:	68db      	ldr	r3, [r3, #12]
 8000364:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000368:	2b00      	cmp	r3, #0
 800036a:	d006      	beq.n	800037a <TIM1_UP_IRQHandler+0x1e>
		GPIOC->ODR &=~ GPIO_ODR_ODR13;
 800036c:	4b08      	ldr	r3, [pc, #32]	; (8000390 <TIM1_UP_IRQHandler+0x34>)
 800036e:	68db      	ldr	r3, [r3, #12]
 8000370:	4a07      	ldr	r2, [pc, #28]	; (8000390 <TIM1_UP_IRQHandler+0x34>)
 8000372:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000376:	60d3      	str	r3, [r2, #12]
	}
	else{
		GPIOC->ODR |= GPIO_ODR_ODR13;
	}

}
 8000378:	e005      	b.n	8000386 <TIM1_UP_IRQHandler+0x2a>
		GPIOC->ODR |= GPIO_ODR_ODR13;
 800037a:	4b05      	ldr	r3, [pc, #20]	; (8000390 <TIM1_UP_IRQHandler+0x34>)
 800037c:	68db      	ldr	r3, [r3, #12]
 800037e:	4a04      	ldr	r2, [pc, #16]	; (8000390 <TIM1_UP_IRQHandler+0x34>)
 8000380:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000384:	60d3      	str	r3, [r2, #12]
}
 8000386:	bf00      	nop
 8000388:	46bd      	mov	sp, r7
 800038a:	bc80      	pop	{r7}
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop
 8000390:	40011000 	.word	0x40011000

08000394 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000394:	480d      	ldr	r0, [pc, #52]	; (80003cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000396:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000398:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800039c:	480c      	ldr	r0, [pc, #48]	; (80003d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800039e:	490d      	ldr	r1, [pc, #52]	; (80003d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003a0:	4a0d      	ldr	r2, [pc, #52]	; (80003d8 <LoopForever+0xe>)
  movs r3, #0
 80003a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a4:	e002      	b.n	80003ac <LoopCopyDataInit>

080003a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003aa:	3304      	adds	r3, #4

080003ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003b0:	d3f9      	bcc.n	80003a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003b2:	4a0a      	ldr	r2, [pc, #40]	; (80003dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b4:	4c0a      	ldr	r4, [pc, #40]	; (80003e0 <LoopForever+0x16>)
  movs r3, #0
 80003b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003b8:	e001      	b.n	80003be <LoopFillZerobss>

080003ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003bc:	3204      	adds	r2, #4

080003be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003c0:	d3fb      	bcc.n	80003ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003c2:	f000 f811 	bl	80003e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003c6:	f7ff ff19 	bl	80001fc <main>

080003ca <LoopForever>:

LoopForever:
    b LoopForever
 80003ca:	e7fe      	b.n	80003ca <LoopForever>
  ldr   r0, =_estack
 80003cc:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80003d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003d8:	08000450 	.word	0x08000450
  ldr r2, =_sbss
 80003dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003e0:	2000001c 	.word	0x2000001c

080003e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003e4:	e7fe      	b.n	80003e4 <ADC1_2_IRQHandler>
	...

080003e8 <__libc_init_array>:
 80003e8:	b570      	push	{r4, r5, r6, lr}
 80003ea:	2600      	movs	r6, #0
 80003ec:	4d0c      	ldr	r5, [pc, #48]	; (8000420 <__libc_init_array+0x38>)
 80003ee:	4c0d      	ldr	r4, [pc, #52]	; (8000424 <__libc_init_array+0x3c>)
 80003f0:	1b64      	subs	r4, r4, r5
 80003f2:	10a4      	asrs	r4, r4, #2
 80003f4:	42a6      	cmp	r6, r4
 80003f6:	d109      	bne.n	800040c <__libc_init_array+0x24>
 80003f8:	f000 f81a 	bl	8000430 <_init>
 80003fc:	2600      	movs	r6, #0
 80003fe:	4d0a      	ldr	r5, [pc, #40]	; (8000428 <__libc_init_array+0x40>)
 8000400:	4c0a      	ldr	r4, [pc, #40]	; (800042c <__libc_init_array+0x44>)
 8000402:	1b64      	subs	r4, r4, r5
 8000404:	10a4      	asrs	r4, r4, #2
 8000406:	42a6      	cmp	r6, r4
 8000408:	d105      	bne.n	8000416 <__libc_init_array+0x2e>
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000410:	4798      	blx	r3
 8000412:	3601      	adds	r6, #1
 8000414:	e7ee      	b.n	80003f4 <__libc_init_array+0xc>
 8000416:	f855 3b04 	ldr.w	r3, [r5], #4
 800041a:	4798      	blx	r3
 800041c:	3601      	adds	r6, #1
 800041e:	e7f2      	b.n	8000406 <__libc_init_array+0x1e>
 8000420:	08000448 	.word	0x08000448
 8000424:	08000448 	.word	0x08000448
 8000428:	08000448 	.word	0x08000448
 800042c:	0800044c 	.word	0x0800044c

08000430 <_init>:
 8000430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000432:	bf00      	nop
 8000434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000436:	bc08      	pop	{r3}
 8000438:	469e      	mov	lr, r3
 800043a:	4770      	bx	lr

0800043c <_fini>:
 800043c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043e:	bf00      	nop
 8000440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000442:	bc08      	pop	{r3}
 8000444:	469e      	mov	lr, r3
 8000446:	4770      	bx	lr
