(footprint "CAP-EIA-6032" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp b63a9cd0-9bbd-497b-98b6-d7874e29ebaf)
  )
  (fp_text value "CAP-EIA-6032" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 8438be1b-3f17-4723-b166-f1bcd83fe944)
  )
  (fp_poly (pts
      (xy -3.91 -2)
      (xy 3.91 -2)
      (xy 3.91 2)
      (xy -3.91 2)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp a4f3a5ed-1de1-4823-a8ba-4402617f620f))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 8a9d2e1a-2fcf-4ac4-8498-73f2ddd93119)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp bfed7fbc-3061-47f8-937b-4050f4dc57ff)
  )
  (fp_line (start 3.91 -1.215) (end 3.91 1.215) (layer "F.SilkS") (width 0.2) (tstamp 3779db44-976d-4dd3-8d66-1752f57daea2))
  (fp_line (start -3 -1.6) (end 3 -1.6) (layer "F.SilkS") (width 0.127) (tstamp 507b5c34-541f-41d1-983c-c6a5283525a6))
  (fp_line (start -3 1.6) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp eef4db57-5cc9-48ce-b10c-65d3cc07907c))
  (fp_line (start -3 -1.6) (end -3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp 21c9e063-7526-40de-8aa1-b67fea7c9a75))
  (fp_line (start 3 -1.6) (end 3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp 56ba36d6-13f7-43aa-a912-71e34967fbfc))
  (fp_line (start -3 1.3) (end -3 1.6) (layer "F.SilkS") (width 0.127) (tstamp e62b03e6-5dad-46bf-b86a-39bdfda0548a))
  (fp_line (start 3 1.3) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp 2f04071c-f2a0-4030-b047-4eb939c1bedb))
  (pad "CATHODE_-" smd rect (at -2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 1b5b6cbf-c7da-4383-9e7f-b8c90d2f8b03))
  (pad "ANODE_+" smd rect (at 2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp b0eb39df-bc2d-4420-b6b4-151c14c86c9e))
)
