-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_accel_xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    gaussian_mat_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    gaussian_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    gaussian_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    gaussian_mat_data1_empty_n : IN STD_LOGIC;
    gaussian_mat_data1_read : OUT STD_LOGIC;
    gradx_mat_data2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    gradx_mat_data2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx_mat_data2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx_mat_data2_full_n : IN STD_LOGIC;
    gradx_mat_data2_write : OUT STD_LOGIC;
    grady_mat_data5_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    grady_mat_data5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    grady_mat_data5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    grady_mat_data5_full_n : IN STD_LOGIC;
    grady_mat_data5_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of canny_accel_xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv18_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln464_fu_193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln464_reg_460 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_210_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln1027_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_79_fu_226_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_79_reg_501 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_i_i69_fu_250_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_i69_reg_506 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub344_i_fu_256_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub344_i_reg_511 : STD_LOGIC_VECTOR (16 downto 0);
    signal row_ind_V_10_reg_517 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal row_ind_V_11_reg_522 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_load_reg_530 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1027_2_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i554_i_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i554_i_reg_535 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select57_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select57_reg_540 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select61_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select61_reg_545 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select65_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select65_reg_550 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_80_fu_367_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_80_reg_555 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_81_fu_372_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_81_reg_560 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_82_fu_377_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_82_reg_565 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_83_fu_382_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_83_reg_570 : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_3_ce0 : STD_LOGIC;
    signal buf_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_3_ce1 : STD_LOGIC;
    signal buf_V_3_we1 : STD_LOGIC;
    signal buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_4_ce0 : STD_LOGIC;
    signal buf_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_V_4_ce1 : STD_LOGIC;
    signal buf_V_4_we1 : STD_LOGIC;
    signal buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_idle : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_ready : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out_ap_vld : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out_ap_vld : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out_ap_vld : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_idle : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_ready : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_gaussian_mat_data1_read : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_ce1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_we1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_ce1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_we1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_ce1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_we1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_idle : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_ready : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce0 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_we1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_ce0 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_ce0 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_idle : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_ready : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gaussian_mat_data1_read : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_write : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_write : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce0 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_we1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce0 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_we1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce0 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_we1 : STD_LOGIC;
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg : STD_LOGIC := '0';
    signal grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal init_buf_fu_72 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln464_fu_215_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_V_fu_100 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_5_fu_387_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_fu_104 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_8_fu_108 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_9_fu_112 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv3_i_i_i64_fu_247_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1027_1_fu_277_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1027_fu_273_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_i_i484_i_fu_301_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_i_i484_i_cast_fu_306_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_i460_i_fu_310_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cmp_i_i516_i_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i440_i_1_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_344_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_456_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_V_4_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_4_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_3_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_3_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_468_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gaussian_mat_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        gaussian_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gaussian_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gaussian_mat_data1_empty_n : IN STD_LOGIC;
        gaussian_mat_data1_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_4_ce1 : OUT STD_LOGIC;
        buf_V_4_we1 : OUT STD_LOGIC;
        buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_3_ce1 : OUT STD_LOGIC;
        buf_V_3_we1 : OUT STD_LOGIC;
        buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        init_buf_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_479_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        row_ind_V_3_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component canny_accel_xFSobel3x3_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gaussian_mat_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        gaussian_mat_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gaussian_mat_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gaussian_mat_data1_empty_n : IN STD_LOGIC;
        gaussian_mat_data1_read : OUT STD_LOGIC;
        gradx_mat_data2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx_mat_data2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gradx_mat_data2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gradx_mat_data2_full_n : IN STD_LOGIC;
        gradx_mat_data2_write : OUT STD_LOGIC;
        grady_mat_data5_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        grady_mat_data5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        grady_mat_data5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        grady_mat_data5_full_n : IN STD_LOGIC;
        grady_mat_data5_write : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_4_ce1 : OUT STD_LOGIC;
        buf_V_4_we1 : OUT STD_LOGIC;
        buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buf_V_3_ce1 : OUT STD_LOGIC;
        buf_V_3_we1 : OUT STD_LOGIC;
        buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        row_ind_V_9 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_10 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_11 : IN STD_LOGIC_VECTOR (12 downto 0);
        sub_i460_i_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        row_ind_V_9_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select57 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_10_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select61 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_11_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select65 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i_i554_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_3_U : component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_3_address0,
        ce0 => buf_V_3_ce0,
        q0 => buf_V_3_q0,
        address1 => buf_V_3_address1,
        ce1 => buf_V_3_ce1,
        we1 => buf_V_3_we1,
        d1 => buf_V_3_d1);

    buf_V_4_U : component canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_4_address0,
        ce0 => buf_V_4_ce0,
        q0 => buf_V_4_q0,
        address1 => buf_V_4_address1,
        ce1 => buf_V_4_ce1,
        we1 => buf_V_4_we1,
        d1 => buf_V_4_d1);

    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128 : component canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_456_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start,
        ap_done => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done,
        ap_idle => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_idle,
        ap_ready => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_ready,
        row_ind_V_4_out => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out,
        row_ind_V_4_out_ap_vld => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out_ap_vld,
        row_ind_V_3_out => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out,
        row_ind_V_3_out_ap_vld => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out_ap_vld,
        row_ind_V_out => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out,
        row_ind_V_out_ap_vld => grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out_ap_vld);

    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135 : component canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_468_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start,
        ap_done => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done,
        ap_idle => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_idle,
        ap_ready => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_ready,
        gaussian_mat_data1_dout => gaussian_mat_data1_dout,
        gaussian_mat_data1_num_data_valid => ap_const_lv2_0,
        gaussian_mat_data1_fifo_cap => ap_const_lv2_0,
        gaussian_mat_data1_empty_n => gaussian_mat_data1_empty_n,
        gaussian_mat_data1_read => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_gaussian_mat_data1_read,
        img_width => img_width,
        buf_V_4_address1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_address1,
        buf_V_4_ce1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_ce1,
        buf_V_4_we1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_we1,
        buf_V_4_d1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_d1,
        buf_V_3_address1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_address1,
        buf_V_3_ce1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_ce1,
        buf_V_3_we1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_we1,
        buf_V_3_d1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_d1,
        buf_V_address1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_address1,
        buf_V_ce1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_ce1,
        buf_V_we1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_we1,
        buf_V_d1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_d1,
        init_buf_cast => empty_reg_468);

    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146 : component canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_479_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start,
        ap_done => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done,
        ap_idle => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_idle,
        ap_ready => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_ready,
        img_width => img_width,
        buf_V_address0 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address0,
        buf_V_ce0 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address1,
        buf_V_ce1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce1,
        buf_V_we1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_we1,
        buf_V_d1 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_d1,
        buf_V_3_address0 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_address0,
        buf_V_3_ce0 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_ce0,
        buf_V_3_q0 => buf_V_3_q0,
        buf_V_4_address0 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_address0,
        buf_V_4_ce0 => grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_ce0,
        buf_V_4_q0 => buf_V_4_q0,
        row_ind_V_3_cast => empty_79_reg_501);

    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155 : component canny_accel_xFSobel3x3_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start,
        ap_done => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done,
        ap_idle => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_idle,
        ap_ready => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_ready,
        gaussian_mat_data1_dout => gaussian_mat_data1_dout,
        gaussian_mat_data1_num_data_valid => ap_const_lv2_0,
        gaussian_mat_data1_fifo_cap => ap_const_lv2_0,
        gaussian_mat_data1_empty_n => gaussian_mat_data1_empty_n,
        gaussian_mat_data1_read => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gaussian_mat_data1_read,
        gradx_mat_data2_din => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_din,
        gradx_mat_data2_num_data_valid => ap_const_lv2_0,
        gradx_mat_data2_fifo_cap => ap_const_lv2_0,
        gradx_mat_data2_full_n => gradx_mat_data2_full_n,
        gradx_mat_data2_write => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_write,
        grady_mat_data5_din => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_din,
        grady_mat_data5_num_data_valid => ap_const_lv2_0,
        grady_mat_data5_fifo_cap => ap_const_lv2_0,
        grady_mat_data5_full_n => grady_mat_data5_full_n,
        grady_mat_data5_write => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_write,
        img_width => img_width,
        buf_V_4_address0 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address0,
        buf_V_4_ce0 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce0,
        buf_V_4_q0 => buf_V_4_q0,
        buf_V_4_address1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address1,
        buf_V_4_ce1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce1,
        buf_V_4_we1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_we1,
        buf_V_4_d1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_d1,
        buf_V_address0 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address0,
        buf_V_ce0 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address1,
        buf_V_ce1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce1,
        buf_V_we1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_we1,
        buf_V_d1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_d1,
        buf_V_3_address0 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address0,
        buf_V_3_ce0 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce0,
        buf_V_3_q0 => buf_V_3_q0,
        buf_V_3_address1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address1,
        buf_V_3_ce1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce1,
        buf_V_3_we1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_we1,
        buf_V_3_d1 => grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_d1,
        row_ind_V_9 => row_ind_V_load_reg_530,
        row_ind_V_10 => row_ind_V_10_reg_517,
        row_ind_V_11 => row_ind_V_11_reg_522,
        sub_i460_i_cast => empty_80_reg_555,
        row_ind_V_9_cast => empty_81_reg_560,
        spec_select57 => spec_select57_reg_540,
        row_ind_V_10_cast => empty_82_reg_565,
        spec_select61 => spec_select61_reg_545,
        row_ind_V_11_cast => empty_83_reg_570,
        spec_select65 => spec_select65_reg_550,
        cmp_i_i554_i => cmp_i_i554_i_reg_535);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    init_buf_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_buf_fu_72 <= zext_ln541_fu_189_p1;
            elsif (((icmp_ln1027_fu_205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                init_buf_fu_72 <= add_ln464_fu_215_p2;
            end if; 
        end if;
    end process;

    row_V_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_V_fu_100 <= ap_const_lv13_1;
            elsif (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_V_fu_100 <= row_V_5_fu_387_p2;
            end if; 
        end if;
    end process;

    row_ind_V_8_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_8_fu_108 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out;
            elsif (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_ind_V_8_fu_108 <= row_ind_V_9_fu_112;
            end if; 
        end if;
    end process;

    row_ind_V_9_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_9_fu_112 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out;
            elsif (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_ind_V_9_fu_112 <= row_ind_V_fu_104;
            end if; 
        end if;
    end process;

    row_ind_V_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_fu_104 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out;
            elsif (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_ind_V_fu_104 <= row_ind_V_8_fu_108;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_i_i69_reg_506 <= add_i_i69_fu_250_p2;
                sub344_i_reg_511 <= sub344_i_fu_256_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                cmp_i_i554_i_reg_535 <= cmp_i_i554_i_fu_290_p2;
                empty_80_reg_555 <= empty_80_fu_367_p1;
                empty_81_reg_560 <= empty_81_fu_372_p1;
                empty_82_reg_565 <= empty_82_fu_377_p1;
                empty_83_reg_570 <= empty_83_fu_382_p1;
                row_ind_V_load_reg_530 <= row_ind_V_fu_104;
                spec_select57_reg_540 <= spec_select57_fu_324_p2;
                spec_select61_reg_545 <= spec_select61_fu_337_p2;
                spec_select65_reg_550 <= spec_select65_fu_360_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_79_reg_501 <= empty_79_fu_226_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_reg_468 <= empty_fu_210_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                row_ind_V_10_reg_517 <= row_ind_V_8_fu_108;
                row_ind_V_11_reg_522 <= row_ind_V_9_fu_112;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    zext_ln464_reg_460(12 downto 0) <= zext_ln464_fu_193_p1(12 downto 0);
            end if;
        end if;
    end process;
    zext_ln464_reg_460(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln1027_fu_205_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln1027_2_fu_281_p2, grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done, grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln1027_fu_205_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_i_i69_fu_250_p2 <= std_logic_vector(unsigned(conv3_i_i_i64_fu_247_p1) + unsigned(ap_const_lv17_1));
    add_ln464_fu_215_p2 <= std_logic_vector(unsigned(init_buf_fu_72) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done)
    begin
        if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done)
    begin
        if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done)
    begin
        if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done)
    begin
        if ((grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, icmp_ln1027_2_fu_281_p2)
    begin
        if ((((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, icmp_ln1027_2_fu_281_p2)
    begin
        if (((icmp_ln1027_2_fu_281_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_address0, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_address0 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_3_address0 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_address0;
        else 
            buf_V_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_3_address1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_address1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_address1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_address1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_address1;
        else 
            buf_V_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_ce0, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce0 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_3_ce0 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_ce0;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_ce1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_ce1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_ce1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_ce1;
        else 
            buf_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_d1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_d1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_d1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_d1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_d1;
        else 
            buf_V_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_3_we1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_we1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_we1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_we1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_we1;
        else 
            buf_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_address0, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_address0 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_4_address0 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_address0;
        else 
            buf_V_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_4_address1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_address1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_address1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_address1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_address1;
        else 
            buf_V_4_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_ce0, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce0 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_4_ce0 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_ce0;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_ce1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_ce1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_ce1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_ce1;
        else 
            buf_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_d1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_d1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_d1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_d1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_d1;
        else 
            buf_V_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_4_we1_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_we1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_we1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_we1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_we1;
        else 
            buf_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address0, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address0 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address0 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address0;
        else 
            buf_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_address1_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_address1, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_address1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce0, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce0 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce0 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_ce1, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_ce1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_d1, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_d1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_d1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_d1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_d1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_state6, grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_we1, grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_we1, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_we1 <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_we1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_we1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i440_i_1_fu_331_p2 <= "1" when (signed(sub_i460_i_fu_310_p2) < signed(ap_const_lv18_1)) else "0";
    cmp_i_i516_i_fu_296_p2 <= "1" when (signed(sub344_i_reg_511) < signed(zext_ln1027_1_fu_277_p1)) else "0";
    cmp_i_i554_i_fu_290_p2 <= "1" when (unsigned(zext_ln1027_fu_273_p1) < unsigned(img_height)) else "0";
    conv3_i_i_i64_fu_247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),17));
    empty_79_fu_226_p1 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out(2 - 1 downto 0);
    empty_80_fu_367_p1 <= sub_i460_i_fu_310_p2(2 - 1 downto 0);
    empty_81_fu_372_p1 <= row_ind_V_fu_104(2 - 1 downto 0);
    empty_82_fu_377_p1 <= row_ind_V_8_fu_108(2 - 1 downto 0);
    empty_83_fu_382_p1 <= row_ind_V_9_fu_112(2 - 1 downto 0);
    empty_fu_210_p1 <= init_buf_fu_72(2 - 1 downto 0);

    gaussian_mat_data1_read_assign_proc : process(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_gaussian_mat_data1_read, grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gaussian_mat_data1_read, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            gaussian_mat_data1_read <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gaussian_mat_data1_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            gaussian_mat_data1_read <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_gaussian_mat_data1_read;
        else 
            gaussian_mat_data1_read <= ap_const_logic_0;
        end if; 
    end process;

    gradx_mat_data2_din <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_din;

    gradx_mat_data2_write_assign_proc : process(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            gradx_mat_data2_write <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_write;
        else 
            gradx_mat_data2_write <= ap_const_logic_0;
        end if; 
    end process;

    grady_mat_data5_din <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_din;

    grady_mat_data5_write_assign_proc : process(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grady_mat_data5_write <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_write;
        else 
            grady_mat_data5_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start <= grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg;
    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg;
    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg;
    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg;
    icmp_fu_354_p2 <= "1" when (signed(tmp_1_fu_344_p4) < signed(ap_const_lv17_1)) else "0";
    icmp_ln1027_2_fu_281_p2 <= "1" when (unsigned(zext_ln1027_1_fu_277_p1) < unsigned(add_i_i69_reg_506)) else "0";
    icmp_ln1027_fu_205_p2 <= "1" when (unsigned(init_buf_fu_72) < unsigned(zext_ln464_reg_460)) else "0";
    row_V_5_fu_387_p2 <= std_logic_vector(unsigned(row_V_fu_100) + unsigned(ap_const_lv13_1));
    spec_select57_fu_324_p2 <= (tmp_fu_316_p3 and cmp_i_i516_i_fu_296_p2);
    spec_select61_fu_337_p2 <= (cmp_i_i516_i_fu_296_p2 and cmp_i_i440_i_1_fu_331_p2);
    spec_select65_fu_360_p2 <= (icmp_fu_354_p2 and cmp_i_i516_i_fu_296_p2);
    sub344_i_fu_256_p2 <= std_logic_vector(unsigned(conv3_i_i_i64_fu_247_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_i460_i_fu_310_p2 <= std_logic_vector(unsigned(ap_const_lv18_2) - unsigned(sub_i_i484_i_cast_fu_306_p1));
        sub_i_i484_i_cast_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_i_i484_i_fu_301_p2),18));

    sub_i_i484_i_fu_301_p2 <= std_logic_vector(unsigned(zext_ln1027_1_fu_277_p1) - unsigned(sub344_i_reg_511));
    tmp_1_fu_344_p4 <= sub_i460_i_fu_310_p2(17 downto 1);
    tmp_fu_316_p3 <= sub_i460_i_fu_310_p2(17 downto 17);
    zext_ln1027_1_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_100),17));
    zext_ln1027_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_100),16));
    zext_ln464_fu_193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out),64));
    zext_ln541_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out),64));
end behav;
