

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_DCT'
================================================================
* Date:           Tue Jan 17 02:08:09 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  491|  491|  491|  491|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  489|  489|       489|          -|          -|  inf |    no    |
        | + DCT_loop  |  484|  484|       121|          -|          -|     4|    no    |
        |  ++ TA      |   37|   37|        10|          4|          1|     8|    yes   |
        |  ++ AT      |   14|   14|         8|          1|          1|     8|    yes   |
        |  ++ TA      |   37|   37|        10|          4|          1|     8|    yes   |
        |  ++ AT      |   14|   14|         8|          1|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|   1137|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     64|      0|      0|
|Memory           |        2|      -|    128|     16|
|Multiplexer      |        -|      -|      -|    476|
|Register         |        -|      -|   2612|     28|
+-----------------+---------+-------+-------+-------+
|Total            |        2|     64|   2740|   1657|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|     71|      6|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |sc_FIFO_DCT_mul_3cud_U16  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_3cud_U17  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_3cud_U18  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_3cud_U19  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_3cud_U20  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_3cud_U21  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_3cud_U22  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_3cud_U23  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U0   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U1   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U2   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U3   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U4   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U5   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U6   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U7   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U8   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U9   |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U10  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U11  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U12  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U13  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U14  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U15  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U24  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U25  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U26  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U27  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U28  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U29  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U30  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U31  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|     64|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------------------+---------+----+----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+----+----+------+-----+------+-------------+
    |a_U    |sc_FIFO_DCT_DCT_a    |        2|   0|   0|    64|   32|     1|         2048|
    |b_U    |sc_FIFO_DCT_DCT_b    |        0|  64|   8|    64|    8|     1|          512|
    |b_a_U  |sc_FIFO_DCT_DCT_b_a  |        0|  64|   8|    64|    8|     1|          512|
    +-------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                     |        2| 128|  16|   192|   48|     3|         3072|
    +-------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |a_d0                    |     +    |      0|  0|  16|          32|          32|
    |a_d1                    |     +    |      0|  0|  16|          32|          32|
    |i0_1_1_fu_2257_p2       |     +    |      0|  0|   4|           4|           2|
    |i1_2_1_fu_1761_p2       |     +    |      0|  0|   4|           4|           1|
    |i1_2_fu_1140_p2         |     +    |      0|  0|   4|           4|           1|
    |i1_3_1_fu_1951_p2       |     +    |      0|  0|   4|           4|           1|
    |i1_3_fu_1320_p2         |     +    |      0|  0|   4|           4|           1|
    |sc_FIFO_DCT_exec_cnt_o  |     +    |      0|  0|  32|          32|           1|
    |tmp10_fu_1536_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp11_fu_1540_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_1544_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp16_fu_1895_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp17_fu_1899_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp18_fu_1907_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp19_fu_1911_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_1294_p2         |     +    |      0|  0|  16|          32|          32|
    |tmp20_fu_1903_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_1915_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp24_fu_2140_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp25_fu_2144_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp26_fu_2148_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp27_fu_2154_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp28_fu_2158_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp29_fu_2162_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_1274_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_1290_p2         |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_1299_p2         |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_1278_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_1286_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_1522_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_1526_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_1530_p2         |     +    |      0|  0|  16|          32|          32|
    |tmp_12_fu_1438_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_14_fu_1617_p2       |     +    |      0|  0|  15|           7|          15|
    |tmp_17_1_fu_2242_p2     |     +    |      0|  0|  15|           7|          15|
    |tmp_18_1_fu_2055_p2     |     +    |      0|  0|   6|           6|           6|
    |tmp_19_0_6_fu_1550_p2   |     +    |      0|  0|  16|          32|          32|
    |tmp_19_1_6_fu_2168_p2   |     +    |      0|  0|  16|          32|          32|
    |tmp_6_0_5_fu_1054_p2    |     +    |      0|  0|   6|           6|           6|
    |tmp_6_1_1_fu_1642_p2    |     +    |      0|  0|   5|           5|           4|
    |tmp_6_1_3_fu_1671_p2    |     +    |      0|  0|   6|           6|           5|
    |tmp_6_1_5_fu_1694_p2    |     +    |      0|  0|   6|           6|           6|
    |tmp_6_1_7_fu_1713_p2    |     +    |      0|  0|   7|           7|           6|
    |tmp_9_fu_1282_p2        |     +    |      0|  0|   6|           6|           6|
    |p_neg_1_fu_2174_p2      |     -    |      0|  0|  32|           1|          32|
    |p_neg_fu_1556_p2        |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_1_fu_2211_p2    |     -    |      0|  0|  14|           1|          14|
    |p_neg_t_fu_1586_p2      |     -    |      0|  0|  14|           1|          14|
    |exitcond1_fu_993_p2     |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_1_fu_1755_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_1134_p2    |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_1_fu_1945_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_fu_1314_p2    |   icmp   |      0|  0|   2|           4|           5|
    |i0_1_s_fu_1632_p2       |    or    |      0|  0|   3|           3|           1|
    |tmp_11_0_1_fu_1354_p2   |    or    |      0|  0|   8|           6|           2|
    |tmp_11_0_2_fu_1365_p2   |    or    |      0|  0|   8|           6|           2|
    |tmp_11_0_3_fu_1376_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_0_4_fu_1387_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_0_5_fu_1398_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_0_6_fu_1409_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_0_s_fu_1343_p2   |    or    |      0|  0|   8|           6|           1|
    |tmp_11_1_1_fu_1989_p2   |    or    |      0|  0|   8|           6|           2|
    |tmp_11_1_2_fu_2000_p2   |    or    |      0|  0|   8|           6|           2|
    |tmp_11_1_3_fu_2011_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_1_4_fu_2022_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_1_5_fu_2033_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_1_6_fu_2044_p2   |    or    |      0|  0|   8|           6|           3|
    |tmp_11_1_s_fu_1978_p2   |    or    |      0|  0|   8|           6|           1|
    |tmp_5_fu_1652_p2        |    or    |      0|  0|   4|           4|           1|
    |tmp_7_0_1_fu_1224_p2    |    or    |      0|  0|   8|           6|           2|
    |tmp_7_0_2_fu_1234_p2    |    or    |      0|  0|   8|           6|           2|
    |tmp_7_0_3_fu_1174_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_0_4_fu_1184_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_0_5_fu_1204_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_0_6_fu_1214_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_0_s_fu_1163_p2    |    or    |      0|  0|   8|           6|           1|
    |tmp_7_1_1_fu_1795_p2    |    or    |      0|  0|   8|           6|           2|
    |tmp_7_1_2_fu_1805_p2    |    or    |      0|  0|   8|           6|           2|
    |tmp_7_1_3_fu_1855_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_1_4_fu_1865_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_1_5_fu_1825_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_1_6_fu_1835_p2    |    or    |      0|  0|   8|           6|           3|
    |tmp_7_1_s_fu_1784_p2    |    or    |      0|  0|   8|           6|           1|
    |tmp_13_fu_1605_p3       |  select  |      0|  0|  14|           1|          14|
    |tmp_16_1_fu_2230_p3     |  select  |      0|  0|  14|           1|          14|
    |tmp_6_0_1_fu_1008_p2    |    xor   |      0|  0|   6|           4|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1137|        1215|        1198|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  12|         10|    6|         60|
    |a_address1               |  12|         10|    6|         60|
    |ap_NS_fsm                |  30|         32|    1|         32|
    |ap_enable_reg_pp0_iter2  |   1|          2|    1|          2|
    |ap_enable_reg_pp1_iter7  |   1|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter7  |   1|          2|    1|          2|
    |b_a_address0             |   6|          3|    6|         18|
    |b_a_address1             |   6|          3|    6|         18|
    |b_a_address2             |   6|          3|    6|         18|
    |b_a_address3             |   6|          3|    6|         18|
    |b_a_address4             |   6|          3|    6|         18|
    |b_a_address5             |   6|          3|    6|         18|
    |b_a_address6             |   6|          3|    6|         18|
    |b_a_address7             |   6|          3|    6|         18|
    |b_address0               |   6|          3|    6|         18|
    |b_address1               |   6|          3|    6|         18|
    |b_address2               |   6|          3|    6|         18|
    |b_address3               |   6|          3|    6|         18|
    |b_address4               |   6|          3|    6|         18|
    |b_address5               |   6|          3|    6|         18|
    |b_address6               |   6|          3|    6|         18|
    |b_address7               |   6|          3|    6|         18|
    |i0_reg_829               |   4|          2|    4|          8|
    |i1_1_1_reg_874           |   4|          2|    4|          8|
    |i1_1_reg_852             |   4|          2|    4|          8|
    |i1_phi_fu_845_p4         |   4|          2|    4|          8|
    |i1_reg_841               |   4|          2|    4|          8|
    |i1_s_phi_fu_867_p4       |   4|          2|    4|          8|
    |i1_s_reg_863             |   4|          2|    4|          8|
    |reg_925                  |  32|          2|   32|         64|
    |reg_930                  |  32|          2|   32|         64|
    |reg_935                  |  32|          2|   32|         64|
    |reg_940                  |  32|          2|   32|         64|
    |reg_945                  |  32|          2|   32|         64|
    |reg_950                  |  32|          2|   32|         64|
    |s_DCT                    |   1|          3|    1|          3|
    |s_working                |   1|          3|    1|          3|
    |sc_FIFO_DCT_mA_address0  |  12|          9|    6|         54|
    |sc_FIFO_DCT_mA_address1  |  12|          9|    6|         54|
    |sc_FIFO_DCT_mB_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mB_d0        |  32|          3|   32|         96|
    |sc_FIFO_DCT_mC_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mC_d0        |  32|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 476|        170|  423|       1230|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_reg_2424  |   3|   0|    6|          3|
    |b_a_load_10_cast_reg_2828                 |  32|   0|   32|          0|
    |b_a_load_11_cast_reg_2833                 |  32|   0|   32|          0|
    |b_a_load_12_cast_reg_2838                 |  32|   0|   32|          0|
    |b_a_load_13_cast_reg_2843                 |  32|   0|   32|          0|
    |b_a_load_14_cast_reg_2848                 |  32|   0|   32|          0|
    |b_a_load_15_cast_reg_2853                 |  32|   0|   32|          0|
    |b_a_load_1_cast_reg_2380                  |  32|   0|   32|          0|
    |b_a_load_2_cast_reg_2385                  |  32|   0|   32|          0|
    |b_a_load_3_cast_reg_2390                  |  32|   0|   32|          0|
    |b_a_load_4_cast_reg_2395                  |  32|   0|   32|          0|
    |b_a_load_5_cast_reg_2400                  |  32|   0|   32|          0|
    |b_a_load_6_cast_reg_2405                  |  32|   0|   32|          0|
    |b_a_load_7_cast_reg_2410                  |  32|   0|   32|          0|
    |b_a_load_8_cast_reg_2818                  |  32|   0|   32|          0|
    |b_a_load_9_cast_reg_2823                  |  32|   0|   32|          0|
    |b_a_load_cast_reg_2375                    |  32|   0|   32|          0|
    |exitcond2_1_reg_2858                      |   1|   0|    1|          0|
    |exitcond2_reg_2415                        |   1|   0|    1|          0|
    |exitcond3_1_reg_3022                      |   1|   0|    1|          0|
    |exitcond3_reg_2575                        |   1|   0|    1|          0|
    |i0_1_cast_reg_2738                        |   2|   0|   32|         30|
    |i0_1_s_reg_2731                           |   2|   0|    3|          1|
    |i0_cast1_reg_2360                         |   4|   0|    7|          3|
    |i0_cast3_reg_2272                         |   4|   0|   32|         28|
    |i0_cast40_cast_reg_2370                   |   4|   0|    5|          1|
    |i0_cast4_reg_2277                         |   4|   0|    6|          2|
    |i0_reg_829                                |   4|   0|    4|          0|
    |i1_1_1_reg_874                            |   4|   0|    4|          0|
    |i1_1_reg_852                              |   4|   0|    4|          0|
    |i1_2_1_reg_2862                           |   4|   0|    4|          0|
    |i1_2_reg_2419                             |   4|   0|    4|          0|
    |i1_reg_841                                |   4|   0|    4|          0|
    |i1_s_reg_863                              |   4|   0|    4|          0|
    |reg_885                                   |  32|   0|   32|          0|
    |reg_889                                   |  32|   0|   32|          0|
    |reg_893                                   |  32|   0|   32|          0|
    |reg_897                                   |  32|   0|   32|          0|
    |reg_901                                   |  32|   0|   32|          0|
    |reg_905                                   |  32|   0|   32|          0|
    |reg_909                                   |  32|   0|   32|          0|
    |reg_913                                   |  32|   0|   32|          0|
    |reg_917                                   |  32|   0|   32|          0|
    |reg_921                                   |  32|   0|   32|          0|
    |reg_925                                   |  32|   0|   32|          0|
    |reg_930                                   |  32|   0|   32|          0|
    |reg_935                                   |  32|   0|   32|          0|
    |reg_940                                   |  32|   0|   32|          0|
    |reg_945                                   |  32|   0|   32|          0|
    |reg_950                                   |  32|   0|   32|          0|
    |reg_955                                   |   8|   0|    8|          0|
    |reg_959                                   |   8|   0|    8|          0|
    |reg_963                                   |   8|   0|    8|          0|
    |reg_967                                   |   8|   0|    8|          0|
    |reg_971                                   |   8|   0|    8|          0|
    |reg_975                                   |   8|   0|    8|          0|
    |reg_979                                   |   8|   0|    8|          0|
    |reg_983                                   |   8|   0|    8|          0|
    |tmp16_reg_2942                            |  32|   0|   32|          0|
    |tmp17_reg_2957                            |  32|   0|   32|          0|
    |tmp20_reg_2972                            |  32|   0|   32|          0|
    |tmp2_reg_2495                             |  32|   0|   32|          0|
    |tmp5_reg_2510                             |  32|   0|   32|          0|
    |tmp6_reg_2530                             |  32|   0|   32|          0|
    |tmp_11_reg_2679                           |  32|   0|   32|          0|
    |tmp_12_0_1_reg_2684                       |  32|   0|   32|          0|
    |tmp_12_0_2_reg_2689                       |  32|   0|   32|          0|
    |tmp_12_0_3_reg_2694                       |  32|   0|   32|          0|
    |tmp_12_0_4_reg_2699                       |  32|   0|   32|          0|
    |tmp_12_0_5_reg_2704                       |  32|   0|   32|          0|
    |tmp_12_0_6_reg_2709                       |  32|   0|   32|          0|
    |tmp_12_0_7_reg_2714                       |  32|   0|   32|          0|
    |tmp_12_1_1_reg_3126                       |  32|   0|   32|          0|
    |tmp_12_1_2_reg_3131                       |  32|   0|   32|          0|
    |tmp_12_1_3_reg_3136                       |  32|   0|   32|          0|
    |tmp_12_1_4_reg_3141                       |  32|   0|   32|          0|
    |tmp_12_1_5_reg_3146                       |  32|   0|   32|          0|
    |tmp_12_1_6_reg_3151                       |  32|   0|   32|          0|
    |tmp_12_1_7_reg_3156                       |  32|   0|   32|          0|
    |tmp_12_1_reg_3121                         |  32|   0|   32|          0|
    |tmp_12_reg_2634                           |   6|   0|    6|          0|
    |tmp_16_reg_2629                           |   6|   0|    6|          0|
    |tmp_18_1_reg_3076                         |   6|   0|    6|          0|
    |tmp_19_0_6_reg_2719                       |  32|   0|   32|          0|
    |tmp_19_1_6_reg_3161                       |  32|   0|   32|          0|
    |tmp_1_1_reg_3017                          |   2|   0|    6|          4|
    |tmp_20_reg_2726                           |  13|   0|   13|          0|
    |tmp_21_reg_2365                           |   3|   0|    3|          0|
    |tmp_25_reg_3168                           |  13|   0|   13|          0|
    |tmp_27_reg_2867                           |   3|   0|    3|          0|
    |tmp_28_reg_3031                           |   3|   0|    3|          0|
    |tmp_2_1_reg_2872                          |   3|   0|    6|          3|
    |tmp_2_reg_2424                            |   3|   0|    6|          3|
    |tmp_4_reg_2584                            |   3|   0|    6|          3|
    |tmp_6_0_1_cast_reg_2290                   |   4|   0|   32|         28|
    |tmp_6_0_2_cast_reg_2300                   |   4|   0|   32|         28|
    |tmp_6_0_3_cast_reg_2310                   |   5|   0|   32|         27|
    |tmp_6_0_4_cast_reg_2320                   |   4|   0|   32|         28|
    |tmp_6_0_5_cast_reg_2330                   |   6|   0|   32|         26|
    |tmp_6_0_6_cast_reg_2340                   |   4|   0|   32|         28|
    |tmp_6_0_7_cast_reg_2350                   |   6|   0|   32|         26|
    |tmp_6_1_1_cast_reg_2748                   |   5|   0|   32|         27|
    |tmp_6_1_2_cast_reg_2758                   |   3|   0|   32|         29|
    |tmp_6_1_3_cast_reg_2768                   |   6|   0|   32|         26|
    |tmp_6_1_4_cast_reg_2778                   |   3|   0|   32|         29|
    |tmp_6_1_5_cast_reg_2788                   |   6|   0|   32|         26|
    |tmp_6_1_6_cast_reg_2798                   |   3|   0|   32|         29|
    |tmp_6_1_7_cast_reg_2808                   |   7|   0|   32|         25|
    |tmp_8_0_1_reg_2480                        |  32|   0|   32|          0|
    |tmp_8_0_2_reg_2520                        |  32|   0|   32|          0|
    |tmp_8_0_3_reg_2525                        |  32|   0|   32|          0|
    |tmp_8_0_4_reg_2485                        |  32|   0|   32|          0|
    |tmp_8_0_5_reg_2490                        |  32|   0|   32|          0|
    |tmp_8_0_6_reg_2500                        |  32|   0|   32|          0|
    |tmp_8_0_7_reg_2505                        |  32|   0|   32|          0|
    |tmp_8_1_1_reg_2927                        |  32|   0|   32|          0|
    |tmp_8_1_2_reg_2932                        |  32|   0|   32|          0|
    |tmp_8_1_3_reg_2937                        |  32|   0|   32|          0|
    |tmp_8_1_4_reg_2962                        |  32|   0|   32|          0|
    |tmp_8_1_5_reg_2967                        |  32|   0|   32|          0|
    |tmp_8_1_6_reg_2947                        |  32|   0|   32|          0|
    |tmp_8_1_7_reg_2952                        |  32|   0|   32|          0|
    |tmp_8_1_reg_2922                          |  32|   0|   32|          0|
    |tmp_8_reg_2475                            |  32|   0|   32|          0|
    |tmp_9_reg_2515                            |   6|   0|    6|          0|
    |exitcond2_1_reg_2858                      |   0|   1|    1|          0|
    |exitcond2_reg_2415                        |   0|   1|    1|          0|
    |exitcond3_1_reg_3022                      |   0|   1|    1|          0|
    |exitcond3_reg_2575                        |   0|   1|    1|          0|
    |tmp_12_reg_2634                           |   0|   6|    6|          0|
    |tmp_16_reg_2629                           |   0|   6|    6|          0|
    |tmp_18_1_reg_3076                         |   0|   6|    6|          0|
    |tmp_27_reg_2867                           |   0|   3|    3|          0|
    |tmp_28_reg_3031                           |   0|   3|    3|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2612|  28| 3103|        463|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |   sc_FIFO_DCT::DCT   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |   sc_FIFO_DCT::DCT   | return value |
|sc_FIFO_DCT_mA_address0        | out |    6|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mA_ce0             | out |    1|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mA_q0              |  in |   32|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mA_address1        | out |    6|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mA_ce1             | out |    1|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mA_q1              |  in |   32|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mB_address0        | out |    6|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mB_ce0             | out |    1|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mB_we0             | out |    1|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mB_d0              | out |   32|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mC_address0        | out |    6|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_mC_ce0             | out |    1|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_mC_we0             | out |    1|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_mC_d0              | out |   32|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_exec_cnt_i         |  in |   32|   ap_ovld  | sc_FIFO_DCT_exec_cnt |    pointer   |
|sc_FIFO_DCT_exec_cnt_o         | out |   32|   ap_ovld  | sc_FIFO_DCT_exec_cnt |    pointer   |
|sc_FIFO_DCT_exec_cnt_o_ap_vld  | out |    1|   ap_ovld  | sc_FIFO_DCT_exec_cnt |    pointer   |
|s_buffered                     |  in |    1|   ap_none  |      s_buffered      |    pointer   |
|s_working                      | out |    1|   ap_vld   |       s_working      |    pointer   |
|s_working_ap_vld               | out |    1|   ap_vld   |       s_working      |    pointer   |
|s_DCT                          | out |    1|   ap_vld   |         s_DCT        |    pointer   |
|s_DCT_ap_vld                   | out |    1|   ap_vld   |         s_DCT        |    pointer   |
|s_done                         |  in |    1|   ap_none  |        s_done        |    pointer   |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 4, depth = 10
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 57
* Pipeline: 4
  Pipeline-0: II = 4, D = 10, States = { 6 7 8 9 10 11 12 13 14 15 }
  Pipeline-1: II = 1, D = 8, States = { 21 22 23 24 25 26 27 28 }
  Pipeline-2: II = 4, D = 10, States = { 31 32 33 34 35 36 37 38 39 40 }
  Pipeline-3: II = 1, D = 8, States = { 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond1)
	55  / (exitcond1)
5 --> 
	6  / true
6 --> 
	16  / (exitcond2)
	7  / (!exitcond2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	6  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	29  / (exitcond3)
	22  / (!exitcond3)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	21  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	41  / (exitcond2_1)
	32  / (!exitcond2_1)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	31  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	54  / (exitcond3_1)
	47  / (!exitcond3_1)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	46  / true
54 --> 
	4  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: StgValue_58 (17)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_59 (18)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_60 (19)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_61 (20)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_62 (21)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_63 (22)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_64 (23)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_65 (24)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_66 (25)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_67 (26)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_68 (27)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_69 (28)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_70 (29)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_71 (30)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: a (31)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit:14  %a = alloca [64 x i32], align 4

ST_1: StgValue_73 (32)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:55
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_74 (33)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:56
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_75 (34)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_76 (35)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_77 (36)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_78 (37)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str, i32 2, [4 x i8]* @p_str24) nounwind

ST_1: tmp_3 (38)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:21  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_1: StgValue_80 (39)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:22  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str6) nounwind

ST_1: p_ssdm_reset_v (40)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:60
_ZN7_ap_sc_7sc_core4waitEi.exit:23  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (41)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:24  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_11 (42)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:66
_ZN7_ap_sc_7sc_core4waitEi.exit:25  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_3)


 <State 2>: 0.00ns
ST_2: StgValue_84 (43)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:68
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_85 (44)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:69
_ZN7_ap_sc_7sc_core4waitEi.exit:27  br label %0


 <State 3>: 1.57ns
ST_3: loop_begin (46)  [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_3: StgValue_87 (47)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: tmp (48)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_buffered)

ST_3: StgValue_89 (49)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:73
:3  call void (...)* @_ssdm_op_Poll(i1 %tmp)

ST_3: StgValue_90 (50)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:74
:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 true)

ST_3: StgValue_91 (51)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:76
:5  br label %1


 <State 4>: 4.06ns
ST_4: i0 (53)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:0  %i0 = phi i4 [ 0, %0 ], [ %i0_1_1, %5 ]

ST_4: exitcond1 (54)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:76
:1  %exitcond1 = icmp eq i4 %i0, -8

ST_4: StgValue_94 (55)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:2  br i1 %exitcond1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2, label %4

ST_4: i0_cast3 (59)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:2  %i0_cast3 = zext i4 %i0 to i32

ST_4: i0_cast4 (60)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:3  %i0_cast4 = zext i4 %i0 to i6

ST_4: b_a_addr (65)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:8  %b_a_addr = getelementptr [64 x i8]* @b_a, i32 0, i32 %i0_cast3

ST_4: b_a_load (66)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:9  %b_a_load = load i8* %b_a_addr, align 2

ST_4: tmp_6_0_1 (68)  [1/1] 1.37ns  loc: sc_FIFO_DCT.cpp:84
:11  %tmp_6_0_1 = xor i4 %i0, -8

ST_4: tmp_6_0_1_cast (69)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:12  %tmp_6_0_1_cast = zext i4 %tmp_6_0_1 to i32

ST_4: b_a_addr_1 (70)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:13  %b_a_addr_1 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_0_1_cast

ST_4: b_a_load_1 (71)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:14  %b_a_load_1 = load i8* %b_a_addr_1, align 2

ST_4: tmp_6_0_s (73)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:16  %tmp_6_0_s = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %i0)

ST_4: tmp_6_0_2_cast (74)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:17  %tmp_6_0_2_cast = zext i5 %tmp_6_0_s to i32

ST_4: b_a_addr_2 (75)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:18  %b_a_addr_2 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_0_2_cast

ST_4: b_a_load_2 (76)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:19  %b_a_load_2 = load i8* %b_a_addr_2, align 2

ST_4: tmp_6_0_3_cast1 (78)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:21  %tmp_6_0_3_cast1 = sext i4 %tmp_6_0_1 to i5

ST_4: tmp_6_0_3_cast (79)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:22  %tmp_6_0_3_cast = zext i5 %tmp_6_0_3_cast1 to i32

ST_4: b_a_addr_3 (80)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:23  %b_a_addr_3 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_0_3_cast

ST_4: b_a_load_3 (81)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:24  %b_a_load_3 = load i8* %b_a_addr_3, align 2

ST_4: tmp_6_0_2 (83)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:26  %tmp_6_0_2 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %i0)

ST_4: tmp_6_0_4_cast (84)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:27  %tmp_6_0_4_cast = zext i6 %tmp_6_0_2 to i32

ST_4: b_a_addr_4 (85)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:28  %b_a_addr_4 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_0_4_cast

ST_4: b_a_load_4 (86)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:29  %b_a_load_4 = load i8* %b_a_addr_4, align 2

ST_4: tmp_6_0_5 (88)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
:31  %tmp_6_0_5 = add i6 -24, %i0_cast4

ST_4: tmp_6_0_5_cast (89)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:32  %tmp_6_0_5_cast = zext i6 %tmp_6_0_5 to i32

ST_4: b_a_addr_5 (90)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:33  %b_a_addr_5 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_0_5_cast

ST_4: b_a_load_5 (91)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:34  %b_a_load_5 = load i8* %b_a_addr_5, align 2

ST_4: tmp_6_0_6_cast1 (93)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:36  %tmp_6_0_6_cast1 = sext i5 %tmp_6_0_s to i6

ST_4: tmp_6_0_6_cast (94)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:37  %tmp_6_0_6_cast = zext i6 %tmp_6_0_6_cast1 to i32

ST_4: b_a_addr_6 (95)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:38  %b_a_addr_6 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_0_6_cast

ST_4: b_a_load_6 (96)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:39  %b_a_load_6 = load i8* %b_a_addr_6, align 2

ST_4: tmp_6_0_7_cast1 (98)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:41  %tmp_6_0_7_cast1 = sext i4 %tmp_6_0_1 to i6

ST_4: tmp_6_0_7_cast (99)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:42  %tmp_6_0_7_cast = zext i6 %tmp_6_0_7_cast1 to i32

ST_4: b_a_addr_7 (100)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:43  %b_a_addr_7 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_0_7_cast

ST_4: b_a_load_7 (101)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:44  %b_a_load_7 = load i8* %b_a_addr_7, align 2

ST_4: sc_FIFO_DCT_exec_cnt_1 (495)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:110
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %sc_FIFO_DCT_exec_cnt_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt)

ST_4: tmp_s (496)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:110
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  %tmp_s = add nsw i32 %sc_FIFO_DCT_exec_cnt_1, 1

ST_4: StgValue_129 (497)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:110
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt, i32 %tmp_s)


 <State 5>: 2.39ns
ST_5: i0_cast1 (57)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:0  %i0_cast1 = zext i4 %i0 to i7

ST_5: tmp_21 (58)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:1  %tmp_21 = trunc i4 %i0 to i3

ST_5: i0_cast40_cast (61)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:4  %i0_cast40_cast = zext i4 %i0 to i5

ST_5: empty_13 (62)  [1/1] 0.00ns
:5  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_5: StgValue_134 (63)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:77
:6  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind

ST_5: tmp_6 (64)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:77
:7  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)

ST_5: b_a_load (66)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:9  %b_a_load = load i8* %b_a_addr, align 2

ST_5: b_a_load_cast (67)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:10  %b_a_load_cast = sext i8 %b_a_load to i32

ST_5: b_a_load_1 (71)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:14  %b_a_load_1 = load i8* %b_a_addr_1, align 2

ST_5: b_a_load_1_cast (72)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:15  %b_a_load_1_cast = sext i8 %b_a_load_1 to i32

ST_5: b_a_load_2 (76)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:19  %b_a_load_2 = load i8* %b_a_addr_2, align 2

ST_5: b_a_load_2_cast (77)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:20  %b_a_load_2_cast = sext i8 %b_a_load_2 to i32

ST_5: b_a_load_3 (81)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:24  %b_a_load_3 = load i8* %b_a_addr_3, align 2

ST_5: b_a_load_3_cast (82)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:25  %b_a_load_3_cast = sext i8 %b_a_load_3 to i32

ST_5: b_a_load_4 (86)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:29  %b_a_load_4 = load i8* %b_a_addr_4, align 2

ST_5: b_a_load_4_cast (87)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:30  %b_a_load_4_cast = sext i8 %b_a_load_4 to i32

ST_5: b_a_load_5 (91)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:34  %b_a_load_5 = load i8* %b_a_addr_5, align 2

ST_5: b_a_load_5_cast (92)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:35  %b_a_load_5_cast = sext i8 %b_a_load_5 to i32

ST_5: b_a_load_6 (96)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:39  %b_a_load_6 = load i8* %b_a_addr_6, align 2

ST_5: b_a_load_6_cast (97)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:40  %b_a_load_6_cast = sext i8 %b_a_load_6 to i32

ST_5: b_a_load_7 (101)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:44  %b_a_load_7 = load i8* %b_a_addr_7, align 2

ST_5: b_a_load_7_cast (102)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:45  %b_a_load_7_cast = sext i8 %b_a_load_7 to i32

ST_5: StgValue_152 (103)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:79
:46  br label %3


 <State 6>: 3.70ns
ST_6: i1 (105)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:0  %i1 = phi i4 [ 0, %4 ], [ %i1_2, %.preheader36.preheader.0 ]

ST_6: exitcond2 (106)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:79
:1  %exitcond2 = icmp eq i4 %i1, -8

ST_6: i1_2 (107)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:79
:2  %i1_2 = add i4 %i1, 1

ST_6: StgValue_156 (108)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:3  br i1 %exitcond2, label %.preheader35.preheader.0, label %.preheader36.preheader.0

ST_6: tmp_22 (114)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
.preheader36.preheader.0:4  %tmp_22 = trunc i4 %i1 to i3

ST_6: tmp_2 (115)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:5  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_22, i3 0)

ST_6: tmp_2_cast (116)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:6  %tmp_2_cast = zext i6 %tmp_2 to i32

ST_6: sc_FIFO_DCT_mA_addr (117)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:7  %sc_FIFO_DCT_mA_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_2_cast

ST_6: sc_FIFO_DCT_mA_load (118)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:8  %sc_FIFO_DCT_mA_load = load i32* %sc_FIFO_DCT_mA_addr, align 4

ST_6: tmp_7_0_s (120)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:10  %tmp_7_0_s = or i6 %tmp_2, 1

ST_6: tmp_7_0_cast (121)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:11  %tmp_7_0_cast = zext i6 %tmp_7_0_s to i32

ST_6: sc_FIFO_DCT_mA_addr_1 (122)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:12  %sc_FIFO_DCT_mA_addr_1 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_0_cast

ST_6: sc_FIFO_DCT_mA_load_1 (123)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:13  %sc_FIFO_DCT_mA_load_1 = load i32* %sc_FIFO_DCT_mA_addr_1, align 4


 <State 7>: 2.71ns
ST_7: sc_FIFO_DCT_mA_load (118)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:8  %sc_FIFO_DCT_mA_load = load i32* %sc_FIFO_DCT_mA_addr, align 4

ST_7: sc_FIFO_DCT_mA_load_1 (123)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:13  %sc_FIFO_DCT_mA_load_1 = load i32* %sc_FIFO_DCT_mA_addr_1, align 4

ST_7: tmp_7_0_3 (135)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:25  %tmp_7_0_3 = or i6 %tmp_2, 4

ST_7: tmp_7_0_3_cast (136)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:26  %tmp_7_0_3_cast = zext i6 %tmp_7_0_3 to i32

ST_7: sc_FIFO_DCT_mA_addr_4 (137)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:27  %sc_FIFO_DCT_mA_addr_4 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_0_3_cast

ST_7: sc_FIFO_DCT_mA_load_4 (138)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:28  %sc_FIFO_DCT_mA_load_4 = load i32* %sc_FIFO_DCT_mA_addr_4, align 4

ST_7: tmp_7_0_4 (140)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:30  %tmp_7_0_4 = or i6 %tmp_2, 5

ST_7: tmp_7_0_4_cast (141)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:31  %tmp_7_0_4_cast = zext i6 %tmp_7_0_4 to i32

ST_7: sc_FIFO_DCT_mA_addr_5 (142)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:32  %sc_FIFO_DCT_mA_addr_5 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_0_4_cast

ST_7: sc_FIFO_DCT_mA_load_5 (143)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:33  %sc_FIFO_DCT_mA_load_5 = load i32* %sc_FIFO_DCT_mA_addr_5, align 4


 <State 8>: 6.68ns
ST_8: tmp_8 (119)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:9  %tmp_8 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load

ST_8: tmp_8_0_1 (124)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:14  %tmp_8_0_1 = mul nsw i32 %b_a_load_1_cast, %sc_FIFO_DCT_mA_load_1

ST_8: sc_FIFO_DCT_mA_load_4 (138)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:28  %sc_FIFO_DCT_mA_load_4 = load i32* %sc_FIFO_DCT_mA_addr_4, align 4

ST_8: sc_FIFO_DCT_mA_load_5 (143)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:33  %sc_FIFO_DCT_mA_load_5 = load i32* %sc_FIFO_DCT_mA_addr_5, align 4

ST_8: tmp_7_0_5 (145)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:35  %tmp_7_0_5 = or i6 %tmp_2, 6

ST_8: tmp_7_0_5_cast (146)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:36  %tmp_7_0_5_cast = zext i6 %tmp_7_0_5 to i32

ST_8: sc_FIFO_DCT_mA_addr_6 (147)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:37  %sc_FIFO_DCT_mA_addr_6 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_0_5_cast

ST_8: sc_FIFO_DCT_mA_load_6 (148)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:38  %sc_FIFO_DCT_mA_load_6 = load i32* %sc_FIFO_DCT_mA_addr_6, align 4

ST_8: tmp_7_0_6 (150)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:40  %tmp_7_0_6 = or i6 %tmp_2, 7

ST_8: tmp_7_0_6_cast (151)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:41  %tmp_7_0_6_cast = zext i6 %tmp_7_0_6 to i32

ST_8: sc_FIFO_DCT_mA_addr_7 (152)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:42  %sc_FIFO_DCT_mA_addr_7 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_0_6_cast

ST_8: sc_FIFO_DCT_mA_load_7 (153)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:43  %sc_FIFO_DCT_mA_load_7 = load i32* %sc_FIFO_DCT_mA_addr_7, align 4


 <State 9>: 6.68ns
ST_9: tmp_8 (119)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:9  %tmp_8 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load

ST_9: tmp_8_0_1 (124)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:14  %tmp_8_0_1 = mul nsw i32 %b_a_load_1_cast, %sc_FIFO_DCT_mA_load_1

ST_9: tmp_7_0_1 (125)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:15  %tmp_7_0_1 = or i6 %tmp_2, 2

ST_9: tmp_7_0_1_cast (126)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:16  %tmp_7_0_1_cast = zext i6 %tmp_7_0_1 to i32

ST_9: sc_FIFO_DCT_mA_addr_2 (127)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:17  %sc_FIFO_DCT_mA_addr_2 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_0_1_cast

ST_9: sc_FIFO_DCT_mA_load_2 (128)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:18  %sc_FIFO_DCT_mA_load_2 = load i32* %sc_FIFO_DCT_mA_addr_2, align 4

ST_9: tmp_7_0_2 (130)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:20  %tmp_7_0_2 = or i6 %tmp_2, 3

ST_9: tmp_7_0_2_cast (131)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:21  %tmp_7_0_2_cast = zext i6 %tmp_7_0_2 to i32

ST_9: sc_FIFO_DCT_mA_addr_3 (132)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:22  %sc_FIFO_DCT_mA_addr_3 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_0_2_cast

ST_9: sc_FIFO_DCT_mA_load_3 (133)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:23  %sc_FIFO_DCT_mA_load_3 = load i32* %sc_FIFO_DCT_mA_addr_3, align 4

ST_9: tmp_8_0_4 (139)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:29  %tmp_8_0_4 = mul nsw i32 %b_a_load_4_cast, %sc_FIFO_DCT_mA_load_4

ST_9: tmp_8_0_5 (144)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:34  %tmp_8_0_5 = mul nsw i32 %b_a_load_5_cast, %sc_FIFO_DCT_mA_load_5

ST_9: sc_FIFO_DCT_mA_load_6 (148)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:38  %sc_FIFO_DCT_mA_load_6 = load i32* %sc_FIFO_DCT_mA_addr_6, align 4

ST_9: sc_FIFO_DCT_mA_load_7 (153)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:43  %sc_FIFO_DCT_mA_load_7 = load i32* %sc_FIFO_DCT_mA_addr_7, align 4


 <State 10>: 6.68ns
ST_10: tmp_8 (119)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:9  %tmp_8 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load

ST_10: tmp_8_0_1 (124)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:14  %tmp_8_0_1 = mul nsw i32 %b_a_load_1_cast, %sc_FIFO_DCT_mA_load_1

ST_10: sc_FIFO_DCT_mA_load_2 (128)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:18  %sc_FIFO_DCT_mA_load_2 = load i32* %sc_FIFO_DCT_mA_addr_2, align 4

ST_10: sc_FIFO_DCT_mA_load_3 (133)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:23  %sc_FIFO_DCT_mA_load_3 = load i32* %sc_FIFO_DCT_mA_addr_3, align 4

ST_10: tmp_8_0_4 (139)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:29  %tmp_8_0_4 = mul nsw i32 %b_a_load_4_cast, %sc_FIFO_DCT_mA_load_4

ST_10: tmp_8_0_5 (144)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:34  %tmp_8_0_5 = mul nsw i32 %b_a_load_5_cast, %sc_FIFO_DCT_mA_load_5

ST_10: tmp_8_0_6 (149)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:39  %tmp_8_0_6 = mul nsw i32 %b_a_load_6_cast, %sc_FIFO_DCT_mA_load_6

ST_10: tmp_8_0_7 (154)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:44  %tmp_8_0_7 = mul nsw i32 %b_a_load_7_cast, %sc_FIFO_DCT_mA_load_7


 <State 11>: 6.68ns
ST_11: tmp_8 (119)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:9  %tmp_8 = mul nsw i32 %b_a_load_cast, %sc_FIFO_DCT_mA_load

ST_11: tmp_8_0_1 (124)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:14  %tmp_8_0_1 = mul nsw i32 %b_a_load_1_cast, %sc_FIFO_DCT_mA_load_1

ST_11: tmp_8_0_2 (129)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:19  %tmp_8_0_2 = mul nsw i32 %b_a_load_2_cast, %sc_FIFO_DCT_mA_load_2

ST_11: tmp_8_0_3 (134)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:24  %tmp_8_0_3 = mul nsw i32 %b_a_load_3_cast, %sc_FIFO_DCT_mA_load_3

ST_11: tmp_8_0_4 (139)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:29  %tmp_8_0_4 = mul nsw i32 %b_a_load_4_cast, %sc_FIFO_DCT_mA_load_4

ST_11: tmp_8_0_5 (144)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:34  %tmp_8_0_5 = mul nsw i32 %b_a_load_5_cast, %sc_FIFO_DCT_mA_load_5

ST_11: tmp_8_0_6 (149)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:39  %tmp_8_0_6 = mul nsw i32 %b_a_load_6_cast, %sc_FIFO_DCT_mA_load_6

ST_11: tmp_8_0_7 (154)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:44  %tmp_8_0_7 = mul nsw i32 %b_a_load_7_cast, %sc_FIFO_DCT_mA_load_7


 <State 12>: 6.68ns
ST_12: tmp_8_0_2 (129)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:19  %tmp_8_0_2 = mul nsw i32 %b_a_load_2_cast, %sc_FIFO_DCT_mA_load_2

ST_12: tmp_8_0_3 (134)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:24  %tmp_8_0_3 = mul nsw i32 %b_a_load_3_cast, %sc_FIFO_DCT_mA_load_3

ST_12: tmp_8_0_4 (139)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:29  %tmp_8_0_4 = mul nsw i32 %b_a_load_4_cast, %sc_FIFO_DCT_mA_load_4

ST_12: tmp_8_0_5 (144)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:34  %tmp_8_0_5 = mul nsw i32 %b_a_load_5_cast, %sc_FIFO_DCT_mA_load_5

ST_12: tmp_8_0_6 (149)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:39  %tmp_8_0_6 = mul nsw i32 %b_a_load_6_cast, %sc_FIFO_DCT_mA_load_6

ST_12: tmp_8_0_7 (154)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:44  %tmp_8_0_7 = mul nsw i32 %b_a_load_7_cast, %sc_FIFO_DCT_mA_load_7

ST_12: tmp2 (155)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.0:45  %tmp2 = add i32 %tmp_8_0_1, %tmp_8


 <State 13>: 6.68ns
ST_13: tmp_8_0_2 (129)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:19  %tmp_8_0_2 = mul nsw i32 %b_a_load_2_cast, %sc_FIFO_DCT_mA_load_2

ST_13: tmp_8_0_3 (134)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:24  %tmp_8_0_3 = mul nsw i32 %b_a_load_3_cast, %sc_FIFO_DCT_mA_load_3

ST_13: tmp_8_0_6 (149)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:39  %tmp_8_0_6 = mul nsw i32 %b_a_load_6_cast, %sc_FIFO_DCT_mA_load_6

ST_13: tmp_8_0_7 (154)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:44  %tmp_8_0_7 = mul nsw i32 %b_a_load_7_cast, %sc_FIFO_DCT_mA_load_7

ST_13: tmp5 (158)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.0:48  %tmp5 = add i32 %tmp_8_0_5, %tmp_8_0_4

ST_13: tmp_9 (162)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.0:52  %tmp_9 = add i6 %i0_cast4, %tmp_2


 <State 14>: 6.68ns
ST_14: tmp_8_0_2 (129)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:19  %tmp_8_0_2 = mul nsw i32 %b_a_load_2_cast, %sc_FIFO_DCT_mA_load_2

ST_14: tmp_8_0_3 (134)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.0:24  %tmp_8_0_3 = mul nsw i32 %b_a_load_3_cast, %sc_FIFO_DCT_mA_load_3

ST_14: tmp6 (159)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.0:49  %tmp6 = add i32 %tmp_8_0_7, %tmp_8_0_6


 <State 15>: 8.47ns
ST_15: empty_14 (110)  [1/1] 0.00ns
.preheader36.preheader.0:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_15: StgValue_235 (111)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:80
.preheader36.preheader.0:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str28) nounwind

ST_15: tmp_7 (112)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:80
.preheader36.preheader.0:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str28)

ST_15: StgValue_237 (113)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
.preheader36.preheader.0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

ST_15: tmp3 (156)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.0:46  %tmp3 = add i32 %tmp_8_0_3, %tmp_8_0_2

ST_15: tmp1 (157)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.0:47  %tmp1 = add i32 %tmp2, %tmp3

ST_15: tmp4 (160)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.0:50  %tmp4 = add i32 %tmp5, %tmp6

ST_15: tmp_14_0_6 (161)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.0:51  %tmp_14_0_6 = add nsw i32 %tmp1, %tmp4

ST_15: tmp_9_cast (163)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.0:53  %tmp_9_cast = zext i6 %tmp_9 to i32

ST_15: a_addr (164)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.0:54  %a_addr = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_9_cast

ST_15: StgValue_244 (165)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.0:55  store i32 %tmp_14_0_6, i32* %a_addr, align 4

ST_15: empty_15 (166)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.preheader.0:56  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str28, i32 %tmp_7)

ST_15: StgValue_246 (167)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
.preheader36.preheader.0:57  br label %3


 <State 16>: 2.71ns
ST_16: a_addr_1 (169)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:0  %a_addr_1 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %i0_cast3

ST_16: a_load (170)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:1  %a_load = load i32* %a_addr_1, align 4

ST_16: a_addr_2 (171)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:2  %a_addr_2 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_0_1_cast

ST_16: a_load_1 (172)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:3  %a_load_1 = load i32* %a_addr_2, align 4


 <State 17>: 2.71ns
ST_17: a_load (170)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:1  %a_load = load i32* %a_addr_1, align 4

ST_17: a_load_1 (172)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:3  %a_load_1 = load i32* %a_addr_2, align 4

ST_17: a_addr_3 (173)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:4  %a_addr_3 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_0_2_cast

ST_17: a_load_2 (174)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:5  %a_load_2 = load i32* %a_addr_3, align 4

ST_17: a_addr_4 (175)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:6  %a_addr_4 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_0_3_cast

ST_17: a_load_3 (176)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:7  %a_load_3 = load i32* %a_addr_4, align 4


 <State 18>: 2.71ns
ST_18: a_load_2 (174)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:5  %a_load_2 = load i32* %a_addr_3, align 4

ST_18: a_load_3 (176)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:7  %a_load_3 = load i32* %a_addr_4, align 4

ST_18: a_addr_5 (177)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:8  %a_addr_5 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_0_4_cast

ST_18: a_load_4 (178)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:9  %a_load_4 = load i32* %a_addr_5, align 4

ST_18: a_addr_6 (179)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:10  %a_addr_6 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_0_5_cast

ST_18: a_load_5 (180)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:11  %a_load_5 = load i32* %a_addr_6, align 4


 <State 19>: 2.71ns
ST_19: a_load_4 (178)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:9  %a_load_4 = load i32* %a_addr_5, align 4

ST_19: a_load_5 (180)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:11  %a_load_5 = load i32* %a_addr_6, align 4

ST_19: a_addr_7 (181)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:12  %a_addr_7 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_0_6_cast

ST_19: a_load_6 (182)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:13  %a_load_6 = load i32* %a_addr_7, align 4

ST_19: a_addr_8 (183)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:14  %a_addr_8 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_0_7_cast

ST_19: a_load_7 (184)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:15  %a_load_7 = load i32* %a_addr_8, align 4


 <State 20>: 2.71ns
ST_20: a_load_6 (182)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:13  %a_load_6 = load i32* %a_addr_7, align 4

ST_20: a_load_7 (184)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.0:15  %a_load_7 = load i32* %a_addr_8, align 4

ST_20: StgValue_271 (185)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.preheader.0:16  br label %.preheader35.0


 <State 21>: 3.70ns
ST_21: i1_1 (187)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.0:0  %i1_1 = phi i4 [ %i1_3, %.preheader.preheader.0 ], [ 0, %.preheader35.preheader.0 ]

ST_21: exitcond3 (188)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.0:1  %exitcond3 = icmp eq i4 %i1_1, -8

ST_21: i1_3 (189)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.0:2  %i1_3 = add i4 %i1_1, 1

ST_21: StgValue_275 (190)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.0:3  br i1 %exitcond3, label %2, label %.preheader.preheader.0

ST_21: tmp_23 (196)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader.preheader.0:4  %tmp_23 = trunc i4 %i1_1 to i3

ST_21: tmp_4 (197)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:5  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_23, i3 0)

ST_21: tmp_4_cast (198)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:6  %tmp_4_cast = zext i6 %tmp_4 to i32

ST_21: b_addr (199)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:7  %b_addr = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_4_cast

ST_21: b_load (200)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:8  %b_load = load i8* %b_addr, align 8

ST_21: tmp_11_0_s (203)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:11  %tmp_11_0_s = or i6 %tmp_4, 1

ST_21: tmp_11_0_cast (204)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:12  %tmp_11_0_cast = zext i6 %tmp_11_0_s to i32

ST_21: b_addr_1 (205)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:13  %b_addr_1 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_0_cast

ST_21: b_load_1 (206)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:14  %b_load_1 = load i8* %b_addr_1, align 1

ST_21: tmp_11_0_1 (209)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:17  %tmp_11_0_1 = or i6 %tmp_4, 2

ST_21: tmp_11_0_1_cast (210)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:18  %tmp_11_0_1_cast = zext i6 %tmp_11_0_1 to i32

ST_21: b_addr_2 (211)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:19  %b_addr_2 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_0_1_cast

ST_21: b_load_2 (212)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:20  %b_load_2 = load i8* %b_addr_2, align 2

ST_21: tmp_11_0_2 (215)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:23  %tmp_11_0_2 = or i6 %tmp_4, 3

ST_21: tmp_11_0_2_cast (216)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:24  %tmp_11_0_2_cast = zext i6 %tmp_11_0_2 to i32

ST_21: b_addr_3 (217)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:25  %b_addr_3 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_0_2_cast

ST_21: b_load_3 (218)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:26  %b_load_3 = load i8* %b_addr_3, align 1

ST_21: tmp_11_0_3 (221)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:29  %tmp_11_0_3 = or i6 %tmp_4, 4

ST_21: tmp_11_0_3_cast (222)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:30  %tmp_11_0_3_cast = zext i6 %tmp_11_0_3 to i32

ST_21: b_addr_4 (223)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:31  %b_addr_4 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_0_3_cast

ST_21: b_load_4 (224)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:32  %b_load_4 = load i8* %b_addr_4, align 4

ST_21: tmp_11_0_4 (227)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:35  %tmp_11_0_4 = or i6 %tmp_4, 5

ST_21: tmp_11_0_4_cast (228)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:36  %tmp_11_0_4_cast = zext i6 %tmp_11_0_4 to i32

ST_21: b_addr_5 (229)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:37  %b_addr_5 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_0_4_cast

ST_21: b_load_5 (230)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:38  %b_load_5 = load i8* %b_addr_5, align 1

ST_21: tmp_11_0_5 (233)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:41  %tmp_11_0_5 = or i6 %tmp_4, 6

ST_21: tmp_11_0_5_cast (234)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:42  %tmp_11_0_5_cast = zext i6 %tmp_11_0_5 to i32

ST_21: b_addr_6 (235)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:43  %b_addr_6 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_0_5_cast

ST_21: b_load_6 (236)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:44  %b_load_6 = load i8* %b_addr_6, align 2

ST_21: tmp_11_0_6 (239)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:47  %tmp_11_0_6 = or i6 %tmp_4, 7

ST_21: tmp_11_0_6_cast (240)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:48  %tmp_11_0_6_cast = zext i6 %tmp_11_0_6 to i32

ST_21: b_addr_7 (241)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:49  %b_addr_7 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_0_6_cast

ST_21: b_load_7 (242)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:50  %b_load_7 = load i8* %b_addr_7, align 1

ST_21: tmp_15 (267)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
.preheader.preheader.0:75  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i0, i32 1, i32 2)

ST_21: tmp_16 (268)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:76  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_15, i4 %i1_1)


 <State 22>: 2.39ns
ST_22: b_load (200)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:8  %b_load = load i8* %b_addr, align 8

ST_22: b_load_1 (206)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:14  %b_load_1 = load i8* %b_addr_1, align 1

ST_22: b_load_2 (212)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:20  %b_load_2 = load i8* %b_addr_2, align 2

ST_22: b_load_3 (218)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:26  %b_load_3 = load i8* %b_addr_3, align 1

ST_22: b_load_4 (224)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:32  %b_load_4 = load i8* %b_addr_4, align 4

ST_22: b_load_5 (230)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:38  %b_load_5 = load i8* %b_addr_5, align 1

ST_22: b_load_6 (236)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:44  %b_load_6 = load i8* %b_addr_6, align 2

ST_22: b_load_7 (242)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:50  %b_load_7 = load i8* %b_addr_7, align 1

ST_22: tmp_12 (252)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.0:60  %tmp_12 = add i6 %i0_cast4, %tmp_4


 <State 23>: 6.68ns
ST_23: b_load_cast (201)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:9  %b_load_cast = sext i8 %b_load to i32

ST_23: tmp_11 (202)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:10  %tmp_11 = mul nsw i32 %b_load_cast, %a_load

ST_23: b_load_1_cast (207)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:15  %b_load_1_cast = sext i8 %b_load_1 to i32

ST_23: tmp_12_0_1 (208)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:16  %tmp_12_0_1 = mul nsw i32 %b_load_1_cast, %a_load_1

ST_23: b_load_2_cast (213)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:21  %b_load_2_cast = sext i8 %b_load_2 to i32

ST_23: tmp_12_0_2 (214)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:22  %tmp_12_0_2 = mul nsw i32 %b_load_2_cast, %a_load_2

ST_23: b_load_3_cast (219)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:27  %b_load_3_cast = sext i8 %b_load_3 to i32

ST_23: tmp_12_0_3 (220)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:28  %tmp_12_0_3 = mul nsw i32 %b_load_3_cast, %a_load_3

ST_23: b_load_4_cast (225)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:33  %b_load_4_cast = sext i8 %b_load_4 to i32

ST_23: tmp_12_0_4 (226)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:34  %tmp_12_0_4 = mul nsw i32 %b_load_4_cast, %a_load_4

ST_23: b_load_5_cast (231)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:39  %b_load_5_cast = sext i8 %b_load_5 to i32

ST_23: tmp_12_0_5 (232)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:40  %tmp_12_0_5 = mul nsw i32 %b_load_5_cast, %a_load_5

ST_23: b_load_6_cast (237)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:45  %b_load_6_cast = sext i8 %b_load_6 to i32

ST_23: tmp_12_0_6 (238)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:46  %tmp_12_0_6 = mul nsw i32 %b_load_6_cast, %a_load_6

ST_23: b_load_7_cast (243)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:51  %b_load_7_cast = sext i8 %b_load_7 to i32

ST_23: tmp_12_0_7 (244)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:52  %tmp_12_0_7 = mul nsw i32 %b_load_7_cast, %a_load_7


 <State 24>: 6.68ns
ST_24: tmp_11 (202)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:10  %tmp_11 = mul nsw i32 %b_load_cast, %a_load

ST_24: tmp_12_0_1 (208)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:16  %tmp_12_0_1 = mul nsw i32 %b_load_1_cast, %a_load_1

ST_24: tmp_12_0_2 (214)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:22  %tmp_12_0_2 = mul nsw i32 %b_load_2_cast, %a_load_2

ST_24: tmp_12_0_3 (220)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:28  %tmp_12_0_3 = mul nsw i32 %b_load_3_cast, %a_load_3

ST_24: tmp_12_0_4 (226)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:34  %tmp_12_0_4 = mul nsw i32 %b_load_4_cast, %a_load_4

ST_24: tmp_12_0_5 (232)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:40  %tmp_12_0_5 = mul nsw i32 %b_load_5_cast, %a_load_5

ST_24: tmp_12_0_6 (238)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:46  %tmp_12_0_6 = mul nsw i32 %b_load_6_cast, %a_load_6

ST_24: tmp_12_0_7 (244)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:52  %tmp_12_0_7 = mul nsw i32 %b_load_7_cast, %a_load_7


 <State 25>: 6.68ns
ST_25: tmp_11 (202)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:10  %tmp_11 = mul nsw i32 %b_load_cast, %a_load

ST_25: tmp_12_0_1 (208)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:16  %tmp_12_0_1 = mul nsw i32 %b_load_1_cast, %a_load_1

ST_25: tmp_12_0_2 (214)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:22  %tmp_12_0_2 = mul nsw i32 %b_load_2_cast, %a_load_2

ST_25: tmp_12_0_3 (220)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:28  %tmp_12_0_3 = mul nsw i32 %b_load_3_cast, %a_load_3

ST_25: tmp_12_0_4 (226)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:34  %tmp_12_0_4 = mul nsw i32 %b_load_4_cast, %a_load_4

ST_25: tmp_12_0_5 (232)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:40  %tmp_12_0_5 = mul nsw i32 %b_load_5_cast, %a_load_5

ST_25: tmp_12_0_6 (238)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:46  %tmp_12_0_6 = mul nsw i32 %b_load_6_cast, %a_load_6

ST_25: tmp_12_0_7 (244)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:52  %tmp_12_0_7 = mul nsw i32 %b_load_7_cast, %a_load_7


 <State 26>: 6.68ns
ST_26: tmp_11 (202)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:10  %tmp_11 = mul nsw i32 %b_load_cast, %a_load

ST_26: tmp_12_0_1 (208)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:16  %tmp_12_0_1 = mul nsw i32 %b_load_1_cast, %a_load_1

ST_26: tmp_12_0_2 (214)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:22  %tmp_12_0_2 = mul nsw i32 %b_load_2_cast, %a_load_2

ST_26: tmp_12_0_3 (220)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:28  %tmp_12_0_3 = mul nsw i32 %b_load_3_cast, %a_load_3

ST_26: tmp_12_0_4 (226)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:34  %tmp_12_0_4 = mul nsw i32 %b_load_4_cast, %a_load_4

ST_26: tmp_12_0_5 (232)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:40  %tmp_12_0_5 = mul nsw i32 %b_load_5_cast, %a_load_5

ST_26: tmp_12_0_6 (238)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:46  %tmp_12_0_6 = mul nsw i32 %b_load_6_cast, %a_load_6

ST_26: tmp_12_0_7 (244)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.0:52  %tmp_12_0_7 = mul nsw i32 %b_load_7_cast, %a_load_7


 <State 27>: 8.62ns
ST_27: tmp7 (245)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.0:53  %tmp7 = add i32 %tmp_12_0_5, %tmp_12_0_6

ST_27: tmp8 (246)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.0:54  %tmp8 = add i32 %tmp_12_0_4, %tmp_12_0_3

ST_27: tmp9 (247)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.0:55  %tmp9 = add i32 %tmp8, %tmp7

ST_27: tmp10 (248)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.0:56  %tmp10 = add i32 %tmp_11, %tmp_12_0_2

ST_27: tmp11 (249)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.0:57  %tmp11 = add i32 %tmp_12_0_1, %tmp_12_0_7

ST_27: tmp12 (250)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.0:58  %tmp12 = add i32 %tmp11, %tmp10

ST_27: tmp_19_0_6 (251)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.0:59  %tmp_19_0_6 = add nsw i32 %tmp12, %tmp9

ST_27: p_neg (257)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:65  %p_neg = sub i32 0, %tmp_19_0_6

ST_27: tmp_20 (258)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:66  %tmp_20 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %p_neg, i32 19, i32 31)


 <State 28>: 6.53ns
ST_28: empty_16 (192)  [1/1] 0.00ns
.preheader.preheader.0:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_28: StgValue_370 (193)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader.preheader.0:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str31) nounwind

ST_28: tmp_10 (194)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader.preheader.0:2  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str31)

ST_28: StgValue_372 (195)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:94
.preheader.preheader.0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

ST_28: tmp_13_cast (253)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.0:61  %tmp_13_cast = zext i6 %tmp_12 to i32

ST_28: sc_FIFO_DCT_mB_addr (254)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.0:62  %sc_FIFO_DCT_mB_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mB, i32 0, i32 %tmp_13_cast

ST_28: StgValue_375 (255)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.0:63  store i32 %tmp_19_0_6, i32* %sc_FIFO_DCT_mB_addr, align 4

ST_28: tmp_26 (256)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_14)
.preheader.preheader.0:64  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_19_0_6, i32 31)

ST_28: p_lshr_cast (259)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:67  %p_lshr_cast = zext i13 %tmp_20 to i14

ST_28: p_neg_t (260)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:68  %p_neg_t = sub i14 0, %p_lshr_cast

ST_28: tmp_24 (261)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_14)
.preheader.preheader.0:69  %tmp_24 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %tmp_19_0_6, i32 19, i32 31)

ST_28: p_lshr_f_cast (262)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_14)
.preheader.preheader.0:70  %p_lshr_f_cast = zext i13 %tmp_24 to i14

ST_28: tmp_13 (263)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_14)
.preheader.preheader.0:71  %tmp_13 = select i1 %tmp_26, i14 %p_neg_t, i14 %p_lshr_f_cast

ST_28: tmp_14_cast (264)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_14)
.preheader.preheader.0:72  %tmp_14_cast = sext i14 %tmp_13 to i15

ST_28: tmp_14 (265)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:106 (out node of the LUT)
.preheader.preheader.0:73  %tmp_14 = add i15 127, %tmp_14_cast

ST_28: tmp_15_cast (266)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:74  %tmp_15_cast = sext i15 %tmp_14 to i32

ST_28: tmp_16_cast (269)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:77  %tmp_16_cast = zext i6 %tmp_16 to i32

ST_28: sc_FIFO_DCT_mC_addr (270)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:78  %sc_FIFO_DCT_mC_addr = getelementptr [64 x i32]* %sc_FIFO_DCT_mC, i32 0, i32 %tmp_16_cast

ST_28: StgValue_387 (271)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.0:79  store i32 %tmp_15_cast, i32* %sc_FIFO_DCT_mC_addr, align 4

ST_28: empty_17 (272)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.preheader.0:80  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str31, i32 %tmp_10)

ST_28: StgValue_389 (273)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader.preheader.0:81  br label %.preheader35.0


 <State 29>: 4.06ns
ST_29: i0_1_s (276)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:1  %i0_1_s = or i3 %tmp_21, 1

ST_29: i0_1_cast (277)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:2  %i0_1_cast = zext i3 %i0_1_s to i32

ST_29: b_a_addr_8 (279)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:4  %b_a_addr_8 = getelementptr [64 x i8]* @b_a, i32 0, i32 %i0_1_cast

ST_29: b_a_load_8 (280)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:5  %b_a_load_8 = load i8* %b_a_addr_8, align 1

ST_29: tmp_6_1_1 (282)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
:7  %tmp_6_1_1 = add i5 %i0_cast40_cast, 9

ST_29: tmp_6_1_1_cast (283)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:8  %tmp_6_1_1_cast = zext i5 %tmp_6_1_1 to i32

ST_29: b_a_addr_9 (284)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:9  %b_a_addr_9 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_1_1_cast

ST_29: b_a_load_9 (285)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:10  %b_a_load_9 = load i8* %b_a_addr_9, align 1

ST_29: tmp_5 (287)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:12  %tmp_5 = or i4 %i0, 1

ST_29: tmp_6_1_s (288)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:13  %tmp_6_1_s = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %tmp_5)

ST_29: tmp_6_1_2_cast (289)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:14  %tmp_6_1_2_cast = zext i5 %tmp_6_1_s to i32

ST_29: b_a_addr_10 (290)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:15  %b_a_addr_10 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_1_2_cast

ST_29: b_a_load_10 (291)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:16  %b_a_load_10 = load i8* %b_a_addr_10, align 1

ST_29: tmp_6_1_3 (293)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
:18  %tmp_6_1_3 = add i6 %i0_cast4, 25

ST_29: tmp_6_1_3_cast (294)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:19  %tmp_6_1_3_cast = zext i6 %tmp_6_1_3 to i32

ST_29: b_a_addr_11 (295)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:20  %b_a_addr_11 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_1_3_cast

ST_29: b_a_load_11 (296)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:21  %b_a_load_11 = load i8* %b_a_addr_11, align 1

ST_29: tmp_6_1_2 (298)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:23  %tmp_6_1_2 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %tmp_5)

ST_29: tmp_6_1_4_cast (299)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:24  %tmp_6_1_4_cast = zext i6 %tmp_6_1_2 to i32

ST_29: b_a_addr_12 (300)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:25  %b_a_addr_12 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_1_4_cast

ST_29: b_a_load_12 (301)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:26  %b_a_load_12 = load i8* %b_a_addr_12, align 1

ST_29: tmp_6_1_5 (303)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
:28  %tmp_6_1_5 = add i6 %i0_cast4, -23

ST_29: tmp_6_1_5_cast (304)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:29  %tmp_6_1_5_cast = zext i6 %tmp_6_1_5 to i32

ST_29: b_a_addr_13 (305)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:30  %b_a_addr_13 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_1_5_cast

ST_29: b_a_load_13 (306)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:31  %b_a_load_13 = load i8* %b_a_addr_13, align 1

ST_29: tmp_6_1_6_cast1 (308)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:33  %tmp_6_1_6_cast1 = sext i5 %tmp_6_1_s to i6

ST_29: tmp_6_1_6_cast (309)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:34  %tmp_6_1_6_cast = zext i6 %tmp_6_1_6_cast1 to i32

ST_29: b_a_addr_14 (310)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:35  %b_a_addr_14 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_1_6_cast

ST_29: b_a_load_14 (311)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:36  %b_a_load_14 = load i8* %b_a_addr_14, align 1

ST_29: tmp_6_1_7 (313)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:84
:38  %tmp_6_1_7 = add i7 %i0_cast1, 57

ST_29: tmp_6_1_7_cast (314)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:39  %tmp_6_1_7_cast = zext i7 %tmp_6_1_7 to i32

ST_29: b_a_addr_15 (315)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:40  %b_a_addr_15 = getelementptr [64 x i8]* @b_a, i32 0, i32 %tmp_6_1_7_cast

ST_29: b_a_load_15 (316)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:41  %b_a_load_15 = load i8* %b_a_addr_15, align 1


 <State 30>: 2.39ns
ST_30: empty_12 (275)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:108
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_6)

ST_30: tmp_1 (278)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:77
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)

ST_30: b_a_load_8 (280)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:5  %b_a_load_8 = load i8* %b_a_addr_8, align 1

ST_30: b_a_load_8_cast (281)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:6  %b_a_load_8_cast = sext i8 %b_a_load_8 to i32

ST_30: b_a_load_9 (285)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:10  %b_a_load_9 = load i8* %b_a_addr_9, align 1

ST_30: b_a_load_9_cast (286)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:11  %b_a_load_9_cast = sext i8 %b_a_load_9 to i32

ST_30: b_a_load_10 (291)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:16  %b_a_load_10 = load i8* %b_a_addr_10, align 1

ST_30: b_a_load_10_cast (292)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:17  %b_a_load_10_cast = sext i8 %b_a_load_10 to i32

ST_30: b_a_load_11 (296)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:21  %b_a_load_11 = load i8* %b_a_addr_11, align 1

ST_30: b_a_load_11_cast (297)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:22  %b_a_load_11_cast = sext i8 %b_a_load_11 to i32

ST_30: b_a_load_12 (301)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:26  %b_a_load_12 = load i8* %b_a_addr_12, align 1

ST_30: b_a_load_12_cast (302)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:27  %b_a_load_12_cast = sext i8 %b_a_load_12 to i32

ST_30: b_a_load_13 (306)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:31  %b_a_load_13 = load i8* %b_a_addr_13, align 1

ST_30: b_a_load_13_cast (307)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:32  %b_a_load_13_cast = sext i8 %b_a_load_13 to i32

ST_30: b_a_load_14 (311)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:36  %b_a_load_14 = load i8* %b_a_addr_14, align 1

ST_30: b_a_load_14_cast (312)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:37  %b_a_load_14_cast = sext i8 %b_a_load_14 to i32

ST_30: b_a_load_15 (316)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:84
:41  %b_a_load_15 = load i8* %b_a_addr_15, align 1

ST_30: b_a_load_15_cast (317)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
:42  %b_a_load_15_cast = sext i8 %b_a_load_15 to i32

ST_30: StgValue_441 (318)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:79
:43  br label %6


 <State 31>: 3.70ns
ST_31: i1_s (320)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:0  %i1_s = phi i4 [ 0, %2 ], [ %i1_2_1, %.preheader36.preheader.1 ]

ST_31: exitcond2_1 (321)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:79
:1  %exitcond2_1 = icmp eq i4 %i1_s, -8

ST_31: i1_2_1 (322)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:79
:2  %i1_2_1 = add i4 %i1_s, 1

ST_31: StgValue_445 (323)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
:3  br i1 %exitcond2_1, label %.preheader35.preheader.1, label %.preheader36.preheader.1

ST_31: tmp_27 (329)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
.preheader36.preheader.1:4  %tmp_27 = trunc i4 %i1_s to i3

ST_31: tmp_2_1 (330)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:5  %tmp_2_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_27, i3 0)

ST_31: tmp_2_1_cast (331)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:6  %tmp_2_1_cast = zext i6 %tmp_2_1 to i32

ST_31: sc_FIFO_DCT_mA_addr_8 (332)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:7  %sc_FIFO_DCT_mA_addr_8 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_2_1_cast

ST_31: sc_FIFO_DCT_mA_load_8 (333)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:8  %sc_FIFO_DCT_mA_load_8 = load i32* %sc_FIFO_DCT_mA_addr_8, align 4

ST_31: tmp_7_1_s (335)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:10  %tmp_7_1_s = or i6 %tmp_2_1, 1

ST_31: tmp_7_1_cast (336)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:11  %tmp_7_1_cast = zext i6 %tmp_7_1_s to i32

ST_31: sc_FIFO_DCT_mA_addr_9 (337)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:12  %sc_FIFO_DCT_mA_addr_9 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_1_cast

ST_31: sc_FIFO_DCT_mA_load_9 (338)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:13  %sc_FIFO_DCT_mA_load_9 = load i32* %sc_FIFO_DCT_mA_addr_9, align 4


 <State 32>: 2.71ns
ST_32: sc_FIFO_DCT_mA_load_8 (333)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:8  %sc_FIFO_DCT_mA_load_8 = load i32* %sc_FIFO_DCT_mA_addr_8, align 4

ST_32: sc_FIFO_DCT_mA_load_9 (338)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:13  %sc_FIFO_DCT_mA_load_9 = load i32* %sc_FIFO_DCT_mA_addr_9, align 4

ST_32: tmp_7_1_1 (340)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:15  %tmp_7_1_1 = or i6 %tmp_2_1, 2

ST_32: tmp_7_1_1_cast (341)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:16  %tmp_7_1_1_cast = zext i6 %tmp_7_1_1 to i32

ST_32: sc_FIFO_DCT_mA_addr_10 (342)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:17  %sc_FIFO_DCT_mA_addr_10 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_1_1_cast

ST_32: sc_FIFO_DCT_mA_load_10 (343)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:18  %sc_FIFO_DCT_mA_load_10 = load i32* %sc_FIFO_DCT_mA_addr_10, align 4

ST_32: tmp_7_1_2 (345)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:20  %tmp_7_1_2 = or i6 %tmp_2_1, 3

ST_32: tmp_7_1_2_cast (346)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:21  %tmp_7_1_2_cast = zext i6 %tmp_7_1_2 to i32

ST_32: sc_FIFO_DCT_mA_addr_11 (347)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:22  %sc_FIFO_DCT_mA_addr_11 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_1_2_cast

ST_32: sc_FIFO_DCT_mA_load_11 (348)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:23  %sc_FIFO_DCT_mA_load_11 = load i32* %sc_FIFO_DCT_mA_addr_11, align 4


 <State 33>: 6.68ns
ST_33: tmp_8_1 (334)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:9  %tmp_8_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_8, %b_a_load_8_cast

ST_33: tmp_8_1_1 (339)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:14  %tmp_8_1_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_9, %b_a_load_9_cast

ST_33: sc_FIFO_DCT_mA_load_10 (343)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:18  %sc_FIFO_DCT_mA_load_10 = load i32* %sc_FIFO_DCT_mA_addr_10, align 4

ST_33: sc_FIFO_DCT_mA_load_11 (348)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:23  %sc_FIFO_DCT_mA_load_11 = load i32* %sc_FIFO_DCT_mA_addr_11, align 4

ST_33: tmp_7_1_5 (360)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:35  %tmp_7_1_5 = or i6 %tmp_2_1, 6

ST_33: tmp_7_1_5_cast (361)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:36  %tmp_7_1_5_cast = zext i6 %tmp_7_1_5 to i32

ST_33: sc_FIFO_DCT_mA_addr_14 (362)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:37  %sc_FIFO_DCT_mA_addr_14 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_1_5_cast

ST_33: sc_FIFO_DCT_mA_load_14 (363)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:38  %sc_FIFO_DCT_mA_load_14 = load i32* %sc_FIFO_DCT_mA_addr_14, align 4

ST_33: tmp_7_1_6 (365)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:40  %tmp_7_1_6 = or i6 %tmp_2_1, 7

ST_33: tmp_7_1_6_cast (366)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:41  %tmp_7_1_6_cast = zext i6 %tmp_7_1_6 to i32

ST_33: sc_FIFO_DCT_mA_addr_15 (367)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:42  %sc_FIFO_DCT_mA_addr_15 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_1_6_cast

ST_33: sc_FIFO_DCT_mA_load_15 (368)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:43  %sc_FIFO_DCT_mA_load_15 = load i32* %sc_FIFO_DCT_mA_addr_15, align 4


 <State 34>: 6.68ns
ST_34: tmp_8_1 (334)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:9  %tmp_8_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_8, %b_a_load_8_cast

ST_34: tmp_8_1_1 (339)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:14  %tmp_8_1_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_9, %b_a_load_9_cast

ST_34: tmp_8_1_2 (344)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:19  %tmp_8_1_2 = mul nsw i32 %sc_FIFO_DCT_mA_load_10, %b_a_load_10_cast

ST_34: tmp_8_1_3 (349)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:24  %tmp_8_1_3 = mul nsw i32 %sc_FIFO_DCT_mA_load_11, %b_a_load_11_cast

ST_34: tmp_7_1_3 (350)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:25  %tmp_7_1_3 = or i6 %tmp_2_1, 4

ST_34: tmp_7_1_3_cast (351)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:26  %tmp_7_1_3_cast = zext i6 %tmp_7_1_3 to i32

ST_34: sc_FIFO_DCT_mA_addr_12 (352)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:27  %sc_FIFO_DCT_mA_addr_12 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_1_3_cast

ST_34: sc_FIFO_DCT_mA_load_12 (353)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:28  %sc_FIFO_DCT_mA_load_12 = load i32* %sc_FIFO_DCT_mA_addr_12, align 4

ST_34: tmp_7_1_4 (355)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:30  %tmp_7_1_4 = or i6 %tmp_2_1, 5

ST_34: tmp_7_1_4_cast (356)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:31  %tmp_7_1_4_cast = zext i6 %tmp_7_1_4 to i32

ST_34: sc_FIFO_DCT_mA_addr_13 (357)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:32  %sc_FIFO_DCT_mA_addr_13 = getelementptr [64 x i32]* %sc_FIFO_DCT_mA, i32 0, i32 %tmp_7_1_4_cast

ST_34: sc_FIFO_DCT_mA_load_13 (358)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:33  %sc_FIFO_DCT_mA_load_13 = load i32* %sc_FIFO_DCT_mA_addr_13, align 4

ST_34: sc_FIFO_DCT_mA_load_14 (363)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:38  %sc_FIFO_DCT_mA_load_14 = load i32* %sc_FIFO_DCT_mA_addr_14, align 4

ST_34: sc_FIFO_DCT_mA_load_15 (368)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:43  %sc_FIFO_DCT_mA_load_15 = load i32* %sc_FIFO_DCT_mA_addr_15, align 4


 <State 35>: 6.68ns
ST_35: tmp_8_1 (334)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:9  %tmp_8_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_8, %b_a_load_8_cast

ST_35: tmp_8_1_1 (339)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:14  %tmp_8_1_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_9, %b_a_load_9_cast

ST_35: tmp_8_1_2 (344)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:19  %tmp_8_1_2 = mul nsw i32 %sc_FIFO_DCT_mA_load_10, %b_a_load_10_cast

ST_35: tmp_8_1_3 (349)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:24  %tmp_8_1_3 = mul nsw i32 %sc_FIFO_DCT_mA_load_11, %b_a_load_11_cast

ST_35: sc_FIFO_DCT_mA_load_12 (353)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:28  %sc_FIFO_DCT_mA_load_12 = load i32* %sc_FIFO_DCT_mA_addr_12, align 4

ST_35: sc_FIFO_DCT_mA_load_13 (358)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:33  %sc_FIFO_DCT_mA_load_13 = load i32* %sc_FIFO_DCT_mA_addr_13, align 4

ST_35: tmp_8_1_6 (364)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:39  %tmp_8_1_6 = mul nsw i32 %sc_FIFO_DCT_mA_load_14, %b_a_load_14_cast

ST_35: tmp_8_1_7 (369)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:44  %tmp_8_1_7 = mul nsw i32 %sc_FIFO_DCT_mA_load_15, %b_a_load_15_cast


 <State 36>: 6.68ns
ST_36: tmp_8_1 (334)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:9  %tmp_8_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_8, %b_a_load_8_cast

ST_36: tmp_8_1_1 (339)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:14  %tmp_8_1_1 = mul nsw i32 %sc_FIFO_DCT_mA_load_9, %b_a_load_9_cast

ST_36: tmp_8_1_2 (344)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:19  %tmp_8_1_2 = mul nsw i32 %sc_FIFO_DCT_mA_load_10, %b_a_load_10_cast

ST_36: tmp_8_1_3 (349)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:24  %tmp_8_1_3 = mul nsw i32 %sc_FIFO_DCT_mA_load_11, %b_a_load_11_cast

ST_36: tmp_8_1_4 (354)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:29  %tmp_8_1_4 = mul nsw i32 %sc_FIFO_DCT_mA_load_12, %b_a_load_12_cast

ST_36: tmp_8_1_5 (359)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:34  %tmp_8_1_5 = mul nsw i32 %sc_FIFO_DCT_mA_load_13, %b_a_load_13_cast

ST_36: tmp_8_1_6 (364)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:39  %tmp_8_1_6 = mul nsw i32 %sc_FIFO_DCT_mA_load_14, %b_a_load_14_cast

ST_36: tmp_8_1_7 (369)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:44  %tmp_8_1_7 = mul nsw i32 %sc_FIFO_DCT_mA_load_15, %b_a_load_15_cast


 <State 37>: 6.68ns
ST_37: tmp_8_1_2 (344)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:19  %tmp_8_1_2 = mul nsw i32 %sc_FIFO_DCT_mA_load_10, %b_a_load_10_cast

ST_37: tmp_8_1_3 (349)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:24  %tmp_8_1_3 = mul nsw i32 %sc_FIFO_DCT_mA_load_11, %b_a_load_11_cast

ST_37: tmp_8_1_4 (354)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:29  %tmp_8_1_4 = mul nsw i32 %sc_FIFO_DCT_mA_load_12, %b_a_load_12_cast

ST_37: tmp_8_1_5 (359)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:34  %tmp_8_1_5 = mul nsw i32 %sc_FIFO_DCT_mA_load_13, %b_a_load_13_cast

ST_37: tmp_8_1_6 (364)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:39  %tmp_8_1_6 = mul nsw i32 %sc_FIFO_DCT_mA_load_14, %b_a_load_14_cast

ST_37: tmp_8_1_7 (369)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:44  %tmp_8_1_7 = mul nsw i32 %sc_FIFO_DCT_mA_load_15, %b_a_load_15_cast

ST_37: tmp16 (370)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.1:45  %tmp16 = add i32 %tmp_8_1, %tmp_8_1_1


 <State 38>: 6.68ns
ST_38: tmp_8_1_4 (354)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:29  %tmp_8_1_4 = mul nsw i32 %sc_FIFO_DCT_mA_load_12, %b_a_load_12_cast

ST_38: tmp_8_1_5 (359)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:34  %tmp_8_1_5 = mul nsw i32 %sc_FIFO_DCT_mA_load_13, %b_a_load_13_cast

ST_38: tmp_8_1_6 (364)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:39  %tmp_8_1_6 = mul nsw i32 %sc_FIFO_DCT_mA_load_14, %b_a_load_14_cast

ST_38: tmp_8_1_7 (369)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:44  %tmp_8_1_7 = mul nsw i32 %sc_FIFO_DCT_mA_load_15, %b_a_load_15_cast

ST_38: tmp17 (371)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.1:46  %tmp17 = add i32 %tmp_8_1_2, %tmp_8_1_3


 <State 39>: 6.68ns
ST_39: tmp_8_1_4 (354)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:29  %tmp_8_1_4 = mul nsw i32 %sc_FIFO_DCT_mA_load_12, %b_a_load_12_cast

ST_39: tmp_8_1_5 (359)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:84
.preheader36.preheader.1:34  %tmp_8_1_5 = mul nsw i32 %sc_FIFO_DCT_mA_load_13, %b_a_load_13_cast

ST_39: tmp20 (374)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.1:49  %tmp20 = add i32 %tmp_8_1_6, %tmp_8_1_7


 <State 40>: 8.47ns
ST_40: empty_19 (325)  [1/1] 0.00ns
.preheader36.preheader.1:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_40: StgValue_523 (326)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:80
.preheader36.preheader.1:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str28) nounwind

ST_40: tmp_17 (327)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:80
.preheader36.preheader.1:2  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str28)

ST_40: StgValue_525 (328)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:81
.preheader36.preheader.1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

ST_40: tmp18 (372)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.1:47  %tmp18 = add i32 %tmp17, %tmp16

ST_40: tmp19 (373)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.1:48  %tmp19 = add i32 %tmp_8_1_4, %tmp_8_1_5

ST_40: tmp21 (375)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.1:50  %tmp21 = add i32 %tmp20, %tmp19

ST_40: tmp_14_1_6 (376)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:88
.preheader36.preheader.1:51  %tmp_14_1_6 = add nsw i32 %tmp21, %tmp18

ST_40: tmp_13_1 (377)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.1:52  %tmp_13_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_27, i3 %i0_1_s)

ST_40: tmp_13_1_cast (378)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.1:53  %tmp_13_1_cast = zext i6 %tmp_13_1 to i32

ST_40: a_addr_9 (379)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.1:54  %a_addr_9 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_13_1_cast

ST_40: StgValue_533 (380)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:90
.preheader36.preheader.1:55  store i32 %tmp_14_1_6, i32* %a_addr_9, align 4

ST_40: empty_20 (381)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:91
.preheader36.preheader.1:56  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str28, i32 %tmp_17)

ST_40: StgValue_535 (382)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:79
.preheader36.preheader.1:57  br label %6


 <State 41>: 2.71ns
ST_41: a_addr_10 (385)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:1  %a_addr_10 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %i0_1_cast

ST_41: a_load_8 (386)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:2  %a_load_8 = load i32* %a_addr_10, align 4

ST_41: a_addr_11 (387)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:3  %a_addr_11 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_1_1_cast

ST_41: a_load_9 (388)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:4  %a_load_9 = load i32* %a_addr_11, align 4


 <State 42>: 2.71ns
ST_42: a_load_8 (386)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:2  %a_load_8 = load i32* %a_addr_10, align 4

ST_42: a_load_9 (388)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:4  %a_load_9 = load i32* %a_addr_11, align 4

ST_42: a_addr_12 (389)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:5  %a_addr_12 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_1_2_cast

ST_42: a_load_10 (390)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:6  %a_load_10 = load i32* %a_addr_12, align 4

ST_42: a_addr_13 (391)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:7  %a_addr_13 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_1_3_cast

ST_42: a_load_11 (392)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:8  %a_load_11 = load i32* %a_addr_13, align 4


 <State 43>: 2.71ns
ST_43: a_load_10 (390)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:6  %a_load_10 = load i32* %a_addr_12, align 4

ST_43: a_load_11 (392)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:8  %a_load_11 = load i32* %a_addr_13, align 4

ST_43: a_addr_14 (393)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:9  %a_addr_14 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_1_4_cast

ST_43: a_load_12 (394)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:10  %a_load_12 = load i32* %a_addr_14, align 4

ST_43: a_addr_15 (395)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:11  %a_addr_15 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_1_5_cast

ST_43: a_load_13 (396)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:12  %a_load_13 = load i32* %a_addr_15, align 4


 <State 44>: 2.71ns
ST_44: a_load_12 (394)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:10  %a_load_12 = load i32* %a_addr_14, align 4

ST_44: a_load_13 (396)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:12  %a_load_13 = load i32* %a_addr_15, align 4

ST_44: a_addr_16 (397)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:13  %a_addr_16 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_1_6_cast

ST_44: a_load_14 (398)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:14  %a_load_14 = load i32* %a_addr_16, align 4

ST_44: a_addr_17 (399)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:15  %a_addr_17 = getelementptr inbounds [64 x i32]* %a, i32 0, i32 %tmp_6_1_7_cast

ST_44: a_load_15 (400)  [2/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:16  %a_load_15 = load i32* %a_addr_17, align 4


 <State 45>: 2.71ns
ST_45: tmp_1_1 (384)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader35.preheader.1:0  %tmp_1_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i0_1_s, i3 0)

ST_45: a_load_14 (398)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:14  %a_load_14 = load i32* %a_addr_16, align 4

ST_45: a_load_15 (400)  [1/2] 2.71ns  loc: sc_FIFO_DCT.cpp:98
.preheader35.preheader.1:16  %a_load_15 = load i32* %a_addr_17, align 4

ST_45: StgValue_561 (401)  [1/1] 1.57ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.preheader.1:17  br label %.preheader35.1


 <State 46>: 3.70ns
ST_46: i1_1_1 (403)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.1:0  %i1_1_1 = phi i4 [ %i1_3_1, %.preheader.preheader.1 ], [ 0, %.preheader35.preheader.1 ]

ST_46: exitcond3_1 (404)  [1/1] 2.33ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.1:1  %exitcond3_1 = icmp eq i4 %i1_1_1, -8

ST_46: i1_3_1 (405)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.1:2  %i1_3_1 = add i4 %i1_1_1, 1

ST_46: StgValue_565 (406)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader35.1:3  br i1 %exitcond3_1, label %5, label %.preheader.preheader.1

ST_46: i1_1_1_cast (408)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader.preheader.1:0  %i1_1_1_cast = zext i4 %i1_1_1 to i6

ST_46: tmp_28 (413)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader.preheader.1:5  %tmp_28 = trunc i4 %i1_1_1 to i3

ST_46: tmp_4_1 (414)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:6  %tmp_4_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_28, i3 0)

ST_46: tmp_4_1_cast (415)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:7  %tmp_4_1_cast = zext i6 %tmp_4_1 to i32

ST_46: b_addr_8 (416)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:8  %b_addr_8 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_4_1_cast

ST_46: b_load_8 (417)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:9  %b_load_8 = load i8* %b_addr_8, align 8

ST_46: tmp_11_1_s (420)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:12  %tmp_11_1_s = or i6 %tmp_4_1, 1

ST_46: tmp_11_1_cast (421)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:13  %tmp_11_1_cast = zext i6 %tmp_11_1_s to i32

ST_46: b_addr_9 (422)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:14  %b_addr_9 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_1_cast

ST_46: b_load_9 (423)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:15  %b_load_9 = load i8* %b_addr_9, align 1

ST_46: tmp_11_1_1 (426)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:18  %tmp_11_1_1 = or i6 %tmp_4_1, 2

ST_46: tmp_11_1_1_cast (427)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:19  %tmp_11_1_1_cast = zext i6 %tmp_11_1_1 to i32

ST_46: b_addr_10 (428)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:20  %b_addr_10 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_1_1_cast

ST_46: b_load_10 (429)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:21  %b_load_10 = load i8* %b_addr_10, align 2

ST_46: tmp_11_1_2 (432)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:24  %tmp_11_1_2 = or i6 %tmp_4_1, 3

ST_46: tmp_11_1_2_cast (433)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:25  %tmp_11_1_2_cast = zext i6 %tmp_11_1_2 to i32

ST_46: b_addr_11 (434)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:26  %b_addr_11 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_1_2_cast

ST_46: b_load_11 (435)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:27  %b_load_11 = load i8* %b_addr_11, align 1

ST_46: tmp_11_1_3 (438)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:30  %tmp_11_1_3 = or i6 %tmp_4_1, 4

ST_46: tmp_11_1_3_cast (439)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:31  %tmp_11_1_3_cast = zext i6 %tmp_11_1_3 to i32

ST_46: b_addr_12 (440)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:32  %b_addr_12 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_1_3_cast

ST_46: b_load_12 (441)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:33  %b_load_12 = load i8* %b_addr_12, align 4

ST_46: tmp_11_1_4 (444)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:36  %tmp_11_1_4 = or i6 %tmp_4_1, 5

ST_46: tmp_11_1_4_cast (445)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:37  %tmp_11_1_4_cast = zext i6 %tmp_11_1_4 to i32

ST_46: b_addr_13 (446)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:38  %b_addr_13 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_1_4_cast

ST_46: b_load_13 (447)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:39  %b_load_13 = load i8* %b_addr_13, align 1

ST_46: tmp_11_1_5 (450)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:42  %tmp_11_1_5 = or i6 %tmp_4_1, 6

ST_46: tmp_11_1_5_cast (451)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:43  %tmp_11_1_5_cast = zext i6 %tmp_11_1_5 to i32

ST_46: b_addr_14 (452)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:44  %b_addr_14 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_1_5_cast

ST_46: b_load_14 (453)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:45  %b_load_14 = load i8* %b_addr_14, align 2

ST_46: tmp_11_1_6 (456)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:48  %tmp_11_1_6 = or i6 %tmp_4_1, 7

ST_46: tmp_11_1_6_cast (457)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:49  %tmp_11_1_6_cast = zext i6 %tmp_11_1_6 to i32

ST_46: b_addr_15 (458)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:50  %b_addr_15 = getelementptr [64 x i8]* @b, i32 0, i32 %tmp_11_1_6_cast

ST_46: b_load_15 (459)  [2/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:51  %b_load_15 = load i8* %b_addr_15, align 1

ST_46: tmp_18_1 (484)  [1/1] 1.67ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:76  %tmp_18_1 = add i6 %tmp_1_1, %i1_1_1_cast


 <State 47>: 2.39ns
ST_47: b_load_8 (417)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:9  %b_load_8 = load i8* %b_addr_8, align 8

ST_47: b_load_9 (423)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:15  %b_load_9 = load i8* %b_addr_9, align 1

ST_47: b_load_10 (429)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:21  %b_load_10 = load i8* %b_addr_10, align 2

ST_47: b_load_11 (435)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:27  %b_load_11 = load i8* %b_addr_11, align 1

ST_47: b_load_12 (441)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:33  %b_load_12 = load i8* %b_addr_12, align 4

ST_47: b_load_13 (447)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:39  %b_load_13 = load i8* %b_addr_13, align 1

ST_47: b_load_14 (453)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:45  %b_load_14 = load i8* %b_addr_14, align 2

ST_47: b_load_15 (459)  [1/2] 2.39ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:51  %b_load_15 = load i8* %b_addr_15, align 1


 <State 48>: 6.68ns
ST_48: b_load_8_cast (418)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:10  %b_load_8_cast = sext i8 %b_load_8 to i32

ST_48: tmp_12_1 (419)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:11  %tmp_12_1 = mul nsw i32 %b_load_8_cast, %a_load_8

ST_48: b_load_9_cast (424)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:16  %b_load_9_cast = sext i8 %b_load_9 to i32

ST_48: tmp_12_1_1 (425)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:17  %tmp_12_1_1 = mul nsw i32 %b_load_9_cast, %a_load_9

ST_48: b_load_10_cast (430)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:22  %b_load_10_cast = sext i8 %b_load_10 to i32

ST_48: tmp_12_1_2 (431)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:23  %tmp_12_1_2 = mul nsw i32 %b_load_10_cast, %a_load_10

ST_48: b_load_11_cast (436)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:28  %b_load_11_cast = sext i8 %b_load_11 to i32

ST_48: tmp_12_1_3 (437)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:29  %tmp_12_1_3 = mul nsw i32 %b_load_11_cast, %a_load_11

ST_48: b_load_12_cast (442)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:34  %b_load_12_cast = sext i8 %b_load_12 to i32

ST_48: tmp_12_1_4 (443)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:35  %tmp_12_1_4 = mul nsw i32 %b_load_12_cast, %a_load_12

ST_48: b_load_13_cast (448)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:40  %b_load_13_cast = sext i8 %b_load_13 to i32

ST_48: tmp_12_1_5 (449)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:41  %tmp_12_1_5 = mul nsw i32 %b_load_13_cast, %a_load_13

ST_48: b_load_14_cast (454)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:46  %b_load_14_cast = sext i8 %b_load_14 to i32

ST_48: tmp_12_1_6 (455)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:47  %tmp_12_1_6 = mul nsw i32 %b_load_14_cast, %a_load_14

ST_48: b_load_15_cast (460)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:52  %b_load_15_cast = sext i8 %b_load_15 to i32

ST_48: tmp_12_1_7 (461)  [4/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:53  %tmp_12_1_7 = mul nsw i32 %b_load_15_cast, %a_load_15


 <State 49>: 6.68ns
ST_49: tmp_12_1 (419)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:11  %tmp_12_1 = mul nsw i32 %b_load_8_cast, %a_load_8

ST_49: tmp_12_1_1 (425)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:17  %tmp_12_1_1 = mul nsw i32 %b_load_9_cast, %a_load_9

ST_49: tmp_12_1_2 (431)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:23  %tmp_12_1_2 = mul nsw i32 %b_load_10_cast, %a_load_10

ST_49: tmp_12_1_3 (437)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:29  %tmp_12_1_3 = mul nsw i32 %b_load_11_cast, %a_load_11

ST_49: tmp_12_1_4 (443)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:35  %tmp_12_1_4 = mul nsw i32 %b_load_12_cast, %a_load_12

ST_49: tmp_12_1_5 (449)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:41  %tmp_12_1_5 = mul nsw i32 %b_load_13_cast, %a_load_13

ST_49: tmp_12_1_6 (455)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:47  %tmp_12_1_6 = mul nsw i32 %b_load_14_cast, %a_load_14

ST_49: tmp_12_1_7 (461)  [3/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:53  %tmp_12_1_7 = mul nsw i32 %b_load_15_cast, %a_load_15


 <State 50>: 6.68ns
ST_50: tmp_12_1 (419)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:11  %tmp_12_1 = mul nsw i32 %b_load_8_cast, %a_load_8

ST_50: tmp_12_1_1 (425)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:17  %tmp_12_1_1 = mul nsw i32 %b_load_9_cast, %a_load_9

ST_50: tmp_12_1_2 (431)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:23  %tmp_12_1_2 = mul nsw i32 %b_load_10_cast, %a_load_10

ST_50: tmp_12_1_3 (437)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:29  %tmp_12_1_3 = mul nsw i32 %b_load_11_cast, %a_load_11

ST_50: tmp_12_1_4 (443)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:35  %tmp_12_1_4 = mul nsw i32 %b_load_12_cast, %a_load_12

ST_50: tmp_12_1_5 (449)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:41  %tmp_12_1_5 = mul nsw i32 %b_load_13_cast, %a_load_13

ST_50: tmp_12_1_6 (455)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:47  %tmp_12_1_6 = mul nsw i32 %b_load_14_cast, %a_load_14

ST_50: tmp_12_1_7 (461)  [2/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:53  %tmp_12_1_7 = mul nsw i32 %b_load_15_cast, %a_load_15


 <State 51>: 6.68ns
ST_51: tmp_12_1 (419)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:11  %tmp_12_1 = mul nsw i32 %b_load_8_cast, %a_load_8

ST_51: tmp_12_1_1 (425)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:17  %tmp_12_1_1 = mul nsw i32 %b_load_9_cast, %a_load_9

ST_51: tmp_12_1_2 (431)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:23  %tmp_12_1_2 = mul nsw i32 %b_load_10_cast, %a_load_10

ST_51: tmp_12_1_3 (437)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:29  %tmp_12_1_3 = mul nsw i32 %b_load_11_cast, %a_load_11

ST_51: tmp_12_1_4 (443)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:35  %tmp_12_1_4 = mul nsw i32 %b_load_12_cast, %a_load_12

ST_51: tmp_12_1_5 (449)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:41  %tmp_12_1_5 = mul nsw i32 %b_load_13_cast, %a_load_13

ST_51: tmp_12_1_6 (455)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:47  %tmp_12_1_6 = mul nsw i32 %b_load_14_cast, %a_load_14

ST_51: tmp_12_1_7 (461)  [1/4] 6.68ns  loc: sc_FIFO_DCT.cpp:98
.preheader.preheader.1:53  %tmp_12_1_7 = mul nsw i32 %b_load_15_cast, %a_load_15


 <State 52>: 8.62ns
ST_52: tmp24 (462)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.1:54  %tmp24 = add i32 %tmp_12_1_5, %tmp_12_1_6

ST_52: tmp25 (463)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.1:55  %tmp25 = add i32 %tmp_12_1_4, %tmp_12_1_3

ST_52: tmp26 (464)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.1:56  %tmp26 = add i32 %tmp25, %tmp24

ST_52: tmp27 (465)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.1:57  %tmp27 = add i32 %tmp_12_1, %tmp_12_1_2

ST_52: tmp28 (466)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.1:58  %tmp28 = add i32 %tmp_12_1_1, %tmp_12_1_7

ST_52: tmp29 (467)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.1:59  %tmp29 = add i32 %tmp28, %tmp27

ST_52: tmp_19_1_6 (468)  [1/1] 1.92ns  loc: sc_FIFO_DCT.cpp:102
.preheader.preheader.1:60  %tmp_19_1_6 = add nsw i32 %tmp29, %tmp26

ST_52: p_neg_1 (474)  [1/1] 2.39ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:66  %p_neg_1 = sub i32 0, %tmp_19_1_6

ST_52: tmp_25 (475)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:67  %tmp_25 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %p_neg_1, i32 19, i32 31)


 <State 53>: 6.53ns
ST_53: empty_21 (409)  [1/1] 0.00ns
.preheader.preheader.1:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_53: StgValue_659 (410)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader.preheader.1:2  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str31) nounwind

ST_53: tmp_18 (411)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:93
.preheader.preheader.1:3  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str31)

ST_53: StgValue_661 (412)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:94
.preheader.preheader.1:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

ST_53: tmp_15_1 (469)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.1:61  %tmp_15_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_28, i3 %i0_1_s)

ST_53: tmp_15_1_cast (470)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.1:62  %tmp_15_1_cast = zext i6 %tmp_15_1 to i32

ST_53: sc_FIFO_DCT_mB_addr_1 (471)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.1:63  %sc_FIFO_DCT_mB_addr_1 = getelementptr [64 x i32]* %sc_FIFO_DCT_mB, i32 0, i32 %tmp_15_1_cast

ST_53: StgValue_665 (472)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:104
.preheader.preheader.1:64  store i32 %tmp_19_1_6, i32* %sc_FIFO_DCT_mB_addr_1, align 4

ST_53: tmp_32 (473)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_17_1)
.preheader.preheader.1:65  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_19_1_6, i32 31)

ST_53: p_lshr_1_cast (476)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:68  %p_lshr_1_cast = zext i13 %tmp_25 to i14

ST_53: p_neg_t_1 (477)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:69  %p_neg_t_1 = sub i14 0, %p_lshr_1_cast

ST_53: tmp_29 (478)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_17_1)
.preheader.preheader.1:70  %tmp_29 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %tmp_19_1_6, i32 19, i32 31)

ST_53: p_lshr_f_1_cast (479)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_17_1)
.preheader.preheader.1:71  %p_lshr_f_1_cast = zext i13 %tmp_29 to i14

ST_53: tmp_16_1 (480)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_17_1)
.preheader.preheader.1:72  %tmp_16_1 = select i1 %tmp_32, i14 %p_neg_t_1, i14 %p_lshr_f_1_cast

ST_53: tmp_16_1_cast (481)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106 (grouped into LUT with out node tmp_17_1)
.preheader.preheader.1:73  %tmp_16_1_cast = sext i14 %tmp_16_1 to i15

ST_53: tmp_17_1 (482)  [1/1] 1.91ns  loc: sc_FIFO_DCT.cpp:106 (out node of the LUT)
.preheader.preheader.1:74  %tmp_17_1 = add i15 127, %tmp_16_1_cast

ST_53: tmp_17_1_cast (483)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:75  %tmp_17_1_cast = sext i15 %tmp_17_1 to i32

ST_53: tmp_18_1_cast (485)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:77  %tmp_18_1_cast = zext i6 %tmp_18_1 to i32

ST_53: sc_FIFO_DCT_mC_addr_1 (486)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:78  %sc_FIFO_DCT_mC_addr_1 = getelementptr [64 x i32]* %sc_FIFO_DCT_mC, i32 0, i32 %tmp_18_1_cast

ST_53: StgValue_677 (487)  [1/1] 2.71ns  loc: sc_FIFO_DCT.cpp:106
.preheader.preheader.1:79  store i32 %tmp_17_1_cast, i32* %sc_FIFO_DCT_mC_addr_1, align 4

ST_53: empty_22 (488)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:107
.preheader.preheader.1:80  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str31, i32 %tmp_18)

ST_53: StgValue_679 (489)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:92
.preheader.preheader.1:81  br label %.preheader35.1


 <State 54>: 0.75ns
ST_54: empty_18 (491)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:108
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_1)

ST_54: i0_1_1 (492)  [1/1] 0.75ns  loc: sc_FIFO_DCT.cpp:76
:1  %i0_1_1 = add i4 %i0, 2

ST_54: StgValue_682 (493)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:76
:2  br label %1


 <State 55>: 0.00ns
ST_55: StgValue_683 (498)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:111
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_55: StgValue_684 (499)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:113
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 true)

ST_55: StgValue_685 (500)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:114
_ZN7_ap_sc_7sc_core4waitEi.exit2:5  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 false)


 <State 56>: 0.00ns
ST_56: StgValue_686 (501)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:115
_ZN7_ap_sc_7sc_core4waitEi.exit2:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_56: tmp_19 (502)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:115
_ZN7_ap_sc_7sc_core4waitEi.exit2:7  %tmp_19 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %s_done)

ST_56: StgValue_688 (503)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:115
_ZN7_ap_sc_7sc_core4waitEi.exit2:8  call void (...)* @_ssdm_op_Poll(i1 %tmp_19)

ST_56: StgValue_689 (504)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:116
_ZN7_ap_sc_7sc_core4waitEi.exit2:9  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 false)


 <State 57>: 0.00ns
ST_57: StgValue_690 (505)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:117
_ZN7_ap_sc_7sc_core4waitEi.exit2:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_57: StgValue_691 (506)  [1/1] 0.00ns  loc: sc_FIFO_DCT.cpp:119
_ZN7_ap_sc_7sc_core4waitEi.exit2:11  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sc_FIFO_DCT_mA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_exec_cnt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_buffering]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_buffered]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_working]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_DCT]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s_done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_a]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
Port [ b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_58            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_59            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_60            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_61            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_62            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_63            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_64            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_65            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_66            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_67            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_68            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_69            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_70            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_71            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
a                      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111]
StgValue_73            (specport         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_74            (specport         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_75            (specport         ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_76            (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_77            (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_78            (specprocessdef   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_3                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_80            (specprotocol     ) [ 0000000000000000000000000000000000000000000000000000000000]
p_ssdm_reset_v         (specstatebegin   ) [ 0000000000000000000000000000000000000000000000000000000000]
empty                  (specstateend     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_11               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_84            (wait             ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_85            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
loop_begin             (specloopbegin    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_87            (wait             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp                    (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_89            (poll             ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_90            (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_91            (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
i0                     (phi              ) [ 0000111111111111111111111111111111111111111111111111111000]
exitcond1              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111]
StgValue_94            (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
i0_cast3               (zext             ) [ 0000011111111111100000000000000000000000000000000000000000]
i0_cast4               (zext             ) [ 0000011111111111111111111111110000000000000000000000000000]
b_a_addr               (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
tmp_6_0_1              (xor              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_0_1_cast         (zext             ) [ 0000011111111111100000000000000000000000000000000000000000]
b_a_addr_1             (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
tmp_6_0_s              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_0_2_cast         (zext             ) [ 0000011111111111110000000000000000000000000000000000000000]
b_a_addr_2             (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
tmp_6_0_3_cast1        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_0_3_cast         (zext             ) [ 0000011111111111110000000000000000000000000000000000000000]
b_a_addr_3             (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
tmp_6_0_2              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_0_4_cast         (zext             ) [ 0000011111111111111000000000000000000000000000000000000000]
b_a_addr_4             (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
tmp_6_0_5              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_0_5_cast         (zext             ) [ 0000011111111111111000000000000000000000000000000000000000]
b_a_addr_5             (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
tmp_6_0_6_cast1        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_0_6_cast         (zext             ) [ 0000011111111111111100000000000000000000000000000000000000]
b_a_addr_6             (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
tmp_6_0_7_cast1        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_0_7_cast         (zext             ) [ 0000011111111111111100000000000000000000000000000000000000]
b_a_addr_7             (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_exec_cnt_1 (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_s                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_129           (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
i0_cast1               (zext             ) [ 0000001111111111111111111111110000000000000000000000000000]
tmp_21                 (trunc            ) [ 0000001111111111111111111111110000000000000000000000000000]
i0_cast40_cast         (zext             ) [ 0000001111111111111111111111110000000000000000000000000000]
empty_13               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_134           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6                  (specregionbegin  ) [ 0000001111111111111111111111111000000000000000000000000000]
b_a_load               (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_cast          (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
b_a_load_1             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_1_cast        (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
b_a_load_2             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_2_cast        (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
b_a_load_3             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_3_cast        (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
b_a_load_4             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_4_cast        (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
b_a_load_5             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_5_cast        (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
b_a_load_6             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_6_cast        (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
b_a_load_7             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_7_cast        (sext             ) [ 0000001111111111000000000000000000000000000000000000000000]
StgValue_152           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
i1                     (phi              ) [ 0000001000000000000000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111]
i1_2                   (add              ) [ 0001111111111111111111111111111111111111111111111111111111]
StgValue_156           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_22                 (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000001111111100000000000000000000000000000000000000000000]
tmp_2_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr    (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000000000]
tmp_7_0_s              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_0_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_1  (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load    (load             ) [ 0000001111110000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load_1  (load             ) [ 0000001111110000000000000000000000000000000000000000000000]
tmp_7_0_3              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_0_3_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_4  (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000]
tmp_7_0_4              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_0_4_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_5  (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load_4  (load             ) [ 0000001111111000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load_5  (load             ) [ 0000001111111000000000000000000000000000000000000000000000]
tmp_7_0_5              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_0_5_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_6  (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000]
tmp_7_0_6              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_0_6_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_7  (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000]
tmp_7_0_1              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_0_1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_2  (getelementptr    ) [ 0000001000100000000000000000000000000000000000000000000000]
tmp_7_0_2              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_0_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_3  (getelementptr    ) [ 0000001000100000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load_6  (load             ) [ 0000001111111100000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load_7  (load             ) [ 0000001111111100000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load_2  (load             ) [ 0000001111011110000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_load_3  (load             ) [ 0000001111011110000000000000000000000000000000000000000000]
tmp_8                  (mul              ) [ 0000000010001000000000000000000000000000000000000000000000]
tmp_8_0_1              (mul              ) [ 0000000010001000000000000000000000000000000000000000000000]
tmp_8_0_4              (mul              ) [ 0000000001000100000000000000000000000000000000000000000000]
tmp_8_0_5              (mul              ) [ 0000000001000100000000000000000000000000000000000000000000]
tmp2                   (add              ) [ 0000001101000111000000000000000000000000000000000000000000]
tmp_8_0_6              (mul              ) [ 0000001000000010000000000000000000000000000000000000000000]
tmp_8_0_7              (mul              ) [ 0000001000000010000000000000000000000000000000000000000000]
tmp5                   (add              ) [ 0000001100000011000000000000000000000000000000000000000000]
tmp_9                  (add              ) [ 0000001100000011000000000000000000000000000000000000000000]
tmp_8_0_2              (mul              ) [ 0000000100000001000000000000000000000000000000000000000000]
tmp_8_0_3              (mul              ) [ 0000000100000001000000000000000000000000000000000000000000]
tmp6                   (add              ) [ 0000000100000001000000000000000000000000000000000000000000]
empty_14               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_235           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_237           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp3                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp1                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp4                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_14_0_6             (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_9_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
a_addr                 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_244           (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_15               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_246           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
a_addr_1               (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000000]
a_addr_2               (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000000]
a_load                 (load             ) [ 0000000000000000001111111111100000000000000000000000000000]
a_load_1               (load             ) [ 0000000000000000001111111111100000000000000000000000000000]
a_addr_3               (getelementptr    ) [ 0000000000000000001000000000000000000000000000000000000000]
a_addr_4               (getelementptr    ) [ 0000000000000000001000000000000000000000000000000000000000]
a_load_2               (load             ) [ 0000000000000000000111111111100000000000000000000000000000]
a_load_3               (load             ) [ 0000000000000000000111111111100000000000000000000000000000]
a_addr_5               (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000000000]
a_addr_6               (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000000000]
a_load_4               (load             ) [ 0000000000000000000011111111100000000000000000000000000000]
a_load_5               (load             ) [ 0000000000000000000011111111100000000000000000000000000000]
a_addr_7               (getelementptr    ) [ 0000000000000000000010000000000000000000000000000000000000]
a_addr_8               (getelementptr    ) [ 0000000000000000000010000000000000000000000000000000000000]
a_load_6               (load             ) [ 0000000000000000000001111111100000000000000000000000000000]
a_load_7               (load             ) [ 0000000000000000000001111111100000000000000000000000000000]
StgValue_271           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
i1_1                   (phi              ) [ 0000000000000000000001000000000000000000000000000000000000]
exitcond3              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111]
i1_3                   (add              ) [ 0001111111111111111111111111111111111111111111111111111111]
StgValue_275           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_23                 (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_4                  (bitconcatenate   ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_4_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr                 (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_11_0_s             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_0_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_1               (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_11_0_1             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_0_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_2               (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_11_0_2             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_0_2_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_3               (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_11_0_3             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_0_3_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_4               (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_11_0_4             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_0_4_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_5               (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_11_0_5             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_0_5_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_6               (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_11_0_6             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_0_6_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_7               (getelementptr    ) [ 0000000000000000000001100000000000000000000000000000000000]
tmp_15                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_16                 (bitconcatenate   ) [ 0000000000000000000001111111100000000000000000000000000000]
b_load                 (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
b_load_1               (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
b_load_2               (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
b_load_3               (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
b_load_4               (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
b_load_5               (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
b_load_6               (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
b_load_7               (load             ) [ 0000000000000000000001010000000000000000000000000000000000]
tmp_12                 (add              ) [ 0000000000000000000001011111100000000000000000000000000000]
b_load_cast            (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
b_load_1_cast          (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
b_load_2_cast          (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
b_load_3_cast          (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
b_load_4_cast          (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
b_load_5_cast          (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
b_load_6_cast          (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
b_load_7_cast          (sext             ) [ 0000000000000000000001001110000000000000000000000000000000]
tmp_11                 (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp_12_0_1             (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp_12_0_2             (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp_12_0_3             (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp_12_0_4             (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp_12_0_5             (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp_12_0_6             (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp_12_0_7             (mul              ) [ 0000000000000000000001000001000000000000000000000000000000]
tmp7                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp8                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp9                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp10                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp11                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp12                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_19_0_6             (add              ) [ 0000000000000000000001000000100000000000000000000000000000]
p_neg                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_20                 (partselect       ) [ 0000000000000000000001000000100000000000000000000000000000]
empty_16               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_370           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_10                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_372           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_13_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mB_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_375           (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_26                 (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
p_lshr_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
p_neg_t                (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_24                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
p_lshr_f_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_13                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_14_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_14                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_15_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_16_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mC_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_387           (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_17               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_389           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
i0_1_s                 (or               ) [ 0000000000000000000000000000001111111111111111111111110000]
i0_1_cast              (zext             ) [ 0000000000000000000000000000001111111111110000000000000000]
b_a_addr_8             (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
tmp_6_1_1              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_1_cast         (zext             ) [ 0000000000000000000000000000001111111111110000000000000000]
b_a_addr_9             (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
tmp_5                  (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_s              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_2_cast         (zext             ) [ 0000000000000000000000000000001111111111111000000000000000]
b_a_addr_10            (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
tmp_6_1_3              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_3_cast         (zext             ) [ 0000000000000000000000000000001111111111111000000000000000]
b_a_addr_11            (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
tmp_6_1_2              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_4_cast         (zext             ) [ 0000000000000000000000000000001111111111111100000000000000]
b_a_addr_12            (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
tmp_6_1_5              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_5_cast         (zext             ) [ 0000000000000000000000000000001111111111111100000000000000]
b_a_addr_13            (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
tmp_6_1_6_cast1        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_6_cast         (zext             ) [ 0000000000000000000000000000001111111111111110000000000000]
b_a_addr_14            (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
tmp_6_1_7              (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_6_1_7_cast         (zext             ) [ 0000000000000000000000000000001111111111111110000000000000]
b_a_addr_15            (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000]
empty_12               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_1                  (specregionbegin  ) [ 0000000000000000000000000000000111111111111111111111111000]
b_a_load_8             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_8_cast        (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
b_a_load_9             (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_9_cast        (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
b_a_load_10            (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_10_cast       (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
b_a_load_11            (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_11_cast       (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
b_a_load_12            (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_12_cast       (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
b_a_load_13            (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_13_cast       (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
b_a_load_14            (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_14_cast       (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
b_a_load_15            (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_a_load_15_cast       (sext             ) [ 0000000000000000000000000000000111111111100000000000000000]
StgValue_441           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
i1_s                   (phi              ) [ 0000000000000000000000000000000100000000000000000000000000]
exitcond2_1            (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111]
i1_2_1                 (add              ) [ 0001111111111111111111111111111111111111111111111111111111]
StgValue_445           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_27                 (trunc            ) [ 0000000000000000000000000000000111111111100000000000000000]
tmp_2_1                (bitconcatenate   ) [ 0000000000000000000000000000000011100000000000000000000000]
tmp_2_1_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_8  (getelementptr    ) [ 0000000000000000000000000000000010000000000000000000000000]
tmp_7_1_s              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_1_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_9  (getelementptr    ) [ 0000000000000000000000000000000010000000000000000000000000]
sc_FIFO_DCT_mA_load_8  (load             ) [ 0000000000000000000000000000000111111000000000000000000000]
sc_FIFO_DCT_mA_load_9  (load             ) [ 0000000000000000000000000000000111111000000000000000000000]
tmp_7_1_1              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_1_1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_10 (getelementptr    ) [ 0000000000000000000000000000000001000000000000000000000000]
tmp_7_1_2              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_1_2_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_11 (getelementptr    ) [ 0000000000000000000000000000000001000000000000000000000000]
sc_FIFO_DCT_mA_load_10 (load             ) [ 0000000000000000000000000000000111111100000000000000000000]
sc_FIFO_DCT_mA_load_11 (load             ) [ 0000000000000000000000000000000111111100000000000000000000]
tmp_7_1_5              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_1_5_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_14 (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000]
tmp_7_1_6              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_1_6_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_15 (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000]
tmp_7_1_3              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_1_3_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_12 (getelementptr    ) [ 0000000000000000000000000000000100010000000000000000000000]
tmp_7_1_4              (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_7_1_4_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mA_addr_13 (getelementptr    ) [ 0000000000000000000000000000000100010000000000000000000000]
sc_FIFO_DCT_mA_load_14 (load             ) [ 0000000000000000000000000000000111111110000000000000000000]
sc_FIFO_DCT_mA_load_15 (load             ) [ 0000000000000000000000000000000111111110000000000000000000]
sc_FIFO_DCT_mA_load_12 (load             ) [ 0000000000000000000000000000000111101111000000000000000000]
sc_FIFO_DCT_mA_load_13 (load             ) [ 0000000000000000000000000000000111101111000000000000000000]
tmp_8_1                (mul              ) [ 0000000000000000000000000000000001000100000000000000000000]
tmp_8_1_1              (mul              ) [ 0000000000000000000000000000000001000100000000000000000000]
tmp_8_1_2              (mul              ) [ 0000000000000000000000000000000000100010000000000000000000]
tmp_8_1_3              (mul              ) [ 0000000000000000000000000000000000100010000000000000000000]
tmp16                  (add              ) [ 0000000000000000000000000000000110100011100000000000000000]
tmp_8_1_6              (mul              ) [ 0000000000000000000000000000000100000001000000000000000000]
tmp_8_1_7              (mul              ) [ 0000000000000000000000000000000100000001000000000000000000]
tmp17                  (add              ) [ 0000000000000000000000000000000110000001100000000000000000]
tmp_8_1_4              (mul              ) [ 0000000000000000000000000000000010000000100000000000000000]
tmp_8_1_5              (mul              ) [ 0000000000000000000000000000000010000000100000000000000000]
tmp20                  (add              ) [ 0000000000000000000000000000000010000000100000000000000000]
empty_19               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_523           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_17                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_525           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp18                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp19                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp21                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_14_1_6             (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_13_1               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_13_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
a_addr_9               (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_533           (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_20               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_535           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
a_addr_10              (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000000]
a_addr_11              (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000000]
a_load_8               (load             ) [ 0000000000000000000000000000000000000000000111111111110000]
a_load_9               (load             ) [ 0000000000000000000000000000000000000000000111111111110000]
a_addr_12              (getelementptr    ) [ 0000000000000000000000000000000000000000000100000000000000]
a_addr_13              (getelementptr    ) [ 0000000000000000000000000000000000000000000100000000000000]
a_load_10              (load             ) [ 0000000000000000000000000000000000000000000011111111110000]
a_load_11              (load             ) [ 0000000000000000000000000000000000000000000011111111110000]
a_addr_14              (getelementptr    ) [ 0000000000000000000000000000000000000000000010000000000000]
a_addr_15              (getelementptr    ) [ 0000000000000000000000000000000000000000000010000000000000]
a_load_12              (load             ) [ 0000000000000000000000000000000000000000000001111111110000]
a_load_13              (load             ) [ 0000000000000000000000000000000000000000000001111111110000]
a_addr_16              (getelementptr    ) [ 0000000000000000000000000000000000000000000001000000000000]
a_addr_17              (getelementptr    ) [ 0000000000000000000000000000000000000000000001000000000000]
tmp_1_1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000111111110000]
a_load_14              (load             ) [ 0000000000000000000000000000000000000000000000111111110000]
a_load_15              (load             ) [ 0000000000000000000000000000000000000000000000111111110000]
StgValue_561           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
i1_1_1                 (phi              ) [ 0000000000000000000000000000000000000000000000100000000000]
exitcond3_1            (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111]
i1_3_1                 (add              ) [ 0001111111111111111111111111111111111111111111111111111111]
StgValue_565           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
i1_1_1_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_28                 (trunc            ) [ 0000000000000000000000000000000000000000000000111111110000]
tmp_4_1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_4_1_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_8               (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_11_1_s             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_9               (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_11_1_1             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_10              (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_11_1_2             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_2_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_11              (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_11_1_3             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_3_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_12              (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_11_1_4             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_4_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_13              (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_11_1_5             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_5_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_14              (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_11_1_6             (or               ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_11_1_6_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
b_addr_15              (getelementptr    ) [ 0000000000000000000000000000000000000000000000110000000000]
tmp_18_1               (add              ) [ 0000000000000000000000000000000000000000000000111111110000]
b_load_8               (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_9               (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_10              (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_11              (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_12              (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_13              (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_14              (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_15              (load             ) [ 0000000000000000000000000000000000000000000000101000000000]
b_load_8_cast          (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
b_load_9_cast          (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
b_load_10_cast         (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
b_load_11_cast         (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
b_load_12_cast         (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
b_load_13_cast         (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
b_load_14_cast         (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
b_load_15_cast         (sext             ) [ 0000000000000000000000000000000000000000000000100111000000]
tmp_12_1               (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp_12_1_1             (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp_12_1_2             (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp_12_1_3             (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp_12_1_4             (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp_12_1_5             (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp_12_1_6             (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp_12_1_7             (mul              ) [ 0000000000000000000000000000000000000000000000100000100000]
tmp24                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp25                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp26                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp27                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp28                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp29                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_19_1_6             (add              ) [ 0000000000000000000000000000000000000000000000100000010000]
p_neg_1                (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_25                 (partselect       ) [ 0000000000000000000000000000000000000000000000100000010000]
empty_21               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_659           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_18                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_661           (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_15_1               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_15_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mB_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_665           (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_32                 (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000]
p_lshr_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
p_neg_t_1              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_29                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
p_lshr_f_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_16_1               (select           ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_16_1_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_17_1               (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_17_1_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_18_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
sc_FIFO_DCT_mC_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_677           (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_22               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_679           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
empty_18               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
i0_1_1                 (add              ) [ 0001111111111111111111111111111111111111111111111111111111]
StgValue_682           (br               ) [ 0001111111111111111111111111111111111111111111111111111111]
StgValue_683           (wait             ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_684           (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_685           (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_686           (wait             ) [ 0000000000000000000000000000000000000000000000000000000000]
tmp_19                 (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_688           (poll             ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_689           (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_690           (wait             ) [ 0000000000000000000000000000000000000000000000000000000000]
StgValue_691           (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sc_FIFO_DCT_mA">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mA"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sc_FIFO_DCT_mB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sc_FIFO_DCT_mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mC"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sc_FIFO_DCT_exec_cnt">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_exec_cnt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_buffering">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffering"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_buffered">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffered"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_working">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_working"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_DCT">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_DCT"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_done">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_done"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b_a">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_a"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Poll"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="a_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_90/3 StgValue_685/55 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sc_FIFO_DCT_exec_cnt_1_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sc_FIFO_DCT_exec_cnt_1/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_129_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_129/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_684/55 StgValue_689/56 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_19_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_19/56 "/>
</bind>
</comp>

<comp id="215" class="1004" name="b_a_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="6" slack="0"/>
<pin id="246" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="9" bw="6" slack="0"/>
<pin id="257" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="12" bw="6" slack="0"/>
<pin id="268" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="15" bw="6" slack="0"/>
<pin id="279" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="18" bw="6" slack="0"/>
<pin id="290" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="300" dir="0" index="21" bw="6" slack="0"/>
<pin id="301" dir="0" index="22" bw="8" slack="2147483647"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="5" bw="8" slack="0"/>
<pin id="247" dir="1" index="8" bw="8" slack="0"/>
<pin id="258" dir="1" index="11" bw="8" slack="0"/>
<pin id="269" dir="1" index="14" bw="8" slack="0"/>
<pin id="280" dir="1" index="17" bw="8" slack="0"/>
<pin id="291" dir="1" index="20" bw="8" slack="0"/>
<pin id="302" dir="1" index="23" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_a_load/4 b_a_load_1/4 b_a_load_2/4 b_a_load_3/4 b_a_load_4/4 b_a_load_5/4 b_a_load_6/4 b_a_load_7/4 b_a_load_8/29 b_a_load_9/29 b_a_load_10/29 b_a_load_11/29 b_a_load_12/29 b_a_load_13/29 b_a_load_14/29 b_a_load_15/29 "/>
</bind>
</comp>

<comp id="227" class="1004" name="b_a_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_1/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="b_a_addr_2_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_2/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="b_a_addr_3_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_3/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="b_a_addr_4_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_4/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="b_a_addr_5_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_5/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="b_a_addr_6_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_6/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="b_a_addr_7_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_7/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sc_FIFO_DCT_mA_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
<pin id="325" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_mA_load/6 sc_FIFO_DCT_mA_load_1/6 sc_FIFO_DCT_mA_load_4/7 sc_FIFO_DCT_mA_load_5/7 sc_FIFO_DCT_mA_load_6/8 sc_FIFO_DCT_mA_load_7/8 sc_FIFO_DCT_mA_load_2/9 sc_FIFO_DCT_mA_load_3/9 sc_FIFO_DCT_mA_load_8/31 sc_FIFO_DCT_mA_load_9/31 sc_FIFO_DCT_mA_load_10/32 sc_FIFO_DCT_mA_load_11/32 sc_FIFO_DCT_mA_load_14/33 sc_FIFO_DCT_mA_load_15/33 sc_FIFO_DCT_mA_load_12/34 sc_FIFO_DCT_mA_load_13/34 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sc_FIFO_DCT_mA_addr_1_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_1/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sc_FIFO_DCT_mA_addr_4_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_4/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sc_FIFO_DCT_mA_addr_5_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_5/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sc_FIFO_DCT_mA_addr_6_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_6/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sc_FIFO_DCT_mA_addr_7_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_7/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sc_FIFO_DCT_mA_addr_2_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_2/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sc_FIFO_DCT_mA_addr_3_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_3/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="a_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/15 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="3" bw="6" slack="0"/>
<pin id="400" dir="0" index="4" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="3"/>
<pin id="401" dir="1" index="5" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_244/15 a_load/16 a_load_1/16 a_load_2/17 a_load_3/17 a_load_4/18 a_load_5/18 a_load_6/19 a_load_7/19 StgValue_533/40 a_load_8/41 a_load_9/41 a_load_10/42 a_load_11/42 a_load_12/43 a_load_13/43 a_load_14/44 a_load_15/44 "/>
</bind>
</comp>

<comp id="386" class="1004" name="a_addr_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="3"/>
<pin id="390" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/16 "/>
</bind>
</comp>

<comp id="393" class="1004" name="a_addr_2_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="3"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/16 "/>
</bind>
</comp>

<comp id="403" class="1004" name="a_addr_3_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="4"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/17 "/>
</bind>
</comp>

<comp id="410" class="1004" name="a_addr_4_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="4"/>
<pin id="414" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/17 "/>
</bind>
</comp>

<comp id="417" class="1004" name="a_addr_5_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="5"/>
<pin id="421" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_5/18 "/>
</bind>
</comp>

<comp id="424" class="1004" name="a_addr_6_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="5"/>
<pin id="428" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_6/18 "/>
</bind>
</comp>

<comp id="431" class="1004" name="a_addr_7_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="6"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_7/19 "/>
</bind>
</comp>

<comp id="438" class="1004" name="a_addr_8_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="6"/>
<pin id="442" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_8/19 "/>
</bind>
</comp>

<comp id="445" class="1004" name="b_addr_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/21 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="475" dir="0" index="6" bw="6" slack="0"/>
<pin id="476" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="486" dir="0" index="9" bw="6" slack="0"/>
<pin id="487" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="497" dir="0" index="12" bw="6" slack="0"/>
<pin id="498" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="508" dir="0" index="15" bw="6" slack="0"/>
<pin id="509" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="519" dir="0" index="18" bw="6" slack="0"/>
<pin id="520" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="530" dir="0" index="21" bw="6" slack="0"/>
<pin id="531" dir="0" index="22" bw="8" slack="2147483647"/>
<pin id="455" dir="1" index="2" bw="8" slack="1"/>
<pin id="466" dir="1" index="5" bw="8" slack="1"/>
<pin id="477" dir="1" index="8" bw="8" slack="1"/>
<pin id="488" dir="1" index="11" bw="8" slack="1"/>
<pin id="499" dir="1" index="14" bw="8" slack="1"/>
<pin id="510" dir="1" index="17" bw="8" slack="1"/>
<pin id="521" dir="1" index="20" bw="8" slack="1"/>
<pin id="532" dir="1" index="23" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/21 b_load_1/21 b_load_2/21 b_load_3/21 b_load_4/21 b_load_5/21 b_load_6/21 b_load_7/21 b_load_8/46 b_load_9/46 b_load_10/46 b_load_11/46 b_load_12/46 b_load_13/46 b_load_14/46 b_load_15/46 "/>
</bind>
</comp>

<comp id="457" class="1004" name="b_addr_1_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/21 "/>
</bind>
</comp>

<comp id="468" class="1004" name="b_addr_2_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="6" slack="0"/>
<pin id="472" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/21 "/>
</bind>
</comp>

<comp id="479" class="1004" name="b_addr_3_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/21 "/>
</bind>
</comp>

<comp id="490" class="1004" name="b_addr_4_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_4/21 "/>
</bind>
</comp>

<comp id="501" class="1004" name="b_addr_5_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_5/21 "/>
</bind>
</comp>

<comp id="512" class="1004" name="b_addr_6_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_6/21 "/>
</bind>
</comp>

<comp id="523" class="1004" name="b_addr_7_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_7/21 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sc_FIFO_DCT_mB_addr_gep_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mB_addr/28 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_access_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_375/28 StgValue_665/53 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sc_FIFO_DCT_mC_addr_gep_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mC_addr/28 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_access_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_387/28 StgValue_677/53 "/>
</bind>
</comp>

<comp id="558" class="1004" name="b_a_addr_8_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="3" slack="0"/>
<pin id="562" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_8/29 "/>
</bind>
</comp>

<comp id="566" class="1004" name="b_a_addr_9_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_9/29 "/>
</bind>
</comp>

<comp id="574" class="1004" name="b_a_addr_10_gep_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_10/29 "/>
</bind>
</comp>

<comp id="582" class="1004" name="b_a_addr_11_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="6" slack="0"/>
<pin id="586" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_11/29 "/>
</bind>
</comp>

<comp id="590" class="1004" name="b_a_addr_12_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="0"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_12/29 "/>
</bind>
</comp>

<comp id="598" class="1004" name="b_a_addr_13_gep_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_13/29 "/>
</bind>
</comp>

<comp id="606" class="1004" name="b_a_addr_14_gep_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_14/29 "/>
</bind>
</comp>

<comp id="614" class="1004" name="b_a_addr_15_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="7" slack="0"/>
<pin id="618" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_a_addr_15/29 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sc_FIFO_DCT_mA_addr_8_gep_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="6" slack="0"/>
<pin id="626" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_8/31 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sc_FIFO_DCT_mA_addr_9_gep_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="6" slack="0"/>
<pin id="634" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_9/31 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sc_FIFO_DCT_mA_addr_10_gep_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_10/32 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sc_FIFO_DCT_mA_addr_11_gep_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_11/32 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sc_FIFO_DCT_mA_addr_14_gep_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_14/33 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sc_FIFO_DCT_mA_addr_15_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_15/33 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sc_FIFO_DCT_mA_addr_12_gep_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="0" index="2" bw="6" slack="0"/>
<pin id="674" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_12/34 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sc_FIFO_DCT_mA_addr_13_gep_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mA_addr_13/34 "/>
</bind>
</comp>

<comp id="686" class="1004" name="a_addr_9_gep_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_9/40 "/>
</bind>
</comp>

<comp id="693" class="1004" name="a_addr_10_gep_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="3" slack="3"/>
<pin id="697" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_10/41 "/>
</bind>
</comp>

<comp id="700" class="1004" name="a_addr_11_gep_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="0" index="2" bw="5" slack="3"/>
<pin id="704" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_11/41 "/>
</bind>
</comp>

<comp id="707" class="1004" name="a_addr_12_gep_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="4"/>
<pin id="711" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_12/42 "/>
</bind>
</comp>

<comp id="714" class="1004" name="a_addr_13_gep_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="6" slack="4"/>
<pin id="718" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_13/42 "/>
</bind>
</comp>

<comp id="721" class="1004" name="a_addr_14_gep_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="6" slack="5"/>
<pin id="725" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_14/43 "/>
</bind>
</comp>

<comp id="728" class="1004" name="a_addr_15_gep_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="6" slack="5"/>
<pin id="732" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_15/43 "/>
</bind>
</comp>

<comp id="735" class="1004" name="a_addr_16_gep_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="6" slack="6"/>
<pin id="739" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_16/44 "/>
</bind>
</comp>

<comp id="742" class="1004" name="a_addr_17_gep_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="0" index="2" bw="7" slack="6"/>
<pin id="746" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_17/44 "/>
</bind>
</comp>

<comp id="749" class="1004" name="b_addr_8_gep_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="6" slack="0"/>
<pin id="753" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_8/46 "/>
</bind>
</comp>

<comp id="757" class="1004" name="b_addr_9_gep_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_9/46 "/>
</bind>
</comp>

<comp id="765" class="1004" name="b_addr_10_gep_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="0" index="2" bw="6" slack="0"/>
<pin id="769" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_10/46 "/>
</bind>
</comp>

<comp id="773" class="1004" name="b_addr_11_gep_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_11/46 "/>
</bind>
</comp>

<comp id="781" class="1004" name="b_addr_12_gep_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="0" index="2" bw="6" slack="0"/>
<pin id="785" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_12/46 "/>
</bind>
</comp>

<comp id="789" class="1004" name="b_addr_13_gep_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_13/46 "/>
</bind>
</comp>

<comp id="797" class="1004" name="b_addr_14_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_14/46 "/>
</bind>
</comp>

<comp id="805" class="1004" name="b_addr_15_gep_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="0" index="2" bw="6" slack="0"/>
<pin id="809" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_15/46 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sc_FIFO_DCT_mB_addr_1_gep_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="0" index="2" bw="6" slack="0"/>
<pin id="817" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mB_addr_1/53 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sc_FIFO_DCT_mC_addr_1_gep_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="0" index="2" bw="6" slack="0"/>
<pin id="825" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sc_FIFO_DCT_mC_addr_1/53 "/>
</bind>
</comp>

<comp id="829" class="1005" name="i0_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="1"/>
<pin id="831" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i0 (phireg) "/>
</bind>
</comp>

<comp id="833" class="1004" name="i0_phi_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="836" dir="0" index="2" bw="4" slack="1"/>
<pin id="837" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="838" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0/4 "/>
</bind>
</comp>

<comp id="841" class="1005" name="i1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="1"/>
<pin id="843" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="845" class="1004" name="i1_phi_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="848" dir="0" index="2" bw="4" slack="0"/>
<pin id="849" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="850" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="852" class="1005" name="i1_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="1"/>
<pin id="854" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_1 (phireg) "/>
</bind>
</comp>

<comp id="856" class="1004" name="i1_1_phi_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="859" dir="0" index="2" bw="1" slack="1"/>
<pin id="860" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="861" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_1/21 "/>
</bind>
</comp>

<comp id="863" class="1005" name="i1_s_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="1"/>
<pin id="865" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_s (phireg) "/>
</bind>
</comp>

<comp id="867" class="1004" name="i1_s_phi_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="870" dir="0" index="2" bw="4" slack="0"/>
<pin id="871" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="872" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_s/31 "/>
</bind>
</comp>

<comp id="874" class="1005" name="i1_1_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="4" slack="1"/>
<pin id="876" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="878" class="1004" name="i1_1_1_phi_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="0"/>
<pin id="880" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="881" dir="0" index="2" bw="1" slack="1"/>
<pin id="882" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="883" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_1_1/46 "/>
</bind>
</comp>

<comp id="885" class="1005" name="reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load sc_FIFO_DCT_mA_load_8 "/>
</bind>
</comp>

<comp id="889" class="1005" name="reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load_1 sc_FIFO_DCT_mA_load_9 "/>
</bind>
</comp>

<comp id="893" class="1005" name="reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load_4 sc_FIFO_DCT_mA_load_10 "/>
</bind>
</comp>

<comp id="897" class="1005" name="reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load_5 sc_FIFO_DCT_mA_load_11 "/>
</bind>
</comp>

<comp id="901" class="1005" name="reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load_6 sc_FIFO_DCT_mA_load_14 "/>
</bind>
</comp>

<comp id="905" class="1005" name="reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load_7 sc_FIFO_DCT_mA_load_15 "/>
</bind>
</comp>

<comp id="909" class="1005" name="reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load_2 sc_FIFO_DCT_mA_load_12 "/>
</bind>
</comp>

<comp id="913" class="1005" name="reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_load_3 sc_FIFO_DCT_mA_load_13 "/>
</bind>
</comp>

<comp id="917" class="1005" name="reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="6"/>
<pin id="919" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="a_load a_load_8 "/>
</bind>
</comp>

<comp id="921" class="1005" name="reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="6"/>
<pin id="923" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="a_load_1 a_load_9 "/>
</bind>
</comp>

<comp id="925" class="1005" name="reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="5"/>
<pin id="927" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_load_2 a_load_10 "/>
</bind>
</comp>

<comp id="930" class="1005" name="reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="5"/>
<pin id="932" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_load_3 a_load_11 "/>
</bind>
</comp>

<comp id="935" class="1005" name="reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="4"/>
<pin id="937" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="a_load_4 a_load_12 "/>
</bind>
</comp>

<comp id="940" class="1005" name="reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="4"/>
<pin id="942" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="a_load_5 a_load_13 "/>
</bind>
</comp>

<comp id="945" class="1005" name="reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="3"/>
<pin id="947" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_load_6 a_load_14 "/>
</bind>
</comp>

<comp id="950" class="1005" name="reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="3"/>
<pin id="952" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_load_7 a_load_15 "/>
</bind>
</comp>

<comp id="955" class="1005" name="reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load b_load_8 "/>
</bind>
</comp>

<comp id="959" class="1005" name="reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 b_load_9 "/>
</bind>
</comp>

<comp id="963" class="1005" name="reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="1"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 b_load_10 "/>
</bind>
</comp>

<comp id="967" class="1005" name="reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="1"/>
<pin id="969" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_3 b_load_11 "/>
</bind>
</comp>

<comp id="971" class="1005" name="reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="1"/>
<pin id="973" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_4 b_load_12 "/>
</bind>
</comp>

<comp id="975" class="1005" name="reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_5 b_load_13 "/>
</bind>
</comp>

<comp id="979" class="1005" name="reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_6 b_load_14 "/>
</bind>
</comp>

<comp id="983" class="1005" name="reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="1"/>
<pin id="985" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_7 b_load_15 "/>
</bind>
</comp>

<comp id="987" class="1004" name="StgValue_89_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="0" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_89/3 "/>
</bind>
</comp>

<comp id="993" class="1004" name="exitcond1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="4" slack="0"/>
<pin id="995" dir="0" index="1" bw="4" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="i0_cast3_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="0"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i0_cast3/4 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="i0_cast4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="0"/>
<pin id="1006" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i0_cast4/4 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_6_0_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="0"/>
<pin id="1010" dir="0" index="1" bw="4" slack="0"/>
<pin id="1011" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_0_1/4 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_6_0_1_cast_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="4" slack="0"/>
<pin id="1016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_1_cast/4 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_6_0_s_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="0" index="2" bw="4" slack="0"/>
<pin id="1023" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_0_s/4 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_6_0_2_cast_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="5" slack="0"/>
<pin id="1029" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_2_cast/4 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_6_0_3_cast1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="4" slack="0"/>
<pin id="1034" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_3_cast1/4 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_6_0_3_cast_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="0"/>
<pin id="1038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_3_cast/4 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_6_0_2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="6" slack="0"/>
<pin id="1043" dir="0" index="1" bw="2" slack="0"/>
<pin id="1044" dir="0" index="2" bw="4" slack="0"/>
<pin id="1045" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_0_2/4 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_6_0_4_cast_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="6" slack="0"/>
<pin id="1051" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_4_cast/4 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_6_0_5_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="6" slack="0"/>
<pin id="1056" dir="0" index="1" bw="4" slack="0"/>
<pin id="1057" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_0_5/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_6_0_5_cast_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="6" slack="0"/>
<pin id="1062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_5_cast/4 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_6_0_6_cast1_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="5" slack="0"/>
<pin id="1067" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_6_cast1/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_6_0_6_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="5" slack="0"/>
<pin id="1071" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_6_cast/4 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_6_0_7_cast1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="0"/>
<pin id="1076" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_0_7_cast1/4 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_6_0_7_cast_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="4" slack="0"/>
<pin id="1080" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_0_7_cast/4 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_s_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="i0_cast1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="4" slack="1"/>
<pin id="1092" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i0_cast1/5 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_21_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="4" slack="1"/>
<pin id="1096" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="i0_cast40_cast_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="4" slack="1"/>
<pin id="1100" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i0_cast40_cast/5 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="b_a_load_cast_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="0"/>
<pin id="1104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_cast/5 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="b_a_load_1_cast_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_1_cast/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="b_a_load_2_cast_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="0"/>
<pin id="1112" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_2_cast/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="b_a_load_3_cast_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_3_cast/5 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="b_a_load_4_cast_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_4_cast/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="b_a_load_5_cast_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="0"/>
<pin id="1124" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_5_cast/5 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="b_a_load_6_cast_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_6_cast/5 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="b_a_load_7_cast_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_7_cast/5 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="exitcond2_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="0"/>
<pin id="1136" dir="0" index="1" bw="4" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="i1_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="4" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_2/6 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_22_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="4" slack="0"/>
<pin id="1148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_2_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="6" slack="0"/>
<pin id="1152" dir="0" index="1" bw="3" slack="0"/>
<pin id="1153" dir="0" index="2" bw="1" slack="0"/>
<pin id="1154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_2_cast_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="6" slack="0"/>
<pin id="1160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/6 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_7_0_s_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="6" slack="0"/>
<pin id="1165" dir="0" index="1" bw="6" slack="0"/>
<pin id="1166" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_0_s/6 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp_7_0_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="0"/>
<pin id="1171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_cast/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_7_0_3_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="6" slack="1"/>
<pin id="1176" dir="0" index="1" bw="6" slack="0"/>
<pin id="1177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_0_3/7 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_7_0_3_cast_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="0"/>
<pin id="1181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_3_cast/7 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_7_0_4_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="1"/>
<pin id="1186" dir="0" index="1" bw="6" slack="0"/>
<pin id="1187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_0_4/7 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_7_0_4_cast_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="6" slack="0"/>
<pin id="1191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_4_cast/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="grp_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="3"/>
<pin id="1196" dir="0" index="1" bw="32" slack="1"/>
<pin id="1197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="grp_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="3"/>
<pin id="1201" dir="0" index="1" bw="32" slack="1"/>
<pin id="1202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_1/8 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_7_0_5_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="6" slack="2"/>
<pin id="1206" dir="0" index="1" bw="6" slack="0"/>
<pin id="1207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_0_5/8 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_7_0_5_cast_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="6" slack="0"/>
<pin id="1211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_5_cast/8 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_7_0_6_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="6" slack="2"/>
<pin id="1216" dir="0" index="1" bw="6" slack="0"/>
<pin id="1217" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_0_6/8 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_7_0_6_cast_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="6" slack="0"/>
<pin id="1221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_6_cast/8 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_7_0_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="3"/>
<pin id="1226" dir="0" index="1" bw="6" slack="0"/>
<pin id="1227" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_0_1/9 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="tmp_7_0_1_cast_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="6" slack="0"/>
<pin id="1231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_1_cast/9 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="tmp_7_0_2_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="6" slack="3"/>
<pin id="1236" dir="0" index="1" bw="6" slack="0"/>
<pin id="1237" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_0_2/9 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_7_0_2_cast_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="6" slack="0"/>
<pin id="1241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_0_2_cast/9 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="grp_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="4"/>
<pin id="1246" dir="0" index="1" bw="32" slack="1"/>
<pin id="1247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_4/9 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="grp_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="4"/>
<pin id="1251" dir="0" index="1" bw="32" slack="1"/>
<pin id="1252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_5/9 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="grp_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="8" slack="5"/>
<pin id="1256" dir="0" index="1" bw="32" slack="1"/>
<pin id="1257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_6/10 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="grp_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="5"/>
<pin id="1261" dir="0" index="1" bw="32" slack="1"/>
<pin id="1262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_7/10 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="grp_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="6"/>
<pin id="1266" dir="0" index="1" bw="32" slack="1"/>
<pin id="1267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_2/11 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="grp_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="6"/>
<pin id="1271" dir="0" index="1" bw="32" slack="1"/>
<pin id="1272" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_0_3/11 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp2_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="0" index="1" bw="32" slack="1"/>
<pin id="1277" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/12 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp5_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="0" index="1" bw="32" slack="1"/>
<pin id="1281" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="tmp_9_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="4" slack="9"/>
<pin id="1284" dir="0" index="1" bw="6" slack="7"/>
<pin id="1285" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="tmp6_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="0" index="1" bw="32" slack="1"/>
<pin id="1289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/14 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp3_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="0" index="1" bw="32" slack="1"/>
<pin id="1293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/15 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="3"/>
<pin id="1296" dir="0" index="1" bw="32" slack="0"/>
<pin id="1297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/15 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="tmp4_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="2"/>
<pin id="1301" dir="0" index="1" bw="32" slack="1"/>
<pin id="1302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/15 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="tmp_14_0_6_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="0"/>
<pin id="1305" dir="0" index="1" bw="32" slack="0"/>
<pin id="1306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14_0_6/15 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_9_cast_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="2"/>
<pin id="1312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/15 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="exitcond3_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="4" slack="0"/>
<pin id="1316" dir="0" index="1" bw="4" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/21 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="i1_3_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="4" slack="0"/>
<pin id="1322" dir="0" index="1" bw="1" slack="0"/>
<pin id="1323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_3/21 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="tmp_23_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="4" slack="0"/>
<pin id="1328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/21 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_4_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="6" slack="0"/>
<pin id="1332" dir="0" index="1" bw="3" slack="0"/>
<pin id="1333" dir="0" index="2" bw="1" slack="0"/>
<pin id="1334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_4_cast_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="6" slack="0"/>
<pin id="1340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/21 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="tmp_11_0_s_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="6" slack="0"/>
<pin id="1345" dir="0" index="1" bw="6" slack="0"/>
<pin id="1346" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_0_s/21 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_11_0_cast_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="6" slack="0"/>
<pin id="1351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_0_cast/21 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp_11_0_1_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="6" slack="0"/>
<pin id="1356" dir="0" index="1" bw="6" slack="0"/>
<pin id="1357" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_0_1/21 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="tmp_11_0_1_cast_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="6" slack="0"/>
<pin id="1362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_0_1_cast/21 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="tmp_11_0_2_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="6" slack="0"/>
<pin id="1367" dir="0" index="1" bw="6" slack="0"/>
<pin id="1368" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_0_2/21 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_11_0_2_cast_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="6" slack="0"/>
<pin id="1373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_0_2_cast/21 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="tmp_11_0_3_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="6" slack="0"/>
<pin id="1378" dir="0" index="1" bw="6" slack="0"/>
<pin id="1379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_0_3/21 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="tmp_11_0_3_cast_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="6" slack="0"/>
<pin id="1384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_0_3_cast/21 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="tmp_11_0_4_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="6" slack="0"/>
<pin id="1389" dir="0" index="1" bw="6" slack="0"/>
<pin id="1390" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_0_4/21 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="tmp_11_0_4_cast_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="6" slack="0"/>
<pin id="1395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_0_4_cast/21 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="tmp_11_0_5_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="6" slack="0"/>
<pin id="1400" dir="0" index="1" bw="6" slack="0"/>
<pin id="1401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_0_5/21 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="tmp_11_0_5_cast_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="6" slack="0"/>
<pin id="1406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_0_5_cast/21 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="tmp_11_0_6_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="6" slack="0"/>
<pin id="1411" dir="0" index="1" bw="6" slack="0"/>
<pin id="1412" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_0_6/21 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="tmp_11_0_6_cast_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="6" slack="0"/>
<pin id="1417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_0_6_cast/21 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="tmp_15_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="2" slack="0"/>
<pin id="1422" dir="0" index="1" bw="4" slack="8"/>
<pin id="1423" dir="0" index="2" bw="1" slack="0"/>
<pin id="1424" dir="0" index="3" bw="3" slack="0"/>
<pin id="1425" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/21 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="tmp_16_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="6" slack="0"/>
<pin id="1432" dir="0" index="1" bw="2" slack="0"/>
<pin id="1433" dir="0" index="2" bw="4" slack="0"/>
<pin id="1434" dir="1" index="3" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/21 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="tmp_12_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="4" slack="9"/>
<pin id="1440" dir="0" index="1" bw="6" slack="1"/>
<pin id="1441" dir="1" index="2" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/22 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="b_load_cast_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="8" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_cast/23 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="grp_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="0"/>
<pin id="1448" dir="0" index="1" bw="32" slack="6"/>
<pin id="1449" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="b_load_1_cast_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_1_cast/23 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="grp_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="0"/>
<pin id="1458" dir="0" index="1" bw="32" slack="6"/>
<pin id="1459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_0_1/23 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="b_load_2_cast_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="1"/>
<pin id="1464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_2_cast/23 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="grp_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="0"/>
<pin id="1468" dir="0" index="1" bw="32" slack="5"/>
<pin id="1469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_0_2/23 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="b_load_3_cast_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_3_cast/23 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="grp_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="8" slack="0"/>
<pin id="1478" dir="0" index="1" bw="32" slack="5"/>
<pin id="1479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_0_3/23 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="b_load_4_cast_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="8" slack="1"/>
<pin id="1484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_4_cast/23 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="grp_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="8" slack="0"/>
<pin id="1488" dir="0" index="1" bw="32" slack="4"/>
<pin id="1489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_0_4/23 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="b_load_5_cast_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="8" slack="1"/>
<pin id="1494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_5_cast/23 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="grp_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="0"/>
<pin id="1498" dir="0" index="1" bw="32" slack="4"/>
<pin id="1499" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_0_5/23 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="b_load_6_cast_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="8" slack="1"/>
<pin id="1504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_6_cast/23 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="grp_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="0"/>
<pin id="1508" dir="0" index="1" bw="32" slack="3"/>
<pin id="1509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_0_6/23 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="b_load_7_cast_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="8" slack="1"/>
<pin id="1514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_7_cast/23 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="grp_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="8" slack="0"/>
<pin id="1518" dir="0" index="1" bw="32" slack="3"/>
<pin id="1519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_0_7/23 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="tmp7_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="1"/>
<pin id="1524" dir="0" index="1" bw="32" slack="1"/>
<pin id="1525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/27 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="tmp8_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="0" index="1" bw="32" slack="1"/>
<pin id="1529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/27 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="tmp9_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="0"/>
<pin id="1532" dir="0" index="1" bw="32" slack="0"/>
<pin id="1533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/27 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="tmp10_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="0" index="1" bw="32" slack="1"/>
<pin id="1539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/27 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="tmp11_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="1"/>
<pin id="1542" dir="0" index="1" bw="32" slack="1"/>
<pin id="1543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/27 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="tmp12_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="0"/>
<pin id="1546" dir="0" index="1" bw="32" slack="0"/>
<pin id="1547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/27 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="tmp_19_0_6_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="32" slack="0"/>
<pin id="1552" dir="0" index="1" bw="32" slack="0"/>
<pin id="1553" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_0_6/27 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="p_neg_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="0"/>
<pin id="1558" dir="0" index="1" bw="32" slack="0"/>
<pin id="1559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/27 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="tmp_20_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="13" slack="0"/>
<pin id="1564" dir="0" index="1" bw="32" slack="0"/>
<pin id="1565" dir="0" index="2" bw="6" slack="0"/>
<pin id="1566" dir="0" index="3" bw="6" slack="0"/>
<pin id="1567" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/27 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="tmp_13_cast_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="6" slack="6"/>
<pin id="1574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/28 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="tmp_26_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="0"/>
<pin id="1578" dir="0" index="1" bw="32" slack="1"/>
<pin id="1579" dir="0" index="2" bw="6" slack="0"/>
<pin id="1580" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/28 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="p_lshr_cast_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="13" slack="1"/>
<pin id="1585" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast/28 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="p_neg_t_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="0"/>
<pin id="1588" dir="0" index="1" bw="13" slack="0"/>
<pin id="1589" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/28 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="tmp_24_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="13" slack="0"/>
<pin id="1594" dir="0" index="1" bw="32" slack="1"/>
<pin id="1595" dir="0" index="2" bw="6" slack="0"/>
<pin id="1596" dir="0" index="3" bw="6" slack="0"/>
<pin id="1597" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/28 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="p_lshr_f_cast_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="13" slack="0"/>
<pin id="1603" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast/28 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="tmp_13_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="0"/>
<pin id="1607" dir="0" index="1" bw="14" slack="0"/>
<pin id="1608" dir="0" index="2" bw="14" slack="0"/>
<pin id="1609" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/28 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="tmp_14_cast_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="14" slack="0"/>
<pin id="1615" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/28 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="tmp_14_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="8" slack="0"/>
<pin id="1619" dir="0" index="1" bw="14" slack="0"/>
<pin id="1620" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/28 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="tmp_15_cast_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="15" slack="0"/>
<pin id="1625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/28 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="tmp_16_cast_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="6" slack="7"/>
<pin id="1630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/28 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="i0_1_s_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="3" slack="8"/>
<pin id="1634" dir="0" index="1" bw="3" slack="0"/>
<pin id="1635" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i0_1_s/29 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="i0_1_cast_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="3" slack="0"/>
<pin id="1639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i0_1_cast/29 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="tmp_6_1_1_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="4" slack="8"/>
<pin id="1644" dir="0" index="1" bw="5" slack="0"/>
<pin id="1645" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_1_1/29 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="tmp_6_1_1_cast_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="5" slack="0"/>
<pin id="1649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_1_1_cast/29 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="tmp_5_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="4" slack="9"/>
<pin id="1654" dir="0" index="1" bw="4" slack="0"/>
<pin id="1655" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/29 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="tmp_6_1_s_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="5" slack="0"/>
<pin id="1660" dir="0" index="1" bw="1" slack="0"/>
<pin id="1661" dir="0" index="2" bw="4" slack="0"/>
<pin id="1662" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_1_s/29 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="tmp_6_1_2_cast_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="5" slack="0"/>
<pin id="1668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_1_2_cast/29 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="tmp_6_1_3_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="4" slack="9"/>
<pin id="1673" dir="0" index="1" bw="6" slack="0"/>
<pin id="1674" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_1_3/29 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="tmp_6_1_3_cast_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="6" slack="0"/>
<pin id="1678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_1_3_cast/29 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="tmp_6_1_2_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="6" slack="0"/>
<pin id="1683" dir="0" index="1" bw="2" slack="0"/>
<pin id="1684" dir="0" index="2" bw="4" slack="0"/>
<pin id="1685" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_1_2/29 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="tmp_6_1_4_cast_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="6" slack="0"/>
<pin id="1691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_1_4_cast/29 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="tmp_6_1_5_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="4" slack="9"/>
<pin id="1696" dir="0" index="1" bw="6" slack="0"/>
<pin id="1697" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_1_5/29 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="tmp_6_1_5_cast_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="6" slack="0"/>
<pin id="1701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_1_5_cast/29 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="tmp_6_1_6_cast1_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="5" slack="0"/>
<pin id="1706" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1_6_cast1/29 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="tmp_6_1_6_cast_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="5" slack="0"/>
<pin id="1710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_1_6_cast/29 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="tmp_6_1_7_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="4" slack="8"/>
<pin id="1715" dir="0" index="1" bw="7" slack="0"/>
<pin id="1716" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_1_7/29 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="tmp_6_1_7_cast_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="7" slack="0"/>
<pin id="1720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_1_7_cast/29 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="b_a_load_8_cast_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="8" slack="0"/>
<pin id="1725" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_8_cast/30 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="b_a_load_9_cast_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="8" slack="0"/>
<pin id="1729" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_9_cast/30 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="b_a_load_10_cast_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="8" slack="0"/>
<pin id="1733" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_10_cast/30 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="b_a_load_11_cast_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="8" slack="0"/>
<pin id="1737" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_11_cast/30 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="b_a_load_12_cast_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="8" slack="0"/>
<pin id="1741" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_12_cast/30 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="b_a_load_13_cast_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="8" slack="0"/>
<pin id="1745" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_13_cast/30 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="b_a_load_14_cast_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="8" slack="0"/>
<pin id="1749" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_14_cast/30 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="b_a_load_15_cast_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="8" slack="0"/>
<pin id="1753" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_a_load_15_cast/30 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="exitcond2_1_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="4" slack="0"/>
<pin id="1757" dir="0" index="1" bw="4" slack="0"/>
<pin id="1758" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_1/31 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="i1_2_1_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="4" slack="0"/>
<pin id="1763" dir="0" index="1" bw="1" slack="0"/>
<pin id="1764" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_2_1/31 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="tmp_27_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="4" slack="0"/>
<pin id="1769" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/31 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="tmp_2_1_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="6" slack="0"/>
<pin id="1773" dir="0" index="1" bw="3" slack="0"/>
<pin id="1774" dir="0" index="2" bw="1" slack="0"/>
<pin id="1775" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_1/31 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="tmp_2_1_cast_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="6" slack="0"/>
<pin id="1781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_1_cast/31 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="tmp_7_1_s_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="6" slack="0"/>
<pin id="1786" dir="0" index="1" bw="6" slack="0"/>
<pin id="1787" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_1_s/31 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="tmp_7_1_cast_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="6" slack="0"/>
<pin id="1792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_cast/31 "/>
</bind>
</comp>

<comp id="1795" class="1004" name="tmp_7_1_1_fu_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="6" slack="1"/>
<pin id="1797" dir="0" index="1" bw="6" slack="0"/>
<pin id="1798" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_1_1/32 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="tmp_7_1_1_cast_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="6" slack="0"/>
<pin id="1802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_1_cast/32 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="tmp_7_1_2_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="6" slack="1"/>
<pin id="1807" dir="0" index="1" bw="6" slack="0"/>
<pin id="1808" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_1_2/32 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="tmp_7_1_2_cast_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="6" slack="0"/>
<pin id="1812" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_2_cast/32 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="grp_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="32" slack="1"/>
<pin id="1817" dir="0" index="1" bw="8" slack="3"/>
<pin id="1818" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1/33 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="grp_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="32" slack="1"/>
<pin id="1822" dir="0" index="1" bw="8" slack="3"/>
<pin id="1823" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_1/33 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="tmp_7_1_5_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="6" slack="2"/>
<pin id="1827" dir="0" index="1" bw="6" slack="0"/>
<pin id="1828" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_1_5/33 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="tmp_7_1_5_cast_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="6" slack="0"/>
<pin id="1832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_5_cast/33 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="tmp_7_1_6_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="6" slack="2"/>
<pin id="1837" dir="0" index="1" bw="6" slack="0"/>
<pin id="1838" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_1_6/33 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="tmp_7_1_6_cast_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="6" slack="0"/>
<pin id="1842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_6_cast/33 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="grp_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="32" slack="1"/>
<pin id="1847" dir="0" index="1" bw="8" slack="4"/>
<pin id="1848" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_2/34 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="grp_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="32" slack="1"/>
<pin id="1852" dir="0" index="1" bw="8" slack="4"/>
<pin id="1853" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_3/34 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="tmp_7_1_3_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="6" slack="3"/>
<pin id="1857" dir="0" index="1" bw="6" slack="0"/>
<pin id="1858" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_1_3/34 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="tmp_7_1_3_cast_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="6" slack="0"/>
<pin id="1862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_3_cast/34 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="tmp_7_1_4_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="6" slack="3"/>
<pin id="1867" dir="0" index="1" bw="6" slack="0"/>
<pin id="1868" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7_1_4/34 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="tmp_7_1_4_cast_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="6" slack="0"/>
<pin id="1872" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_4_cast/34 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="grp_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="32" slack="1"/>
<pin id="1877" dir="0" index="1" bw="8" slack="5"/>
<pin id="1878" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_6/35 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="grp_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="1"/>
<pin id="1882" dir="0" index="1" bw="8" slack="5"/>
<pin id="1883" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_7/35 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="grp_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="32" slack="1"/>
<pin id="1887" dir="0" index="1" bw="8" slack="6"/>
<pin id="1888" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_4/36 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="grp_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="32" slack="1"/>
<pin id="1892" dir="0" index="1" bw="8" slack="6"/>
<pin id="1893" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_5/36 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="tmp16_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="32" slack="1"/>
<pin id="1897" dir="0" index="1" bw="32" slack="1"/>
<pin id="1898" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp16/37 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="tmp17_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="32" slack="1"/>
<pin id="1901" dir="0" index="1" bw="32" slack="1"/>
<pin id="1902" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp17/38 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="tmp20_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="32" slack="1"/>
<pin id="1905" dir="0" index="1" bw="32" slack="1"/>
<pin id="1906" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/39 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="tmp18_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="32" slack="2"/>
<pin id="1909" dir="0" index="1" bw="32" slack="3"/>
<pin id="1910" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/40 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="tmp19_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="32" slack="1"/>
<pin id="1913" dir="0" index="1" bw="32" slack="1"/>
<pin id="1914" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/40 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="tmp21_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="32" slack="1"/>
<pin id="1917" dir="0" index="1" bw="32" slack="0"/>
<pin id="1918" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/40 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="tmp_14_1_6_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="32" slack="0"/>
<pin id="1922" dir="0" index="1" bw="32" slack="0"/>
<pin id="1923" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14_1_6/40 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="tmp_13_1_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="6" slack="0"/>
<pin id="1929" dir="0" index="1" bw="3" slack="9"/>
<pin id="1930" dir="0" index="2" bw="3" slack="11"/>
<pin id="1931" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_1/40 "/>
</bind>
</comp>

<comp id="1933" class="1004" name="tmp_13_1_cast_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="6" slack="0"/>
<pin id="1935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_1_cast/40 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="tmp_1_1_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="6" slack="0"/>
<pin id="1940" dir="0" index="1" bw="3" slack="7"/>
<pin id="1941" dir="0" index="2" bw="1" slack="0"/>
<pin id="1942" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_1/45 "/>
</bind>
</comp>

<comp id="1945" class="1004" name="exitcond3_1_fu_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="4" slack="0"/>
<pin id="1947" dir="0" index="1" bw="4" slack="0"/>
<pin id="1948" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_1/46 "/>
</bind>
</comp>

<comp id="1951" class="1004" name="i1_3_1_fu_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="4" slack="0"/>
<pin id="1953" dir="0" index="1" bw="1" slack="0"/>
<pin id="1954" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_3_1/46 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="i1_1_1_cast_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="4" slack="0"/>
<pin id="1959" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_1_1_cast/46 "/>
</bind>
</comp>

<comp id="1961" class="1004" name="tmp_28_fu_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="4" slack="0"/>
<pin id="1963" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/46 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="tmp_4_1_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="6" slack="0"/>
<pin id="1967" dir="0" index="1" bw="3" slack="0"/>
<pin id="1968" dir="0" index="2" bw="1" slack="0"/>
<pin id="1969" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_1/46 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="tmp_4_1_cast_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="6" slack="0"/>
<pin id="1975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_1_cast/46 "/>
</bind>
</comp>

<comp id="1978" class="1004" name="tmp_11_1_s_fu_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="6" slack="0"/>
<pin id="1980" dir="0" index="1" bw="6" slack="0"/>
<pin id="1981" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_1_s/46 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="tmp_11_1_cast_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="6" slack="0"/>
<pin id="1986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_cast/46 "/>
</bind>
</comp>

<comp id="1989" class="1004" name="tmp_11_1_1_fu_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="6" slack="0"/>
<pin id="1991" dir="0" index="1" bw="6" slack="0"/>
<pin id="1992" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_1_1/46 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="tmp_11_1_1_cast_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="6" slack="0"/>
<pin id="1997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_1_cast/46 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="tmp_11_1_2_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="6" slack="0"/>
<pin id="2002" dir="0" index="1" bw="6" slack="0"/>
<pin id="2003" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_1_2/46 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="tmp_11_1_2_cast_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="6" slack="0"/>
<pin id="2008" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_2_cast/46 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="tmp_11_1_3_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="6" slack="0"/>
<pin id="2013" dir="0" index="1" bw="6" slack="0"/>
<pin id="2014" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_1_3/46 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="tmp_11_1_3_cast_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="6" slack="0"/>
<pin id="2019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_3_cast/46 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="tmp_11_1_4_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="6" slack="0"/>
<pin id="2024" dir="0" index="1" bw="6" slack="0"/>
<pin id="2025" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_1_4/46 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="tmp_11_1_4_cast_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="6" slack="0"/>
<pin id="2030" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_4_cast/46 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="tmp_11_1_5_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="6" slack="0"/>
<pin id="2035" dir="0" index="1" bw="6" slack="0"/>
<pin id="2036" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_1_5/46 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="tmp_11_1_5_cast_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="6" slack="0"/>
<pin id="2041" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_5_cast/46 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="tmp_11_1_6_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="6" slack="0"/>
<pin id="2046" dir="0" index="1" bw="6" slack="0"/>
<pin id="2047" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_1_6/46 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="tmp_11_1_6_cast_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="6" slack="0"/>
<pin id="2052" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1_6_cast/46 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="tmp_18_1_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="6" slack="1"/>
<pin id="2057" dir="0" index="1" bw="4" slack="0"/>
<pin id="2058" dir="1" index="2" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18_1/46 "/>
</bind>
</comp>

<comp id="2060" class="1004" name="b_load_8_cast_fu_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="8" slack="1"/>
<pin id="2062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_8_cast/48 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="grp_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="8" slack="0"/>
<pin id="2066" dir="0" index="1" bw="32" slack="6"/>
<pin id="2067" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1/48 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="b_load_9_cast_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="8" slack="1"/>
<pin id="2072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_9_cast/48 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="grp_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="8" slack="0"/>
<pin id="2076" dir="0" index="1" bw="32" slack="6"/>
<pin id="2077" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1_1/48 "/>
</bind>
</comp>

<comp id="2080" class="1004" name="b_load_10_cast_fu_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="8" slack="1"/>
<pin id="2082" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_10_cast/48 "/>
</bind>
</comp>

<comp id="2084" class="1004" name="grp_fu_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="8" slack="0"/>
<pin id="2086" dir="0" index="1" bw="32" slack="5"/>
<pin id="2087" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1_2/48 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="b_load_11_cast_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="8" slack="1"/>
<pin id="2092" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_11_cast/48 "/>
</bind>
</comp>

<comp id="2094" class="1004" name="grp_fu_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="8" slack="0"/>
<pin id="2096" dir="0" index="1" bw="32" slack="5"/>
<pin id="2097" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1_3/48 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="b_load_12_cast_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="8" slack="1"/>
<pin id="2102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_12_cast/48 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="grp_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="8" slack="0"/>
<pin id="2106" dir="0" index="1" bw="32" slack="4"/>
<pin id="2107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1_4/48 "/>
</bind>
</comp>

<comp id="2110" class="1004" name="b_load_13_cast_fu_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="8" slack="1"/>
<pin id="2112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_13_cast/48 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="grp_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="8" slack="0"/>
<pin id="2116" dir="0" index="1" bw="32" slack="4"/>
<pin id="2117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1_5/48 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="b_load_14_cast_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="8" slack="1"/>
<pin id="2122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_14_cast/48 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="grp_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="8" slack="0"/>
<pin id="2126" dir="0" index="1" bw="32" slack="3"/>
<pin id="2127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1_6/48 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="b_load_15_cast_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="8" slack="1"/>
<pin id="2132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_load_15_cast/48 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="grp_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="8" slack="0"/>
<pin id="2136" dir="0" index="1" bw="32" slack="3"/>
<pin id="2137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12_1_7/48 "/>
</bind>
</comp>

<comp id="2140" class="1004" name="tmp24_fu_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="32" slack="1"/>
<pin id="2142" dir="0" index="1" bw="32" slack="1"/>
<pin id="2143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/52 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="tmp25_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="32" slack="1"/>
<pin id="2146" dir="0" index="1" bw="32" slack="1"/>
<pin id="2147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp25/52 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="tmp26_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="32" slack="0"/>
<pin id="2150" dir="0" index="1" bw="32" slack="0"/>
<pin id="2151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp26/52 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="tmp27_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="32" slack="1"/>
<pin id="2156" dir="0" index="1" bw="32" slack="1"/>
<pin id="2157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/52 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="tmp28_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="32" slack="1"/>
<pin id="2160" dir="0" index="1" bw="32" slack="1"/>
<pin id="2161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp28/52 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="tmp29_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="32" slack="0"/>
<pin id="2164" dir="0" index="1" bw="32" slack="0"/>
<pin id="2165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp29/52 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="tmp_19_1_6_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="32" slack="0"/>
<pin id="2170" dir="0" index="1" bw="32" slack="0"/>
<pin id="2171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_1_6/52 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="p_neg_1_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="1" slack="0"/>
<pin id="2176" dir="0" index="1" bw="32" slack="0"/>
<pin id="2177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_1/52 "/>
</bind>
</comp>

<comp id="2180" class="1004" name="tmp_25_fu_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="13" slack="0"/>
<pin id="2182" dir="0" index="1" bw="32" slack="0"/>
<pin id="2183" dir="0" index="2" bw="6" slack="0"/>
<pin id="2184" dir="0" index="3" bw="6" slack="0"/>
<pin id="2185" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/52 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="tmp_15_1_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="6" slack="0"/>
<pin id="2192" dir="0" index="1" bw="3" slack="7"/>
<pin id="2193" dir="0" index="2" bw="3" slack="15"/>
<pin id="2194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_1/53 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="tmp_15_1_cast_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="6" slack="0"/>
<pin id="2198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_1_cast/53 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="tmp_32_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="1" slack="0"/>
<pin id="2203" dir="0" index="1" bw="32" slack="1"/>
<pin id="2204" dir="0" index="2" bw="6" slack="0"/>
<pin id="2205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/53 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="p_lshr_1_cast_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="13" slack="1"/>
<pin id="2210" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_1_cast/53 "/>
</bind>
</comp>

<comp id="2211" class="1004" name="p_neg_t_1_fu_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="1" slack="0"/>
<pin id="2213" dir="0" index="1" bw="13" slack="0"/>
<pin id="2214" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_1/53 "/>
</bind>
</comp>

<comp id="2217" class="1004" name="tmp_29_fu_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="13" slack="0"/>
<pin id="2219" dir="0" index="1" bw="32" slack="1"/>
<pin id="2220" dir="0" index="2" bw="6" slack="0"/>
<pin id="2221" dir="0" index="3" bw="6" slack="0"/>
<pin id="2222" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/53 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="p_lshr_f_1_cast_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="13" slack="0"/>
<pin id="2228" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_1_cast/53 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="tmp_16_1_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="1" slack="0"/>
<pin id="2232" dir="0" index="1" bw="14" slack="0"/>
<pin id="2233" dir="0" index="2" bw="14" slack="0"/>
<pin id="2234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16_1/53 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="tmp_16_1_cast_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="14" slack="0"/>
<pin id="2240" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_1_cast/53 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="tmp_17_1_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="8" slack="0"/>
<pin id="2244" dir="0" index="1" bw="14" slack="0"/>
<pin id="2245" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_1/53 "/>
</bind>
</comp>

<comp id="2248" class="1004" name="tmp_17_1_cast_fu_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="15" slack="0"/>
<pin id="2250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_1_cast/53 "/>
</bind>
</comp>

<comp id="2253" class="1004" name="tmp_18_1_cast_fu_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="6" slack="7"/>
<pin id="2255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_1_cast/53 "/>
</bind>
</comp>

<comp id="2257" class="1004" name="i0_1_1_fu_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="4" slack="18"/>
<pin id="2259" dir="0" index="1" bw="3" slack="0"/>
<pin id="2260" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_1_1/54 "/>
</bind>
</comp>

<comp id="2263" class="1004" name="StgValue_688_fu_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="0" slack="0"/>
<pin id="2265" dir="0" index="1" bw="1" slack="0"/>
<pin id="2266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="poll(1202) " fcode="poll"/>
<opset="StgValue_688/56 "/>
</bind>
</comp>

<comp id="2272" class="1005" name="i0_cast3_reg_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="32" slack="3"/>
<pin id="2274" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i0_cast3 "/>
</bind>
</comp>

<comp id="2277" class="1005" name="i0_cast4_reg_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="6" slack="9"/>
<pin id="2279" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="i0_cast4 "/>
</bind>
</comp>

<comp id="2285" class="1005" name="b_a_addr_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="6" slack="1"/>
<pin id="2287" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr "/>
</bind>
</comp>

<comp id="2290" class="1005" name="tmp_6_0_1_cast_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="32" slack="3"/>
<pin id="2292" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6_0_1_cast "/>
</bind>
</comp>

<comp id="2295" class="1005" name="b_a_addr_1_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="6" slack="1"/>
<pin id="2297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_1 "/>
</bind>
</comp>

<comp id="2300" class="1005" name="tmp_6_0_2_cast_reg_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="32" slack="4"/>
<pin id="2302" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6_0_2_cast "/>
</bind>
</comp>

<comp id="2305" class="1005" name="b_a_addr_2_reg_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="6" slack="1"/>
<pin id="2307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_2 "/>
</bind>
</comp>

<comp id="2310" class="1005" name="tmp_6_0_3_cast_reg_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="32" slack="4"/>
<pin id="2312" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6_0_3_cast "/>
</bind>
</comp>

<comp id="2315" class="1005" name="b_a_addr_3_reg_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="6" slack="1"/>
<pin id="2317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_3 "/>
</bind>
</comp>

<comp id="2320" class="1005" name="tmp_6_0_4_cast_reg_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="32" slack="5"/>
<pin id="2322" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_0_4_cast "/>
</bind>
</comp>

<comp id="2325" class="1005" name="b_a_addr_4_reg_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="6" slack="1"/>
<pin id="2327" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_4 "/>
</bind>
</comp>

<comp id="2330" class="1005" name="tmp_6_0_5_cast_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="32" slack="5"/>
<pin id="2332" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_0_5_cast "/>
</bind>
</comp>

<comp id="2335" class="1005" name="b_a_addr_5_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="6" slack="1"/>
<pin id="2337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_5 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="tmp_6_0_6_cast_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="32" slack="6"/>
<pin id="2342" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6_0_6_cast "/>
</bind>
</comp>

<comp id="2345" class="1005" name="b_a_addr_6_reg_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="6" slack="1"/>
<pin id="2347" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_6 "/>
</bind>
</comp>

<comp id="2350" class="1005" name="tmp_6_0_7_cast_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="32" slack="6"/>
<pin id="2352" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6_0_7_cast "/>
</bind>
</comp>

<comp id="2355" class="1005" name="b_a_addr_7_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="6" slack="1"/>
<pin id="2357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_7 "/>
</bind>
</comp>

<comp id="2360" class="1005" name="i0_cast1_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="7" slack="8"/>
<pin id="2362" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="i0_cast1 "/>
</bind>
</comp>

<comp id="2365" class="1005" name="tmp_21_reg_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="3" slack="8"/>
<pin id="2367" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="2370" class="1005" name="i0_cast40_cast_reg_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="5" slack="8"/>
<pin id="2372" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="i0_cast40_cast "/>
</bind>
</comp>

<comp id="2375" class="1005" name="b_a_load_cast_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="32" slack="3"/>
<pin id="2377" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_a_load_cast "/>
</bind>
</comp>

<comp id="2380" class="1005" name="b_a_load_1_cast_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="32" slack="3"/>
<pin id="2382" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_a_load_1_cast "/>
</bind>
</comp>

<comp id="2385" class="1005" name="b_a_load_2_cast_reg_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="32" slack="6"/>
<pin id="2387" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_a_load_2_cast "/>
</bind>
</comp>

<comp id="2390" class="1005" name="b_a_load_3_cast_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="32" slack="6"/>
<pin id="2392" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_a_load_3_cast "/>
</bind>
</comp>

<comp id="2395" class="1005" name="b_a_load_4_cast_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="32" slack="4"/>
<pin id="2397" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_a_load_4_cast "/>
</bind>
</comp>

<comp id="2400" class="1005" name="b_a_load_5_cast_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="32" slack="4"/>
<pin id="2402" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_a_load_5_cast "/>
</bind>
</comp>

<comp id="2405" class="1005" name="b_a_load_6_cast_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="32" slack="5"/>
<pin id="2407" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_a_load_6_cast "/>
</bind>
</comp>

<comp id="2410" class="1005" name="b_a_load_7_cast_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="32" slack="5"/>
<pin id="2412" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_a_load_7_cast "/>
</bind>
</comp>

<comp id="2415" class="1005" name="exitcond2_reg_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="1" slack="1"/>
<pin id="2417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="i1_2_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="4" slack="0"/>
<pin id="2421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_2 "/>
</bind>
</comp>

<comp id="2424" class="1005" name="tmp_2_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="6" slack="1"/>
<pin id="2426" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="sc_FIFO_DCT_mA_addr_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="6" slack="1"/>
<pin id="2437" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr "/>
</bind>
</comp>

<comp id="2440" class="1005" name="sc_FIFO_DCT_mA_addr_1_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="6" slack="1"/>
<pin id="2442" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_1 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="sc_FIFO_DCT_mA_addr_4_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="6" slack="1"/>
<pin id="2447" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_4 "/>
</bind>
</comp>

<comp id="2450" class="1005" name="sc_FIFO_DCT_mA_addr_5_reg_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="6" slack="1"/>
<pin id="2452" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_5 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="sc_FIFO_DCT_mA_addr_6_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="6" slack="1"/>
<pin id="2457" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_6 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="sc_FIFO_DCT_mA_addr_7_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="6" slack="1"/>
<pin id="2462" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_7 "/>
</bind>
</comp>

<comp id="2465" class="1005" name="sc_FIFO_DCT_mA_addr_2_reg_2465">
<pin_list>
<pin id="2466" dir="0" index="0" bw="6" slack="1"/>
<pin id="2467" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_2 "/>
</bind>
</comp>

<comp id="2470" class="1005" name="sc_FIFO_DCT_mA_addr_3_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="6" slack="1"/>
<pin id="2472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_3 "/>
</bind>
</comp>

<comp id="2475" class="1005" name="tmp_8_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="32" slack="1"/>
<pin id="2477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2480" class="1005" name="tmp_8_0_1_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="32" slack="1"/>
<pin id="2482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_1 "/>
</bind>
</comp>

<comp id="2485" class="1005" name="tmp_8_0_4_reg_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="32" slack="1"/>
<pin id="2487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_4 "/>
</bind>
</comp>

<comp id="2490" class="1005" name="tmp_8_0_5_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="32" slack="1"/>
<pin id="2492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_5 "/>
</bind>
</comp>

<comp id="2495" class="1005" name="tmp2_reg_2495">
<pin_list>
<pin id="2496" dir="0" index="0" bw="32" slack="3"/>
<pin id="2497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="2500" class="1005" name="tmp_8_0_6_reg_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="32" slack="1"/>
<pin id="2502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_6 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="tmp_8_0_7_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="32" slack="1"/>
<pin id="2507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_7 "/>
</bind>
</comp>

<comp id="2510" class="1005" name="tmp5_reg_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="32" slack="2"/>
<pin id="2512" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="2515" class="1005" name="tmp_9_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="6" slack="2"/>
<pin id="2517" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2520" class="1005" name="tmp_8_0_2_reg_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="32" slack="1"/>
<pin id="2522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_2 "/>
</bind>
</comp>

<comp id="2525" class="1005" name="tmp_8_0_3_reg_2525">
<pin_list>
<pin id="2526" dir="0" index="0" bw="32" slack="1"/>
<pin id="2527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_3 "/>
</bind>
</comp>

<comp id="2530" class="1005" name="tmp6_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="32" slack="1"/>
<pin id="2532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="2535" class="1005" name="a_addr_1_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="6" slack="1"/>
<pin id="2537" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="a_addr_2_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="6" slack="1"/>
<pin id="2542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="a_addr_3_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="6" slack="1"/>
<pin id="2547" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="a_addr_4_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="6" slack="1"/>
<pin id="2552" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="a_addr_5_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="6" slack="1"/>
<pin id="2557" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_5 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="a_addr_6_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="6" slack="1"/>
<pin id="2562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_6 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="a_addr_7_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="6" slack="1"/>
<pin id="2567" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_7 "/>
</bind>
</comp>

<comp id="2570" class="1005" name="a_addr_8_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="6" slack="1"/>
<pin id="2572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_8 "/>
</bind>
</comp>

<comp id="2575" class="1005" name="exitcond3_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="1" slack="1"/>
<pin id="2577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="2579" class="1005" name="i1_3_reg_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="4" slack="0"/>
<pin id="2581" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_3 "/>
</bind>
</comp>

<comp id="2584" class="1005" name="tmp_4_reg_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="6" slack="1"/>
<pin id="2586" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2589" class="1005" name="b_addr_reg_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="6" slack="1"/>
<pin id="2591" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="2594" class="1005" name="b_addr_1_reg_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="6" slack="1"/>
<pin id="2596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="2599" class="1005" name="b_addr_2_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="6" slack="1"/>
<pin id="2601" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="2604" class="1005" name="b_addr_3_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="6" slack="1"/>
<pin id="2606" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="2609" class="1005" name="b_addr_4_reg_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="6" slack="1"/>
<pin id="2611" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_4 "/>
</bind>
</comp>

<comp id="2614" class="1005" name="b_addr_5_reg_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="6" slack="1"/>
<pin id="2616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_5 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="b_addr_6_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="6" slack="1"/>
<pin id="2621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_6 "/>
</bind>
</comp>

<comp id="2624" class="1005" name="b_addr_7_reg_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="6" slack="1"/>
<pin id="2626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_7 "/>
</bind>
</comp>

<comp id="2629" class="1005" name="tmp_16_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="6" slack="7"/>
<pin id="2631" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="tmp_12_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="6" slack="6"/>
<pin id="2636" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="b_load_cast_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="32" slack="1"/>
<pin id="2641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_cast "/>
</bind>
</comp>

<comp id="2644" class="1005" name="b_load_1_cast_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="32" slack="1"/>
<pin id="2646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1_cast "/>
</bind>
</comp>

<comp id="2649" class="1005" name="b_load_2_cast_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="32" slack="1"/>
<pin id="2651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2_cast "/>
</bind>
</comp>

<comp id="2654" class="1005" name="b_load_3_cast_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="32" slack="1"/>
<pin id="2656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_3_cast "/>
</bind>
</comp>

<comp id="2659" class="1005" name="b_load_4_cast_reg_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="32" slack="1"/>
<pin id="2661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_4_cast "/>
</bind>
</comp>

<comp id="2664" class="1005" name="b_load_5_cast_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="32" slack="1"/>
<pin id="2666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_5_cast "/>
</bind>
</comp>

<comp id="2669" class="1005" name="b_load_6_cast_reg_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="32" slack="1"/>
<pin id="2671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_6_cast "/>
</bind>
</comp>

<comp id="2674" class="1005" name="b_load_7_cast_reg_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="32" slack="1"/>
<pin id="2676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_7_cast "/>
</bind>
</comp>

<comp id="2679" class="1005" name="tmp_11_reg_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="32" slack="1"/>
<pin id="2681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2684" class="1005" name="tmp_12_0_1_reg_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="32" slack="1"/>
<pin id="2686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_0_1 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="tmp_12_0_2_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="32" slack="1"/>
<pin id="2691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_0_2 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="tmp_12_0_3_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="32" slack="1"/>
<pin id="2696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_0_3 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="tmp_12_0_4_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="32" slack="1"/>
<pin id="2701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_0_4 "/>
</bind>
</comp>

<comp id="2704" class="1005" name="tmp_12_0_5_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="32" slack="1"/>
<pin id="2706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_0_5 "/>
</bind>
</comp>

<comp id="2709" class="1005" name="tmp_12_0_6_reg_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="32" slack="1"/>
<pin id="2711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_0_6 "/>
</bind>
</comp>

<comp id="2714" class="1005" name="tmp_12_0_7_reg_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="32" slack="1"/>
<pin id="2716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_0_7 "/>
</bind>
</comp>

<comp id="2719" class="1005" name="tmp_19_0_6_reg_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="32" slack="1"/>
<pin id="2721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_0_6 "/>
</bind>
</comp>

<comp id="2726" class="1005" name="tmp_20_reg_2726">
<pin_list>
<pin id="2727" dir="0" index="0" bw="13" slack="1"/>
<pin id="2728" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="2731" class="1005" name="i0_1_s_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="3" slack="7"/>
<pin id="2733" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="i0_1_s "/>
</bind>
</comp>

<comp id="2738" class="1005" name="i0_1_cast_reg_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="32" slack="3"/>
<pin id="2740" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i0_1_cast "/>
</bind>
</comp>

<comp id="2743" class="1005" name="b_a_addr_8_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="6" slack="1"/>
<pin id="2745" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_8 "/>
</bind>
</comp>

<comp id="2748" class="1005" name="tmp_6_1_1_cast_reg_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="32" slack="3"/>
<pin id="2750" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6_1_1_cast "/>
</bind>
</comp>

<comp id="2753" class="1005" name="b_a_addr_9_reg_2753">
<pin_list>
<pin id="2754" dir="0" index="0" bw="6" slack="1"/>
<pin id="2755" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_9 "/>
</bind>
</comp>

<comp id="2758" class="1005" name="tmp_6_1_2_cast_reg_2758">
<pin_list>
<pin id="2759" dir="0" index="0" bw="32" slack="4"/>
<pin id="2760" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6_1_2_cast "/>
</bind>
</comp>

<comp id="2763" class="1005" name="b_a_addr_10_reg_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="6" slack="1"/>
<pin id="2765" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_10 "/>
</bind>
</comp>

<comp id="2768" class="1005" name="tmp_6_1_3_cast_reg_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="32" slack="4"/>
<pin id="2770" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6_1_3_cast "/>
</bind>
</comp>

<comp id="2773" class="1005" name="b_a_addr_11_reg_2773">
<pin_list>
<pin id="2774" dir="0" index="0" bw="6" slack="1"/>
<pin id="2775" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_11 "/>
</bind>
</comp>

<comp id="2778" class="1005" name="tmp_6_1_4_cast_reg_2778">
<pin_list>
<pin id="2779" dir="0" index="0" bw="32" slack="5"/>
<pin id="2780" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_1_4_cast "/>
</bind>
</comp>

<comp id="2783" class="1005" name="b_a_addr_12_reg_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="6" slack="1"/>
<pin id="2785" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_12 "/>
</bind>
</comp>

<comp id="2788" class="1005" name="tmp_6_1_5_cast_reg_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="32" slack="5"/>
<pin id="2790" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6_1_5_cast "/>
</bind>
</comp>

<comp id="2793" class="1005" name="b_a_addr_13_reg_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="6" slack="1"/>
<pin id="2795" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_13 "/>
</bind>
</comp>

<comp id="2798" class="1005" name="tmp_6_1_6_cast_reg_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="32" slack="6"/>
<pin id="2800" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6_1_6_cast "/>
</bind>
</comp>

<comp id="2803" class="1005" name="b_a_addr_14_reg_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="6" slack="1"/>
<pin id="2805" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_14 "/>
</bind>
</comp>

<comp id="2808" class="1005" name="tmp_6_1_7_cast_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="32" slack="6"/>
<pin id="2810" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_6_1_7_cast "/>
</bind>
</comp>

<comp id="2813" class="1005" name="b_a_addr_15_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="6" slack="1"/>
<pin id="2815" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_a_addr_15 "/>
</bind>
</comp>

<comp id="2818" class="1005" name="b_a_load_8_cast_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="32" slack="3"/>
<pin id="2820" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_a_load_8_cast "/>
</bind>
</comp>

<comp id="2823" class="1005" name="b_a_load_9_cast_reg_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="32" slack="3"/>
<pin id="2825" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_a_load_9_cast "/>
</bind>
</comp>

<comp id="2828" class="1005" name="b_a_load_10_cast_reg_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="32" slack="4"/>
<pin id="2830" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_a_load_10_cast "/>
</bind>
</comp>

<comp id="2833" class="1005" name="b_a_load_11_cast_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="32" slack="4"/>
<pin id="2835" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_a_load_11_cast "/>
</bind>
</comp>

<comp id="2838" class="1005" name="b_a_load_12_cast_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="32" slack="6"/>
<pin id="2840" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_a_load_12_cast "/>
</bind>
</comp>

<comp id="2843" class="1005" name="b_a_load_13_cast_reg_2843">
<pin_list>
<pin id="2844" dir="0" index="0" bw="32" slack="6"/>
<pin id="2845" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_a_load_13_cast "/>
</bind>
</comp>

<comp id="2848" class="1005" name="b_a_load_14_cast_reg_2848">
<pin_list>
<pin id="2849" dir="0" index="0" bw="32" slack="5"/>
<pin id="2850" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_a_load_14_cast "/>
</bind>
</comp>

<comp id="2853" class="1005" name="b_a_load_15_cast_reg_2853">
<pin_list>
<pin id="2854" dir="0" index="0" bw="32" slack="5"/>
<pin id="2855" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="b_a_load_15_cast "/>
</bind>
</comp>

<comp id="2858" class="1005" name="exitcond2_1_reg_2858">
<pin_list>
<pin id="2859" dir="0" index="0" bw="1" slack="1"/>
<pin id="2860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_1 "/>
</bind>
</comp>

<comp id="2862" class="1005" name="i1_2_1_reg_2862">
<pin_list>
<pin id="2863" dir="0" index="0" bw="4" slack="0"/>
<pin id="2864" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_2_1 "/>
</bind>
</comp>

<comp id="2867" class="1005" name="tmp_27_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="3" slack="9"/>
<pin id="2869" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2872" class="1005" name="tmp_2_1_reg_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="6" slack="1"/>
<pin id="2874" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="2882" class="1005" name="sc_FIFO_DCT_mA_addr_8_reg_2882">
<pin_list>
<pin id="2883" dir="0" index="0" bw="6" slack="1"/>
<pin id="2884" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_8 "/>
</bind>
</comp>

<comp id="2887" class="1005" name="sc_FIFO_DCT_mA_addr_9_reg_2887">
<pin_list>
<pin id="2888" dir="0" index="0" bw="6" slack="1"/>
<pin id="2889" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_9 "/>
</bind>
</comp>

<comp id="2892" class="1005" name="sc_FIFO_DCT_mA_addr_10_reg_2892">
<pin_list>
<pin id="2893" dir="0" index="0" bw="6" slack="1"/>
<pin id="2894" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_10 "/>
</bind>
</comp>

<comp id="2897" class="1005" name="sc_FIFO_DCT_mA_addr_11_reg_2897">
<pin_list>
<pin id="2898" dir="0" index="0" bw="6" slack="1"/>
<pin id="2899" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_11 "/>
</bind>
</comp>

<comp id="2902" class="1005" name="sc_FIFO_DCT_mA_addr_14_reg_2902">
<pin_list>
<pin id="2903" dir="0" index="0" bw="6" slack="1"/>
<pin id="2904" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_14 "/>
</bind>
</comp>

<comp id="2907" class="1005" name="sc_FIFO_DCT_mA_addr_15_reg_2907">
<pin_list>
<pin id="2908" dir="0" index="0" bw="6" slack="1"/>
<pin id="2909" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_15 "/>
</bind>
</comp>

<comp id="2912" class="1005" name="sc_FIFO_DCT_mA_addr_12_reg_2912">
<pin_list>
<pin id="2913" dir="0" index="0" bw="6" slack="1"/>
<pin id="2914" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_12 "/>
</bind>
</comp>

<comp id="2917" class="1005" name="sc_FIFO_DCT_mA_addr_13_reg_2917">
<pin_list>
<pin id="2918" dir="0" index="0" bw="6" slack="1"/>
<pin id="2919" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_mA_addr_13 "/>
</bind>
</comp>

<comp id="2922" class="1005" name="tmp_8_1_reg_2922">
<pin_list>
<pin id="2923" dir="0" index="0" bw="32" slack="1"/>
<pin id="2924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1 "/>
</bind>
</comp>

<comp id="2927" class="1005" name="tmp_8_1_1_reg_2927">
<pin_list>
<pin id="2928" dir="0" index="0" bw="32" slack="1"/>
<pin id="2929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_1 "/>
</bind>
</comp>

<comp id="2932" class="1005" name="tmp_8_1_2_reg_2932">
<pin_list>
<pin id="2933" dir="0" index="0" bw="32" slack="1"/>
<pin id="2934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_2 "/>
</bind>
</comp>

<comp id="2937" class="1005" name="tmp_8_1_3_reg_2937">
<pin_list>
<pin id="2938" dir="0" index="0" bw="32" slack="1"/>
<pin id="2939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_3 "/>
</bind>
</comp>

<comp id="2942" class="1005" name="tmp16_reg_2942">
<pin_list>
<pin id="2943" dir="0" index="0" bw="32" slack="3"/>
<pin id="2944" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp16 "/>
</bind>
</comp>

<comp id="2947" class="1005" name="tmp_8_1_6_reg_2947">
<pin_list>
<pin id="2948" dir="0" index="0" bw="32" slack="1"/>
<pin id="2949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_6 "/>
</bind>
</comp>

<comp id="2952" class="1005" name="tmp_8_1_7_reg_2952">
<pin_list>
<pin id="2953" dir="0" index="0" bw="32" slack="1"/>
<pin id="2954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_7 "/>
</bind>
</comp>

<comp id="2957" class="1005" name="tmp17_reg_2957">
<pin_list>
<pin id="2958" dir="0" index="0" bw="32" slack="2"/>
<pin id="2959" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp17 "/>
</bind>
</comp>

<comp id="2962" class="1005" name="tmp_8_1_4_reg_2962">
<pin_list>
<pin id="2963" dir="0" index="0" bw="32" slack="1"/>
<pin id="2964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_4 "/>
</bind>
</comp>

<comp id="2967" class="1005" name="tmp_8_1_5_reg_2967">
<pin_list>
<pin id="2968" dir="0" index="0" bw="32" slack="1"/>
<pin id="2969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_5 "/>
</bind>
</comp>

<comp id="2972" class="1005" name="tmp20_reg_2972">
<pin_list>
<pin id="2973" dir="0" index="0" bw="32" slack="1"/>
<pin id="2974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp20 "/>
</bind>
</comp>

<comp id="2977" class="1005" name="a_addr_10_reg_2977">
<pin_list>
<pin id="2978" dir="0" index="0" bw="6" slack="1"/>
<pin id="2979" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_10 "/>
</bind>
</comp>

<comp id="2982" class="1005" name="a_addr_11_reg_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="6" slack="1"/>
<pin id="2984" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_11 "/>
</bind>
</comp>

<comp id="2987" class="1005" name="a_addr_12_reg_2987">
<pin_list>
<pin id="2988" dir="0" index="0" bw="6" slack="1"/>
<pin id="2989" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_12 "/>
</bind>
</comp>

<comp id="2992" class="1005" name="a_addr_13_reg_2992">
<pin_list>
<pin id="2993" dir="0" index="0" bw="6" slack="1"/>
<pin id="2994" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_13 "/>
</bind>
</comp>

<comp id="2997" class="1005" name="a_addr_14_reg_2997">
<pin_list>
<pin id="2998" dir="0" index="0" bw="6" slack="1"/>
<pin id="2999" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_14 "/>
</bind>
</comp>

<comp id="3002" class="1005" name="a_addr_15_reg_3002">
<pin_list>
<pin id="3003" dir="0" index="0" bw="6" slack="1"/>
<pin id="3004" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_15 "/>
</bind>
</comp>

<comp id="3007" class="1005" name="a_addr_16_reg_3007">
<pin_list>
<pin id="3008" dir="0" index="0" bw="6" slack="1"/>
<pin id="3009" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_16 "/>
</bind>
</comp>

<comp id="3012" class="1005" name="a_addr_17_reg_3012">
<pin_list>
<pin id="3013" dir="0" index="0" bw="6" slack="1"/>
<pin id="3014" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_17 "/>
</bind>
</comp>

<comp id="3017" class="1005" name="tmp_1_1_reg_3017">
<pin_list>
<pin id="3018" dir="0" index="0" bw="6" slack="1"/>
<pin id="3019" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="3022" class="1005" name="exitcond3_1_reg_3022">
<pin_list>
<pin id="3023" dir="0" index="0" bw="1" slack="1"/>
<pin id="3024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3_1 "/>
</bind>
</comp>

<comp id="3026" class="1005" name="i1_3_1_reg_3026">
<pin_list>
<pin id="3027" dir="0" index="0" bw="4" slack="0"/>
<pin id="3028" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_3_1 "/>
</bind>
</comp>

<comp id="3031" class="1005" name="tmp_28_reg_3031">
<pin_list>
<pin id="3032" dir="0" index="0" bw="3" slack="7"/>
<pin id="3033" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="3036" class="1005" name="b_addr_8_reg_3036">
<pin_list>
<pin id="3037" dir="0" index="0" bw="6" slack="1"/>
<pin id="3038" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_8 "/>
</bind>
</comp>

<comp id="3041" class="1005" name="b_addr_9_reg_3041">
<pin_list>
<pin id="3042" dir="0" index="0" bw="6" slack="1"/>
<pin id="3043" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_9 "/>
</bind>
</comp>

<comp id="3046" class="1005" name="b_addr_10_reg_3046">
<pin_list>
<pin id="3047" dir="0" index="0" bw="6" slack="1"/>
<pin id="3048" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_10 "/>
</bind>
</comp>

<comp id="3051" class="1005" name="b_addr_11_reg_3051">
<pin_list>
<pin id="3052" dir="0" index="0" bw="6" slack="1"/>
<pin id="3053" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_11 "/>
</bind>
</comp>

<comp id="3056" class="1005" name="b_addr_12_reg_3056">
<pin_list>
<pin id="3057" dir="0" index="0" bw="6" slack="1"/>
<pin id="3058" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_12 "/>
</bind>
</comp>

<comp id="3061" class="1005" name="b_addr_13_reg_3061">
<pin_list>
<pin id="3062" dir="0" index="0" bw="6" slack="1"/>
<pin id="3063" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_13 "/>
</bind>
</comp>

<comp id="3066" class="1005" name="b_addr_14_reg_3066">
<pin_list>
<pin id="3067" dir="0" index="0" bw="6" slack="1"/>
<pin id="3068" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_14 "/>
</bind>
</comp>

<comp id="3071" class="1005" name="b_addr_15_reg_3071">
<pin_list>
<pin id="3072" dir="0" index="0" bw="6" slack="1"/>
<pin id="3073" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_15 "/>
</bind>
</comp>

<comp id="3076" class="1005" name="tmp_18_1_reg_3076">
<pin_list>
<pin id="3077" dir="0" index="0" bw="6" slack="7"/>
<pin id="3078" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="tmp_18_1 "/>
</bind>
</comp>

<comp id="3081" class="1005" name="b_load_8_cast_reg_3081">
<pin_list>
<pin id="3082" dir="0" index="0" bw="32" slack="1"/>
<pin id="3083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_8_cast "/>
</bind>
</comp>

<comp id="3086" class="1005" name="b_load_9_cast_reg_3086">
<pin_list>
<pin id="3087" dir="0" index="0" bw="32" slack="1"/>
<pin id="3088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_9_cast "/>
</bind>
</comp>

<comp id="3091" class="1005" name="b_load_10_cast_reg_3091">
<pin_list>
<pin id="3092" dir="0" index="0" bw="32" slack="1"/>
<pin id="3093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_10_cast "/>
</bind>
</comp>

<comp id="3096" class="1005" name="b_load_11_cast_reg_3096">
<pin_list>
<pin id="3097" dir="0" index="0" bw="32" slack="1"/>
<pin id="3098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_11_cast "/>
</bind>
</comp>

<comp id="3101" class="1005" name="b_load_12_cast_reg_3101">
<pin_list>
<pin id="3102" dir="0" index="0" bw="32" slack="1"/>
<pin id="3103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_12_cast "/>
</bind>
</comp>

<comp id="3106" class="1005" name="b_load_13_cast_reg_3106">
<pin_list>
<pin id="3107" dir="0" index="0" bw="32" slack="1"/>
<pin id="3108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_13_cast "/>
</bind>
</comp>

<comp id="3111" class="1005" name="b_load_14_cast_reg_3111">
<pin_list>
<pin id="3112" dir="0" index="0" bw="32" slack="1"/>
<pin id="3113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_14_cast "/>
</bind>
</comp>

<comp id="3116" class="1005" name="b_load_15_cast_reg_3116">
<pin_list>
<pin id="3117" dir="0" index="0" bw="32" slack="1"/>
<pin id="3118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_15_cast "/>
</bind>
</comp>

<comp id="3121" class="1005" name="tmp_12_1_reg_3121">
<pin_list>
<pin id="3122" dir="0" index="0" bw="32" slack="1"/>
<pin id="3123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1 "/>
</bind>
</comp>

<comp id="3126" class="1005" name="tmp_12_1_1_reg_3126">
<pin_list>
<pin id="3127" dir="0" index="0" bw="32" slack="1"/>
<pin id="3128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1_1 "/>
</bind>
</comp>

<comp id="3131" class="1005" name="tmp_12_1_2_reg_3131">
<pin_list>
<pin id="3132" dir="0" index="0" bw="32" slack="1"/>
<pin id="3133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1_2 "/>
</bind>
</comp>

<comp id="3136" class="1005" name="tmp_12_1_3_reg_3136">
<pin_list>
<pin id="3137" dir="0" index="0" bw="32" slack="1"/>
<pin id="3138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1_3 "/>
</bind>
</comp>

<comp id="3141" class="1005" name="tmp_12_1_4_reg_3141">
<pin_list>
<pin id="3142" dir="0" index="0" bw="32" slack="1"/>
<pin id="3143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1_4 "/>
</bind>
</comp>

<comp id="3146" class="1005" name="tmp_12_1_5_reg_3146">
<pin_list>
<pin id="3147" dir="0" index="0" bw="32" slack="1"/>
<pin id="3148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1_5 "/>
</bind>
</comp>

<comp id="3151" class="1005" name="tmp_12_1_6_reg_3151">
<pin_list>
<pin id="3152" dir="0" index="0" bw="32" slack="1"/>
<pin id="3153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1_6 "/>
</bind>
</comp>

<comp id="3156" class="1005" name="tmp_12_1_7_reg_3156">
<pin_list>
<pin id="3157" dir="0" index="0" bw="32" slack="1"/>
<pin id="3158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_1_7 "/>
</bind>
</comp>

<comp id="3161" class="1005" name="tmp_19_1_6_reg_3161">
<pin_list>
<pin id="3162" dir="0" index="0" bw="32" slack="1"/>
<pin id="3163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1_6 "/>
</bind>
</comp>

<comp id="3168" class="1005" name="tmp_25_reg_3168">
<pin_list>
<pin id="3169" dir="0" index="0" bw="13" slack="1"/>
<pin id="3170" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="3173" class="1005" name="i0_1_1_reg_3173">
<pin_list>
<pin id="3174" dir="0" index="0" bw="4" slack="1"/>
<pin id="3175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i0_1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="84" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="98" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="100" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="84" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="166" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="166" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="222" pin=3"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="222" pin=6"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="3"/><net_sink comp="222" pin=9"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="3"/><net_sink comp="222" pin=12"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="3"/><net_sink comp="222" pin=15"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="222" pin=18"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="222" pin=21"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="332"><net_src comp="10" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="327" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="364"><net_src comp="10" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="372"><net_src comp="10" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="438" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="450"><net_src comp="30" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="40" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="30" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="3"/><net_sink comp="452" pin=3"/></net>

<net id="473"><net_src comp="30" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="3"/><net_sink comp="452" pin=6"/></net>

<net id="484"><net_src comp="30" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="40" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="3"/><net_sink comp="452" pin=9"/></net>

<net id="495"><net_src comp="30" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="3"/><net_sink comp="452" pin=12"/></net>

<net id="506"><net_src comp="30" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="40" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="3"/><net_sink comp="452" pin=15"/></net>

<net id="517"><net_src comp="30" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="40" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="3"/><net_sink comp="452" pin=18"/></net>

<net id="528"><net_src comp="30" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="3"/><net_sink comp="452" pin=21"/></net>

<net id="539"><net_src comp="12" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="40" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="14" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="40" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="28" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="40" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="571"><net_src comp="28" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="40" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="222" pin=3"/></net>

<net id="579"><net_src comp="28" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="40" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="222" pin=6"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="40" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="222" pin=9"/></net>

<net id="595"><net_src comp="28" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="40" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="222" pin=12"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="40" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="598" pin="3"/><net_sink comp="222" pin=15"/></net>

<net id="611"><net_src comp="28" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="40" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="606" pin="3"/><net_sink comp="222" pin=18"/></net>

<net id="619"><net_src comp="28" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="40" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="614" pin="3"/><net_sink comp="222" pin=21"/></net>

<net id="627"><net_src comp="10" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="40" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="622" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="635"><net_src comp="10" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="40" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="630" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="643"><net_src comp="10" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="40" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="638" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="651"><net_src comp="10" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="40" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="646" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="659"><net_src comp="10" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="40" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="654" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="667"><net_src comp="10" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="40" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="662" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="675"><net_src comp="10" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="40" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="670" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="683"><net_src comp="10" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="40" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="678" pin="3"/><net_sink comp="311" pin=3"/></net>

<net id="691"><net_src comp="40" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="686" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="698"><net_src comp="40" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="693" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="705"><net_src comp="40" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="700" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="712"><net_src comp="40" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="713"><net_src comp="707" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="719"><net_src comp="40" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="714" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="726"><net_src comp="40" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="721" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="733"><net_src comp="40" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="728" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="740"><net_src comp="40" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="735" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="747"><net_src comp="40" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="742" pin="3"/><net_sink comp="381" pin=3"/></net>

<net id="754"><net_src comp="30" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="40" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="749" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="762"><net_src comp="30" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="40" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="757" pin="3"/><net_sink comp="452" pin=3"/></net>

<net id="770"><net_src comp="30" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="40" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="765" pin="3"/><net_sink comp="452" pin=6"/></net>

<net id="778"><net_src comp="30" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="40" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="773" pin="3"/><net_sink comp="452" pin=9"/></net>

<net id="786"><net_src comp="30" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="40" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="781" pin="3"/><net_sink comp="452" pin=12"/></net>

<net id="794"><net_src comp="30" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="40" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="789" pin="3"/><net_sink comp="452" pin=15"/></net>

<net id="802"><net_src comp="30" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="40" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="797" pin="3"/><net_sink comp="452" pin=18"/></net>

<net id="810"><net_src comp="30" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="40" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="805" pin="3"/><net_sink comp="452" pin=21"/></net>

<net id="818"><net_src comp="12" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="40" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="813" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="826"><net_src comp="14" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="40" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="821" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="832"><net_src comp="86" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="839"><net_src comp="829" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="833" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="844"><net_src comp="86" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="851"><net_src comp="841" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="855"><net_src comp="86" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="866"><net_src comp="86" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="873"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="86" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="884"><net_src comp="874" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="888"><net_src comp="311" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="311" pin="5"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="311" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="311" pin="5"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="311" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="311" pin="5"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="311" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="311" pin="5"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="381" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="381" pin="5"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="381" pin="5"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="381" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="381" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="381" pin="5"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="381" pin="5"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="381" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="381" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="381" pin="5"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="381" pin="5"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="381" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="381" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="381" pin="5"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="452" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="452" pin="5"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="452" pin="8"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="452" pin="11"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="452" pin="14"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="452" pin="17"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="452" pin="20"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="452" pin="23"/><net_sink comp="983" pin=0"/></net>

<net id="991"><net_src comp="80" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="172" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="833" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="88" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="833" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1007"><net_src comp="833" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="833" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="88" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1024"><net_src comp="90" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="84" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="833" pin="4"/><net_sink comp="1019" pin=2"/></net>

<net id="1030"><net_src comp="1019" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1035"><net_src comp="1008" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1046"><net_src comp="92" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="94" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="833" pin="4"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="1041" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1058"><net_src comp="96" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1004" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1068"><net_src comp="1019" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="1065" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1077"><net_src comp="1008" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1087"><net_src comp="186" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="34" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1089"><net_src comp="1083" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="1093"><net_src comp="829" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="829" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="829" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="222" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="222" pin="5"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="222" pin="8"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="222" pin="11"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="222" pin="14"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="222" pin="17"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="222" pin="20"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="222" pin="23"/><net_sink comp="1130" pin=0"/></net>

<net id="1138"><net_src comp="845" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="88" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="845" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="110" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="845" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1155"><net_src comp="112" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="114" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1161"><net_src comp="1150" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1167"><net_src comp="1150" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="116" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1172"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1178"><net_src comp="118" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="1174" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1188"><net_src comp="120" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1192"><net_src comp="1184" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1198"><net_src comp="885" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1203"><net_src comp="889" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1208"><net_src comp="122" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="1204" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1218"><net_src comp="124" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1222"><net_src comp="1214" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1228"><net_src comp="126" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="1224" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1238"><net_src comp="128" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1242"><net_src comp="1234" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1248"><net_src comp="893" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1253"><net_src comp="897" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1258"><net_src comp="901" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1263"><net_src comp="905" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1268"><net_src comp="909" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="913" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1298"><net_src comp="1290" pin="2"/><net_sink comp="1294" pin=1"/></net>

<net id="1307"><net_src comp="1294" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="1299" pin="2"/><net_sink comp="1303" pin=1"/></net>

<net id="1309"><net_src comp="1303" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="1313"><net_src comp="1310" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1318"><net_src comp="856" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="88" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="856" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="110" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1329"><net_src comp="856" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1335"><net_src comp="112" pin="0"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="1326" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="114" pin="0"/><net_sink comp="1330" pin=2"/></net>

<net id="1341"><net_src comp="1330" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1347"><net_src comp="1330" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="116" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1352"><net_src comp="1343" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1358"><net_src comp="1330" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="126" pin="0"/><net_sink comp="1354" pin=1"/></net>

<net id="1363"><net_src comp="1354" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1369"><net_src comp="1330" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="128" pin="0"/><net_sink comp="1365" pin=1"/></net>

<net id="1374"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1380"><net_src comp="1330" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1381"><net_src comp="118" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1385"><net_src comp="1376" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1391"><net_src comp="1330" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="120" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1396"><net_src comp="1387" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1402"><net_src comp="1330" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="122" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1407"><net_src comp="1398" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1413"><net_src comp="1330" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="124" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1418"><net_src comp="1409" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1426"><net_src comp="138" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1427"><net_src comp="829" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1428"><net_src comp="34" pin="0"/><net_sink comp="1420" pin=2"/></net>

<net id="1429"><net_src comp="58" pin="0"/><net_sink comp="1420" pin=3"/></net>

<net id="1435"><net_src comp="92" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="1420" pin="4"/><net_sink comp="1430" pin=1"/></net>

<net id="1437"><net_src comp="856" pin="4"/><net_sink comp="1430" pin=2"/></net>

<net id="1445"><net_src comp="955" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1450"><net_src comp="1442" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="917" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="1455"><net_src comp="959" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1460"><net_src comp="1452" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1461"><net_src comp="921" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1465"><net_src comp="963" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1470"><net_src comp="1462" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1471"><net_src comp="925" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="1475"><net_src comp="967" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1480"><net_src comp="1472" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="930" pin="1"/><net_sink comp="1476" pin=1"/></net>

<net id="1485"><net_src comp="971" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1490"><net_src comp="1482" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1491"><net_src comp="935" pin="1"/><net_sink comp="1486" pin=1"/></net>

<net id="1495"><net_src comp="975" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1500"><net_src comp="1492" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1501"><net_src comp="940" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1505"><net_src comp="979" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1510"><net_src comp="1502" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="945" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1515"><net_src comp="983" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1520"><net_src comp="1512" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1521"><net_src comp="950" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1534"><net_src comp="1526" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="1522" pin="2"/><net_sink comp="1530" pin=1"/></net>

<net id="1548"><net_src comp="1540" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="1536" pin="2"/><net_sink comp="1544" pin=1"/></net>

<net id="1554"><net_src comp="1544" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="1530" pin="2"/><net_sink comp="1550" pin=1"/></net>

<net id="1560"><net_src comp="40" pin="0"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1550" pin="2"/><net_sink comp="1556" pin=1"/></net>

<net id="1568"><net_src comp="140" pin="0"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="1556" pin="2"/><net_sink comp="1562" pin=1"/></net>

<net id="1570"><net_src comp="142" pin="0"/><net_sink comp="1562" pin=2"/></net>

<net id="1571"><net_src comp="144" pin="0"/><net_sink comp="1562" pin=3"/></net>

<net id="1575"><net_src comp="1572" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="1581"><net_src comp="148" pin="0"/><net_sink comp="1576" pin=0"/></net>

<net id="1582"><net_src comp="144" pin="0"/><net_sink comp="1576" pin=2"/></net>

<net id="1590"><net_src comp="150" pin="0"/><net_sink comp="1586" pin=0"/></net>

<net id="1591"><net_src comp="1583" pin="1"/><net_sink comp="1586" pin=1"/></net>

<net id="1598"><net_src comp="140" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1599"><net_src comp="142" pin="0"/><net_sink comp="1592" pin=2"/></net>

<net id="1600"><net_src comp="144" pin="0"/><net_sink comp="1592" pin=3"/></net>

<net id="1604"><net_src comp="1592" pin="4"/><net_sink comp="1601" pin=0"/></net>

<net id="1610"><net_src comp="1576" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="1586" pin="2"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="1601" pin="1"/><net_sink comp="1605" pin=2"/></net>

<net id="1616"><net_src comp="1605" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1621"><net_src comp="152" pin="0"/><net_sink comp="1617" pin=0"/></net>

<net id="1622"><net_src comp="1613" pin="1"/><net_sink comp="1617" pin=1"/></net>

<net id="1626"><net_src comp="1617" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1631"><net_src comp="1628" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1636"><net_src comp="154" pin="0"/><net_sink comp="1632" pin=1"/></net>

<net id="1640"><net_src comp="1632" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1646"><net_src comp="156" pin="0"/><net_sink comp="1642" pin=1"/></net>

<net id="1650"><net_src comp="1642" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1656"><net_src comp="829" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="1657"><net_src comp="110" pin="0"/><net_sink comp="1652" pin=1"/></net>

<net id="1663"><net_src comp="90" pin="0"/><net_sink comp="1658" pin=0"/></net>

<net id="1664"><net_src comp="84" pin="0"/><net_sink comp="1658" pin=1"/></net>

<net id="1665"><net_src comp="1652" pin="2"/><net_sink comp="1658" pin=2"/></net>

<net id="1669"><net_src comp="1658" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1675"><net_src comp="158" pin="0"/><net_sink comp="1671" pin=1"/></net>

<net id="1679"><net_src comp="1671" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1686"><net_src comp="92" pin="0"/><net_sink comp="1681" pin=0"/></net>

<net id="1687"><net_src comp="94" pin="0"/><net_sink comp="1681" pin=1"/></net>

<net id="1688"><net_src comp="1652" pin="2"/><net_sink comp="1681" pin=2"/></net>

<net id="1692"><net_src comp="1681" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1698"><net_src comp="160" pin="0"/><net_sink comp="1694" pin=1"/></net>

<net id="1702"><net_src comp="1694" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="1707"><net_src comp="1658" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1711"><net_src comp="1704" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1717"><net_src comp="162" pin="0"/><net_sink comp="1713" pin=1"/></net>

<net id="1721"><net_src comp="1713" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1726"><net_src comp="222" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1730"><net_src comp="222" pin="5"/><net_sink comp="1727" pin=0"/></net>

<net id="1734"><net_src comp="222" pin="8"/><net_sink comp="1731" pin=0"/></net>

<net id="1738"><net_src comp="222" pin="11"/><net_sink comp="1735" pin=0"/></net>

<net id="1742"><net_src comp="222" pin="14"/><net_sink comp="1739" pin=0"/></net>

<net id="1746"><net_src comp="222" pin="17"/><net_sink comp="1743" pin=0"/></net>

<net id="1750"><net_src comp="222" pin="20"/><net_sink comp="1747" pin=0"/></net>

<net id="1754"><net_src comp="222" pin="23"/><net_sink comp="1751" pin=0"/></net>

<net id="1759"><net_src comp="867" pin="4"/><net_sink comp="1755" pin=0"/></net>

<net id="1760"><net_src comp="88" pin="0"/><net_sink comp="1755" pin=1"/></net>

<net id="1765"><net_src comp="867" pin="4"/><net_sink comp="1761" pin=0"/></net>

<net id="1766"><net_src comp="110" pin="0"/><net_sink comp="1761" pin=1"/></net>

<net id="1770"><net_src comp="867" pin="4"/><net_sink comp="1767" pin=0"/></net>

<net id="1776"><net_src comp="112" pin="0"/><net_sink comp="1771" pin=0"/></net>

<net id="1777"><net_src comp="1767" pin="1"/><net_sink comp="1771" pin=1"/></net>

<net id="1778"><net_src comp="114" pin="0"/><net_sink comp="1771" pin=2"/></net>

<net id="1782"><net_src comp="1771" pin="3"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="1788"><net_src comp="1771" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1789"><net_src comp="116" pin="0"/><net_sink comp="1784" pin=1"/></net>

<net id="1793"><net_src comp="1784" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="1799"><net_src comp="126" pin="0"/><net_sink comp="1795" pin=1"/></net>

<net id="1803"><net_src comp="1795" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1809"><net_src comp="128" pin="0"/><net_sink comp="1805" pin=1"/></net>

<net id="1813"><net_src comp="1805" pin="2"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="1819"><net_src comp="885" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1824"><net_src comp="889" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1829"><net_src comp="122" pin="0"/><net_sink comp="1825" pin=1"/></net>

<net id="1833"><net_src comp="1825" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="1839"><net_src comp="124" pin="0"/><net_sink comp="1835" pin=1"/></net>

<net id="1843"><net_src comp="1835" pin="2"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1849"><net_src comp="893" pin="1"/><net_sink comp="1845" pin=0"/></net>

<net id="1854"><net_src comp="897" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1859"><net_src comp="118" pin="0"/><net_sink comp="1855" pin=1"/></net>

<net id="1863"><net_src comp="1855" pin="2"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="1869"><net_src comp="120" pin="0"/><net_sink comp="1865" pin=1"/></net>

<net id="1873"><net_src comp="1865" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="1879"><net_src comp="901" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1884"><net_src comp="905" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1889"><net_src comp="909" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1894"><net_src comp="913" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1919"><net_src comp="1911" pin="2"/><net_sink comp="1915" pin=1"/></net>

<net id="1924"><net_src comp="1915" pin="2"/><net_sink comp="1920" pin=0"/></net>

<net id="1925"><net_src comp="1907" pin="2"/><net_sink comp="1920" pin=1"/></net>

<net id="1926"><net_src comp="1920" pin="2"/><net_sink comp="381" pin=4"/></net>

<net id="1932"><net_src comp="112" pin="0"/><net_sink comp="1927" pin=0"/></net>

<net id="1936"><net_src comp="1927" pin="3"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="1943"><net_src comp="112" pin="0"/><net_sink comp="1938" pin=0"/></net>

<net id="1944"><net_src comp="114" pin="0"/><net_sink comp="1938" pin=2"/></net>

<net id="1949"><net_src comp="878" pin="4"/><net_sink comp="1945" pin=0"/></net>

<net id="1950"><net_src comp="88" pin="0"/><net_sink comp="1945" pin=1"/></net>

<net id="1955"><net_src comp="878" pin="4"/><net_sink comp="1951" pin=0"/></net>

<net id="1956"><net_src comp="110" pin="0"/><net_sink comp="1951" pin=1"/></net>

<net id="1960"><net_src comp="878" pin="4"/><net_sink comp="1957" pin=0"/></net>

<net id="1964"><net_src comp="878" pin="4"/><net_sink comp="1961" pin=0"/></net>

<net id="1970"><net_src comp="112" pin="0"/><net_sink comp="1965" pin=0"/></net>

<net id="1971"><net_src comp="1961" pin="1"/><net_sink comp="1965" pin=1"/></net>

<net id="1972"><net_src comp="114" pin="0"/><net_sink comp="1965" pin=2"/></net>

<net id="1976"><net_src comp="1965" pin="3"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="1982"><net_src comp="1965" pin="3"/><net_sink comp="1978" pin=0"/></net>

<net id="1983"><net_src comp="116" pin="0"/><net_sink comp="1978" pin=1"/></net>

<net id="1987"><net_src comp="1978" pin="2"/><net_sink comp="1984" pin=0"/></net>

<net id="1988"><net_src comp="1984" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1993"><net_src comp="1965" pin="3"/><net_sink comp="1989" pin=0"/></net>

<net id="1994"><net_src comp="126" pin="0"/><net_sink comp="1989" pin=1"/></net>

<net id="1998"><net_src comp="1989" pin="2"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="2004"><net_src comp="1965" pin="3"/><net_sink comp="2000" pin=0"/></net>

<net id="2005"><net_src comp="128" pin="0"/><net_sink comp="2000" pin=1"/></net>

<net id="2009"><net_src comp="2000" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="2015"><net_src comp="1965" pin="3"/><net_sink comp="2011" pin=0"/></net>

<net id="2016"><net_src comp="118" pin="0"/><net_sink comp="2011" pin=1"/></net>

<net id="2020"><net_src comp="2011" pin="2"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="2026"><net_src comp="1965" pin="3"/><net_sink comp="2022" pin=0"/></net>

<net id="2027"><net_src comp="120" pin="0"/><net_sink comp="2022" pin=1"/></net>

<net id="2031"><net_src comp="2022" pin="2"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="2037"><net_src comp="1965" pin="3"/><net_sink comp="2033" pin=0"/></net>

<net id="2038"><net_src comp="122" pin="0"/><net_sink comp="2033" pin=1"/></net>

<net id="2042"><net_src comp="2033" pin="2"/><net_sink comp="2039" pin=0"/></net>

<net id="2043"><net_src comp="2039" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="2048"><net_src comp="1965" pin="3"/><net_sink comp="2044" pin=0"/></net>

<net id="2049"><net_src comp="124" pin="0"/><net_sink comp="2044" pin=1"/></net>

<net id="2053"><net_src comp="2044" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="2059"><net_src comp="1957" pin="1"/><net_sink comp="2055" pin=1"/></net>

<net id="2063"><net_src comp="955" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="2068"><net_src comp="2060" pin="1"/><net_sink comp="2064" pin=0"/></net>

<net id="2069"><net_src comp="917" pin="1"/><net_sink comp="2064" pin=1"/></net>

<net id="2073"><net_src comp="959" pin="1"/><net_sink comp="2070" pin=0"/></net>

<net id="2078"><net_src comp="2070" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2079"><net_src comp="921" pin="1"/><net_sink comp="2074" pin=1"/></net>

<net id="2083"><net_src comp="963" pin="1"/><net_sink comp="2080" pin=0"/></net>

<net id="2088"><net_src comp="2080" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2089"><net_src comp="925" pin="1"/><net_sink comp="2084" pin=1"/></net>

<net id="2093"><net_src comp="967" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2098"><net_src comp="2090" pin="1"/><net_sink comp="2094" pin=0"/></net>

<net id="2099"><net_src comp="930" pin="1"/><net_sink comp="2094" pin=1"/></net>

<net id="2103"><net_src comp="971" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="2108"><net_src comp="2100" pin="1"/><net_sink comp="2104" pin=0"/></net>

<net id="2109"><net_src comp="935" pin="1"/><net_sink comp="2104" pin=1"/></net>

<net id="2113"><net_src comp="975" pin="1"/><net_sink comp="2110" pin=0"/></net>

<net id="2118"><net_src comp="2110" pin="1"/><net_sink comp="2114" pin=0"/></net>

<net id="2119"><net_src comp="940" pin="1"/><net_sink comp="2114" pin=1"/></net>

<net id="2123"><net_src comp="979" pin="1"/><net_sink comp="2120" pin=0"/></net>

<net id="2128"><net_src comp="2120" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2129"><net_src comp="945" pin="1"/><net_sink comp="2124" pin=1"/></net>

<net id="2133"><net_src comp="983" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2138"><net_src comp="2130" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2139"><net_src comp="950" pin="1"/><net_sink comp="2134" pin=1"/></net>

<net id="2152"><net_src comp="2144" pin="2"/><net_sink comp="2148" pin=0"/></net>

<net id="2153"><net_src comp="2140" pin="2"/><net_sink comp="2148" pin=1"/></net>

<net id="2166"><net_src comp="2158" pin="2"/><net_sink comp="2162" pin=0"/></net>

<net id="2167"><net_src comp="2154" pin="2"/><net_sink comp="2162" pin=1"/></net>

<net id="2172"><net_src comp="2162" pin="2"/><net_sink comp="2168" pin=0"/></net>

<net id="2173"><net_src comp="2148" pin="2"/><net_sink comp="2168" pin=1"/></net>

<net id="2178"><net_src comp="40" pin="0"/><net_sink comp="2174" pin=0"/></net>

<net id="2179"><net_src comp="2168" pin="2"/><net_sink comp="2174" pin=1"/></net>

<net id="2186"><net_src comp="140" pin="0"/><net_sink comp="2180" pin=0"/></net>

<net id="2187"><net_src comp="2174" pin="2"/><net_sink comp="2180" pin=1"/></net>

<net id="2188"><net_src comp="142" pin="0"/><net_sink comp="2180" pin=2"/></net>

<net id="2189"><net_src comp="144" pin="0"/><net_sink comp="2180" pin=3"/></net>

<net id="2195"><net_src comp="112" pin="0"/><net_sink comp="2190" pin=0"/></net>

<net id="2199"><net_src comp="2190" pin="3"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="2206"><net_src comp="148" pin="0"/><net_sink comp="2201" pin=0"/></net>

<net id="2207"><net_src comp="144" pin="0"/><net_sink comp="2201" pin=2"/></net>

<net id="2215"><net_src comp="150" pin="0"/><net_sink comp="2211" pin=0"/></net>

<net id="2216"><net_src comp="2208" pin="1"/><net_sink comp="2211" pin=1"/></net>

<net id="2223"><net_src comp="140" pin="0"/><net_sink comp="2217" pin=0"/></net>

<net id="2224"><net_src comp="142" pin="0"/><net_sink comp="2217" pin=2"/></net>

<net id="2225"><net_src comp="144" pin="0"/><net_sink comp="2217" pin=3"/></net>

<net id="2229"><net_src comp="2217" pin="4"/><net_sink comp="2226" pin=0"/></net>

<net id="2235"><net_src comp="2201" pin="3"/><net_sink comp="2230" pin=0"/></net>

<net id="2236"><net_src comp="2211" pin="2"/><net_sink comp="2230" pin=1"/></net>

<net id="2237"><net_src comp="2226" pin="1"/><net_sink comp="2230" pin=2"/></net>

<net id="2241"><net_src comp="2230" pin="3"/><net_sink comp="2238" pin=0"/></net>

<net id="2246"><net_src comp="152" pin="0"/><net_sink comp="2242" pin=0"/></net>

<net id="2247"><net_src comp="2238" pin="1"/><net_sink comp="2242" pin=1"/></net>

<net id="2251"><net_src comp="2242" pin="2"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="2256"><net_src comp="2253" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="2261"><net_src comp="829" pin="1"/><net_sink comp="2257" pin=0"/></net>

<net id="2262"><net_src comp="164" pin="0"/><net_sink comp="2257" pin=1"/></net>

<net id="2267"><net_src comp="80" pin="0"/><net_sink comp="2263" pin=0"/></net>

<net id="2268"><net_src comp="208" pin="2"/><net_sink comp="2263" pin=1"/></net>

<net id="2275"><net_src comp="999" pin="1"/><net_sink comp="2272" pin=0"/></net>

<net id="2276"><net_src comp="2272" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="2280"><net_src comp="1004" pin="1"/><net_sink comp="2277" pin=0"/></net>

<net id="2281"><net_src comp="2277" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="2282"><net_src comp="2277" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="2283"><net_src comp="2277" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="2284"><net_src comp="2277" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="2288"><net_src comp="215" pin="3"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="2293"><net_src comp="1014" pin="1"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="2298"><net_src comp="227" pin="3"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="2303"><net_src comp="1027" pin="1"/><net_sink comp="2300" pin=0"/></net>

<net id="2304"><net_src comp="2300" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="2308"><net_src comp="238" pin="3"/><net_sink comp="2305" pin=0"/></net>

<net id="2309"><net_src comp="2305" pin="1"/><net_sink comp="222" pin=6"/></net>

<net id="2313"><net_src comp="1036" pin="1"/><net_sink comp="2310" pin=0"/></net>

<net id="2314"><net_src comp="2310" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="2318"><net_src comp="249" pin="3"/><net_sink comp="2315" pin=0"/></net>

<net id="2319"><net_src comp="2315" pin="1"/><net_sink comp="222" pin=9"/></net>

<net id="2323"><net_src comp="1049" pin="1"/><net_sink comp="2320" pin=0"/></net>

<net id="2324"><net_src comp="2320" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="2328"><net_src comp="260" pin="3"/><net_sink comp="2325" pin=0"/></net>

<net id="2329"><net_src comp="2325" pin="1"/><net_sink comp="222" pin=12"/></net>

<net id="2333"><net_src comp="1060" pin="1"/><net_sink comp="2330" pin=0"/></net>

<net id="2334"><net_src comp="2330" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="2338"><net_src comp="271" pin="3"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="222" pin=15"/></net>

<net id="2343"><net_src comp="1069" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="2348"><net_src comp="282" pin="3"/><net_sink comp="2345" pin=0"/></net>

<net id="2349"><net_src comp="2345" pin="1"/><net_sink comp="222" pin=18"/></net>

<net id="2353"><net_src comp="1078" pin="1"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="2358"><net_src comp="293" pin="3"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="222" pin=21"/></net>

<net id="2363"><net_src comp="1090" pin="1"/><net_sink comp="2360" pin=0"/></net>

<net id="2364"><net_src comp="2360" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="2368"><net_src comp="1094" pin="1"/><net_sink comp="2365" pin=0"/></net>

<net id="2369"><net_src comp="2365" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="2373"><net_src comp="1098" pin="1"/><net_sink comp="2370" pin=0"/></net>

<net id="2374"><net_src comp="2370" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="2378"><net_src comp="1102" pin="1"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="2383"><net_src comp="1106" pin="1"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="2388"><net_src comp="1110" pin="1"/><net_sink comp="2385" pin=0"/></net>

<net id="2389"><net_src comp="2385" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="2393"><net_src comp="1114" pin="1"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="2398"><net_src comp="1118" pin="1"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="2403"><net_src comp="1122" pin="1"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="2408"><net_src comp="1126" pin="1"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="2413"><net_src comp="1130" pin="1"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="2418"><net_src comp="1134" pin="2"/><net_sink comp="2415" pin=0"/></net>

<net id="2422"><net_src comp="1140" pin="2"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="2427"><net_src comp="1150" pin="3"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="2429"><net_src comp="2424" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="2430"><net_src comp="2424" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="2431"><net_src comp="2424" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="2432"><net_src comp="2424" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="2433"><net_src comp="2424" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="2434"><net_src comp="2424" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="2438"><net_src comp="304" pin="3"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2443"><net_src comp="316" pin="3"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2448"><net_src comp="327" pin="3"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2453"><net_src comp="335" pin="3"/><net_sink comp="2450" pin=0"/></net>

<net id="2454"><net_src comp="2450" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2458"><net_src comp="343" pin="3"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2463"><net_src comp="351" pin="3"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2468"><net_src comp="359" pin="3"/><net_sink comp="2465" pin=0"/></net>

<net id="2469"><net_src comp="2465" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2473"><net_src comp="367" pin="3"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2478"><net_src comp="1194" pin="2"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="2483"><net_src comp="1199" pin="2"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="2488"><net_src comp="1244" pin="2"/><net_sink comp="2485" pin=0"/></net>

<net id="2489"><net_src comp="2485" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="2493"><net_src comp="1249" pin="2"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="2498"><net_src comp="1274" pin="2"/><net_sink comp="2495" pin=0"/></net>

<net id="2499"><net_src comp="2495" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="2503"><net_src comp="1254" pin="2"/><net_sink comp="2500" pin=0"/></net>

<net id="2504"><net_src comp="2500" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="2508"><net_src comp="1259" pin="2"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="2513"><net_src comp="1278" pin="2"/><net_sink comp="2510" pin=0"/></net>

<net id="2514"><net_src comp="2510" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="2518"><net_src comp="1282" pin="2"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="2523"><net_src comp="1264" pin="2"/><net_sink comp="2520" pin=0"/></net>

<net id="2524"><net_src comp="2520" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="2528"><net_src comp="1269" pin="2"/><net_sink comp="2525" pin=0"/></net>

<net id="2529"><net_src comp="2525" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="2533"><net_src comp="1286" pin="2"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="2538"><net_src comp="386" pin="3"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2543"><net_src comp="393" pin="3"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="2548"><net_src comp="403" pin="3"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="2553"><net_src comp="410" pin="3"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2558"><net_src comp="417" pin="3"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="2563"><net_src comp="424" pin="3"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2568"><net_src comp="431" pin="3"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="2573"><net_src comp="438" pin="3"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2578"><net_src comp="1314" pin="2"/><net_sink comp="2575" pin=0"/></net>

<net id="2582"><net_src comp="1320" pin="2"/><net_sink comp="2579" pin=0"/></net>

<net id="2583"><net_src comp="2579" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="2587"><net_src comp="1330" pin="3"/><net_sink comp="2584" pin=0"/></net>

<net id="2588"><net_src comp="2584" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="2592"><net_src comp="445" pin="3"/><net_sink comp="2589" pin=0"/></net>

<net id="2593"><net_src comp="2589" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="2597"><net_src comp="457" pin="3"/><net_sink comp="2594" pin=0"/></net>

<net id="2598"><net_src comp="2594" pin="1"/><net_sink comp="452" pin=3"/></net>

<net id="2602"><net_src comp="468" pin="3"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="452" pin=6"/></net>

<net id="2607"><net_src comp="479" pin="3"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="452" pin=9"/></net>

<net id="2612"><net_src comp="490" pin="3"/><net_sink comp="2609" pin=0"/></net>

<net id="2613"><net_src comp="2609" pin="1"/><net_sink comp="452" pin=12"/></net>

<net id="2617"><net_src comp="501" pin="3"/><net_sink comp="2614" pin=0"/></net>

<net id="2618"><net_src comp="2614" pin="1"/><net_sink comp="452" pin=15"/></net>

<net id="2622"><net_src comp="512" pin="3"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="452" pin=18"/></net>

<net id="2627"><net_src comp="523" pin="3"/><net_sink comp="2624" pin=0"/></net>

<net id="2628"><net_src comp="2624" pin="1"/><net_sink comp="452" pin=21"/></net>

<net id="2632"><net_src comp="1430" pin="3"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="2637"><net_src comp="1438" pin="2"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="2642"><net_src comp="1442" pin="1"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="2647"><net_src comp="1452" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="2652"><net_src comp="1462" pin="1"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="2657"><net_src comp="1472" pin="1"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="2662"><net_src comp="1482" pin="1"/><net_sink comp="2659" pin=0"/></net>

<net id="2663"><net_src comp="2659" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="2667"><net_src comp="1492" pin="1"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="2672"><net_src comp="1502" pin="1"/><net_sink comp="2669" pin=0"/></net>

<net id="2673"><net_src comp="2669" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="2677"><net_src comp="1512" pin="1"/><net_sink comp="2674" pin=0"/></net>

<net id="2678"><net_src comp="2674" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="2682"><net_src comp="1446" pin="2"/><net_sink comp="2679" pin=0"/></net>

<net id="2683"><net_src comp="2679" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="2687"><net_src comp="1456" pin="2"/><net_sink comp="2684" pin=0"/></net>

<net id="2688"><net_src comp="2684" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="2692"><net_src comp="1466" pin="2"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="1536" pin=1"/></net>

<net id="2697"><net_src comp="1476" pin="2"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="2702"><net_src comp="1486" pin="2"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="2707"><net_src comp="1496" pin="2"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="2712"><net_src comp="1506" pin="2"/><net_sink comp="2709" pin=0"/></net>

<net id="2713"><net_src comp="2709" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="2717"><net_src comp="1516" pin="2"/><net_sink comp="2714" pin=0"/></net>

<net id="2718"><net_src comp="2714" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="2722"><net_src comp="1550" pin="2"/><net_sink comp="2719" pin=0"/></net>

<net id="2723"><net_src comp="2719" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="2724"><net_src comp="2719" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="2725"><net_src comp="2719" pin="1"/><net_sink comp="1592" pin=1"/></net>

<net id="2729"><net_src comp="1562" pin="4"/><net_sink comp="2726" pin=0"/></net>

<net id="2730"><net_src comp="2726" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="2734"><net_src comp="1632" pin="2"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="1927" pin=2"/></net>

<net id="2736"><net_src comp="2731" pin="1"/><net_sink comp="1938" pin=1"/></net>

<net id="2737"><net_src comp="2731" pin="1"/><net_sink comp="2190" pin=2"/></net>

<net id="2741"><net_src comp="1637" pin="1"/><net_sink comp="2738" pin=0"/></net>

<net id="2742"><net_src comp="2738" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="2746"><net_src comp="558" pin="3"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="2751"><net_src comp="1647" pin="1"/><net_sink comp="2748" pin=0"/></net>

<net id="2752"><net_src comp="2748" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="2756"><net_src comp="566" pin="3"/><net_sink comp="2753" pin=0"/></net>

<net id="2757"><net_src comp="2753" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="2761"><net_src comp="1666" pin="1"/><net_sink comp="2758" pin=0"/></net>

<net id="2762"><net_src comp="2758" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="2766"><net_src comp="574" pin="3"/><net_sink comp="2763" pin=0"/></net>

<net id="2767"><net_src comp="2763" pin="1"/><net_sink comp="222" pin=6"/></net>

<net id="2771"><net_src comp="1676" pin="1"/><net_sink comp="2768" pin=0"/></net>

<net id="2772"><net_src comp="2768" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="2776"><net_src comp="582" pin="3"/><net_sink comp="2773" pin=0"/></net>

<net id="2777"><net_src comp="2773" pin="1"/><net_sink comp="222" pin=9"/></net>

<net id="2781"><net_src comp="1689" pin="1"/><net_sink comp="2778" pin=0"/></net>

<net id="2782"><net_src comp="2778" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="2786"><net_src comp="590" pin="3"/><net_sink comp="2783" pin=0"/></net>

<net id="2787"><net_src comp="2783" pin="1"/><net_sink comp="222" pin=12"/></net>

<net id="2791"><net_src comp="1699" pin="1"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="2796"><net_src comp="598" pin="3"/><net_sink comp="2793" pin=0"/></net>

<net id="2797"><net_src comp="2793" pin="1"/><net_sink comp="222" pin=15"/></net>

<net id="2801"><net_src comp="1708" pin="1"/><net_sink comp="2798" pin=0"/></net>

<net id="2802"><net_src comp="2798" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="2806"><net_src comp="606" pin="3"/><net_sink comp="2803" pin=0"/></net>

<net id="2807"><net_src comp="2803" pin="1"/><net_sink comp="222" pin=18"/></net>

<net id="2811"><net_src comp="1718" pin="1"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="2816"><net_src comp="614" pin="3"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="222" pin=21"/></net>

<net id="2821"><net_src comp="1723" pin="1"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="1815" pin=1"/></net>

<net id="2826"><net_src comp="1727" pin="1"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="1820" pin=1"/></net>

<net id="2831"><net_src comp="1731" pin="1"/><net_sink comp="2828" pin=0"/></net>

<net id="2832"><net_src comp="2828" pin="1"/><net_sink comp="1845" pin=1"/></net>

<net id="2836"><net_src comp="1735" pin="1"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="1850" pin=1"/></net>

<net id="2841"><net_src comp="1739" pin="1"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="1885" pin=1"/></net>

<net id="2846"><net_src comp="1743" pin="1"/><net_sink comp="2843" pin=0"/></net>

<net id="2847"><net_src comp="2843" pin="1"/><net_sink comp="1890" pin=1"/></net>

<net id="2851"><net_src comp="1747" pin="1"/><net_sink comp="2848" pin=0"/></net>

<net id="2852"><net_src comp="2848" pin="1"/><net_sink comp="1875" pin=1"/></net>

<net id="2856"><net_src comp="1751" pin="1"/><net_sink comp="2853" pin=0"/></net>

<net id="2857"><net_src comp="2853" pin="1"/><net_sink comp="1880" pin=1"/></net>

<net id="2861"><net_src comp="1755" pin="2"/><net_sink comp="2858" pin=0"/></net>

<net id="2865"><net_src comp="1761" pin="2"/><net_sink comp="2862" pin=0"/></net>

<net id="2866"><net_src comp="2862" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="2870"><net_src comp="1767" pin="1"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="1927" pin=1"/></net>

<net id="2875"><net_src comp="1771" pin="3"/><net_sink comp="2872" pin=0"/></net>

<net id="2876"><net_src comp="2872" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="2877"><net_src comp="2872" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="2878"><net_src comp="2872" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="2879"><net_src comp="2872" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="2880"><net_src comp="2872" pin="1"/><net_sink comp="1855" pin=0"/></net>

<net id="2881"><net_src comp="2872" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="2885"><net_src comp="622" pin="3"/><net_sink comp="2882" pin=0"/></net>

<net id="2886"><net_src comp="2882" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2890"><net_src comp="630" pin="3"/><net_sink comp="2887" pin=0"/></net>

<net id="2891"><net_src comp="2887" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2895"><net_src comp="638" pin="3"/><net_sink comp="2892" pin=0"/></net>

<net id="2896"><net_src comp="2892" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2900"><net_src comp="646" pin="3"/><net_sink comp="2897" pin=0"/></net>

<net id="2901"><net_src comp="2897" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2905"><net_src comp="654" pin="3"/><net_sink comp="2902" pin=0"/></net>

<net id="2906"><net_src comp="2902" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2910"><net_src comp="662" pin="3"/><net_sink comp="2907" pin=0"/></net>

<net id="2911"><net_src comp="2907" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2915"><net_src comp="670" pin="3"/><net_sink comp="2912" pin=0"/></net>

<net id="2916"><net_src comp="2912" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="2920"><net_src comp="678" pin="3"/><net_sink comp="2917" pin=0"/></net>

<net id="2921"><net_src comp="2917" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="2925"><net_src comp="1815" pin="2"/><net_sink comp="2922" pin=0"/></net>

<net id="2926"><net_src comp="2922" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="2930"><net_src comp="1820" pin="2"/><net_sink comp="2927" pin=0"/></net>

<net id="2931"><net_src comp="2927" pin="1"/><net_sink comp="1895" pin=1"/></net>

<net id="2935"><net_src comp="1845" pin="2"/><net_sink comp="2932" pin=0"/></net>

<net id="2936"><net_src comp="2932" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="2940"><net_src comp="1850" pin="2"/><net_sink comp="2937" pin=0"/></net>

<net id="2941"><net_src comp="2937" pin="1"/><net_sink comp="1899" pin=1"/></net>

<net id="2945"><net_src comp="1895" pin="2"/><net_sink comp="2942" pin=0"/></net>

<net id="2946"><net_src comp="2942" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="2950"><net_src comp="1875" pin="2"/><net_sink comp="2947" pin=0"/></net>

<net id="2951"><net_src comp="2947" pin="1"/><net_sink comp="1903" pin=0"/></net>

<net id="2955"><net_src comp="1880" pin="2"/><net_sink comp="2952" pin=0"/></net>

<net id="2956"><net_src comp="2952" pin="1"/><net_sink comp="1903" pin=1"/></net>

<net id="2960"><net_src comp="1899" pin="2"/><net_sink comp="2957" pin=0"/></net>

<net id="2961"><net_src comp="2957" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="2965"><net_src comp="1885" pin="2"/><net_sink comp="2962" pin=0"/></net>

<net id="2966"><net_src comp="2962" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="2970"><net_src comp="1890" pin="2"/><net_sink comp="2967" pin=0"/></net>

<net id="2971"><net_src comp="2967" pin="1"/><net_sink comp="1911" pin=1"/></net>

<net id="2975"><net_src comp="1903" pin="2"/><net_sink comp="2972" pin=0"/></net>

<net id="2976"><net_src comp="2972" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="2980"><net_src comp="693" pin="3"/><net_sink comp="2977" pin=0"/></net>

<net id="2981"><net_src comp="2977" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2985"><net_src comp="700" pin="3"/><net_sink comp="2982" pin=0"/></net>

<net id="2986"><net_src comp="2982" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="2990"><net_src comp="707" pin="3"/><net_sink comp="2987" pin=0"/></net>

<net id="2991"><net_src comp="2987" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="2995"><net_src comp="714" pin="3"/><net_sink comp="2992" pin=0"/></net>

<net id="2996"><net_src comp="2992" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="3000"><net_src comp="721" pin="3"/><net_sink comp="2997" pin=0"/></net>

<net id="3001"><net_src comp="2997" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="3005"><net_src comp="728" pin="3"/><net_sink comp="3002" pin=0"/></net>

<net id="3006"><net_src comp="3002" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="3010"><net_src comp="735" pin="3"/><net_sink comp="3007" pin=0"/></net>

<net id="3011"><net_src comp="3007" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="3015"><net_src comp="742" pin="3"/><net_sink comp="3012" pin=0"/></net>

<net id="3016"><net_src comp="3012" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="3020"><net_src comp="1938" pin="3"/><net_sink comp="3017" pin=0"/></net>

<net id="3021"><net_src comp="3017" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="3025"><net_src comp="1945" pin="2"/><net_sink comp="3022" pin=0"/></net>

<net id="3029"><net_src comp="1951" pin="2"/><net_sink comp="3026" pin=0"/></net>

<net id="3030"><net_src comp="3026" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="3034"><net_src comp="1961" pin="1"/><net_sink comp="3031" pin=0"/></net>

<net id="3035"><net_src comp="3031" pin="1"/><net_sink comp="2190" pin=1"/></net>

<net id="3039"><net_src comp="749" pin="3"/><net_sink comp="3036" pin=0"/></net>

<net id="3040"><net_src comp="3036" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="3044"><net_src comp="757" pin="3"/><net_sink comp="3041" pin=0"/></net>

<net id="3045"><net_src comp="3041" pin="1"/><net_sink comp="452" pin=3"/></net>

<net id="3049"><net_src comp="765" pin="3"/><net_sink comp="3046" pin=0"/></net>

<net id="3050"><net_src comp="3046" pin="1"/><net_sink comp="452" pin=6"/></net>

<net id="3054"><net_src comp="773" pin="3"/><net_sink comp="3051" pin=0"/></net>

<net id="3055"><net_src comp="3051" pin="1"/><net_sink comp="452" pin=9"/></net>

<net id="3059"><net_src comp="781" pin="3"/><net_sink comp="3056" pin=0"/></net>

<net id="3060"><net_src comp="3056" pin="1"/><net_sink comp="452" pin=12"/></net>

<net id="3064"><net_src comp="789" pin="3"/><net_sink comp="3061" pin=0"/></net>

<net id="3065"><net_src comp="3061" pin="1"/><net_sink comp="452" pin=15"/></net>

<net id="3069"><net_src comp="797" pin="3"/><net_sink comp="3066" pin=0"/></net>

<net id="3070"><net_src comp="3066" pin="1"/><net_sink comp="452" pin=18"/></net>

<net id="3074"><net_src comp="805" pin="3"/><net_sink comp="3071" pin=0"/></net>

<net id="3075"><net_src comp="3071" pin="1"/><net_sink comp="452" pin=21"/></net>

<net id="3079"><net_src comp="2055" pin="2"/><net_sink comp="3076" pin=0"/></net>

<net id="3080"><net_src comp="3076" pin="1"/><net_sink comp="2253" pin=0"/></net>

<net id="3084"><net_src comp="2060" pin="1"/><net_sink comp="3081" pin=0"/></net>

<net id="3085"><net_src comp="3081" pin="1"/><net_sink comp="2064" pin=0"/></net>

<net id="3089"><net_src comp="2070" pin="1"/><net_sink comp="3086" pin=0"/></net>

<net id="3090"><net_src comp="3086" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="3094"><net_src comp="2080" pin="1"/><net_sink comp="3091" pin=0"/></net>

<net id="3095"><net_src comp="3091" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="3099"><net_src comp="2090" pin="1"/><net_sink comp="3096" pin=0"/></net>

<net id="3100"><net_src comp="3096" pin="1"/><net_sink comp="2094" pin=0"/></net>

<net id="3104"><net_src comp="2100" pin="1"/><net_sink comp="3101" pin=0"/></net>

<net id="3105"><net_src comp="3101" pin="1"/><net_sink comp="2104" pin=0"/></net>

<net id="3109"><net_src comp="2110" pin="1"/><net_sink comp="3106" pin=0"/></net>

<net id="3110"><net_src comp="3106" pin="1"/><net_sink comp="2114" pin=0"/></net>

<net id="3114"><net_src comp="2120" pin="1"/><net_sink comp="3111" pin=0"/></net>

<net id="3115"><net_src comp="3111" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="3119"><net_src comp="2130" pin="1"/><net_sink comp="3116" pin=0"/></net>

<net id="3120"><net_src comp="3116" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="3124"><net_src comp="2064" pin="2"/><net_sink comp="3121" pin=0"/></net>

<net id="3125"><net_src comp="3121" pin="1"/><net_sink comp="2154" pin=0"/></net>

<net id="3129"><net_src comp="2074" pin="2"/><net_sink comp="3126" pin=0"/></net>

<net id="3130"><net_src comp="3126" pin="1"/><net_sink comp="2158" pin=0"/></net>

<net id="3134"><net_src comp="2084" pin="2"/><net_sink comp="3131" pin=0"/></net>

<net id="3135"><net_src comp="3131" pin="1"/><net_sink comp="2154" pin=1"/></net>

<net id="3139"><net_src comp="2094" pin="2"/><net_sink comp="3136" pin=0"/></net>

<net id="3140"><net_src comp="3136" pin="1"/><net_sink comp="2144" pin=1"/></net>

<net id="3144"><net_src comp="2104" pin="2"/><net_sink comp="3141" pin=0"/></net>

<net id="3145"><net_src comp="3141" pin="1"/><net_sink comp="2144" pin=0"/></net>

<net id="3149"><net_src comp="2114" pin="2"/><net_sink comp="3146" pin=0"/></net>

<net id="3150"><net_src comp="3146" pin="1"/><net_sink comp="2140" pin=0"/></net>

<net id="3154"><net_src comp="2124" pin="2"/><net_sink comp="3151" pin=0"/></net>

<net id="3155"><net_src comp="3151" pin="1"/><net_sink comp="2140" pin=1"/></net>

<net id="3159"><net_src comp="2134" pin="2"/><net_sink comp="3156" pin=0"/></net>

<net id="3160"><net_src comp="3156" pin="1"/><net_sink comp="2158" pin=1"/></net>

<net id="3164"><net_src comp="2168" pin="2"/><net_sink comp="3161" pin=0"/></net>

<net id="3165"><net_src comp="3161" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="3166"><net_src comp="3161" pin="1"/><net_sink comp="2201" pin=1"/></net>

<net id="3167"><net_src comp="3161" pin="1"/><net_sink comp="2217" pin=1"/></net>

<net id="3171"><net_src comp="2180" pin="4"/><net_sink comp="3168" pin=0"/></net>

<net id="3172"><net_src comp="3168" pin="1"/><net_sink comp="2208" pin=0"/></net>

<net id="3176"><net_src comp="2257" pin="2"/><net_sink comp="3173" pin=0"/></net>

<net id="3177"><net_src comp="3173" pin="1"/><net_sink comp="833" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sc_FIFO_DCT_mB | {28 53 }
	Port: sc_FIFO_DCT_mC | {28 53 }
	Port: sc_FIFO_DCT_exec_cnt | {4 }
	Port: s_working | {3 55 }
	Port: s_DCT | {55 56 }
 - Input state : 
	Port: sc_FIFO_DCT::DCT : sc_FIFO_DCT_mA | {6 7 8 9 10 31 32 33 34 35 }
	Port: sc_FIFO_DCT::DCT : sc_FIFO_DCT_exec_cnt | {4 }
	Port: sc_FIFO_DCT::DCT : s_buffered | {3 }
	Port: sc_FIFO_DCT::DCT : s_done | {56 }
	Port: sc_FIFO_DCT::DCT : b_a | {4 5 29 30 }
	Port: sc_FIFO_DCT::DCT : b | {21 22 46 47 }
  - Chain level:
	State 1
		empty : 1
		empty_11 : 1
	State 2
	State 3
	State 4
		exitcond1 : 1
		StgValue_94 : 2
		i0_cast3 : 1
		i0_cast4 : 1
		b_a_addr : 2
		b_a_load : 3
		tmp_6_0_1 : 1
		tmp_6_0_1_cast : 1
		b_a_addr_1 : 2
		b_a_load_1 : 3
		tmp_6_0_s : 1
		tmp_6_0_2_cast : 2
		b_a_addr_2 : 3
		b_a_load_2 : 4
		tmp_6_0_3_cast1 : 1
		tmp_6_0_3_cast : 2
		b_a_addr_3 : 3
		b_a_load_3 : 4
		tmp_6_0_2 : 1
		tmp_6_0_4_cast : 2
		b_a_addr_4 : 3
		b_a_load_4 : 4
		tmp_6_0_5 : 2
		tmp_6_0_5_cast : 3
		b_a_addr_5 : 4
		b_a_load_5 : 5
		tmp_6_0_6_cast1 : 2
		tmp_6_0_6_cast : 3
		b_a_addr_6 : 4
		b_a_load_6 : 5
		tmp_6_0_7_cast1 : 1
		tmp_6_0_7_cast : 2
		b_a_addr_7 : 3
		b_a_load_7 : 4
		StgValue_129 : 1
	State 5
		b_a_load_cast : 1
		b_a_load_1_cast : 1
		b_a_load_2_cast : 1
		b_a_load_3_cast : 1
		b_a_load_4_cast : 1
		b_a_load_5_cast : 1
		b_a_load_6_cast : 1
		b_a_load_7_cast : 1
	State 6
		exitcond2 : 1
		i1_2 : 1
		StgValue_156 : 2
		tmp_22 : 1
		tmp_2 : 2
		tmp_2_cast : 3
		sc_FIFO_DCT_mA_addr : 4
		sc_FIFO_DCT_mA_load : 5
		tmp_7_0_s : 3
		tmp_7_0_cast : 3
		sc_FIFO_DCT_mA_addr_1 : 4
		sc_FIFO_DCT_mA_load_1 : 5
	State 7
		sc_FIFO_DCT_mA_addr_4 : 1
		sc_FIFO_DCT_mA_load_4 : 2
		sc_FIFO_DCT_mA_addr_5 : 1
		sc_FIFO_DCT_mA_load_5 : 2
	State 8
		sc_FIFO_DCT_mA_addr_6 : 1
		sc_FIFO_DCT_mA_load_6 : 2
		sc_FIFO_DCT_mA_addr_7 : 1
		sc_FIFO_DCT_mA_load_7 : 2
	State 9
		sc_FIFO_DCT_mA_addr_2 : 1
		sc_FIFO_DCT_mA_load_2 : 2
		sc_FIFO_DCT_mA_addr_3 : 1
		sc_FIFO_DCT_mA_load_3 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp1 : 1
		tmp_14_0_6 : 2
		a_addr : 1
		StgValue_244 : 3
		empty_15 : 1
	State 16
		a_load : 1
		a_load_1 : 1
	State 17
		a_load_2 : 1
		a_load_3 : 1
	State 18
		a_load_4 : 1
		a_load_5 : 1
	State 19
		a_load_6 : 1
		a_load_7 : 1
	State 20
	State 21
		exitcond3 : 1
		i1_3 : 1
		StgValue_275 : 2
		tmp_23 : 1
		tmp_4 : 2
		tmp_4_cast : 3
		b_addr : 4
		b_load : 5
		tmp_11_0_s : 3
		tmp_11_0_cast : 3
		b_addr_1 : 4
		b_load_1 : 5
		tmp_11_0_1 : 3
		tmp_11_0_1_cast : 3
		b_addr_2 : 4
		b_load_2 : 5
		tmp_11_0_2 : 3
		tmp_11_0_2_cast : 3
		b_addr_3 : 4
		b_load_3 : 5
		tmp_11_0_3 : 3
		tmp_11_0_3_cast : 3
		b_addr_4 : 4
		b_load_4 : 5
		tmp_11_0_4 : 3
		tmp_11_0_4_cast : 3
		b_addr_5 : 4
		b_load_5 : 5
		tmp_11_0_5 : 3
		tmp_11_0_5_cast : 3
		b_addr_6 : 4
		b_load_6 : 5
		tmp_11_0_6 : 3
		tmp_11_0_6_cast : 3
		b_addr_7 : 4
		b_load_7 : 5
		tmp_16 : 1
	State 22
	State 23
		tmp_11 : 1
		tmp_12_0_1 : 1
		tmp_12_0_2 : 1
		tmp_12_0_3 : 1
		tmp_12_0_4 : 1
		tmp_12_0_5 : 1
		tmp_12_0_6 : 1
		tmp_12_0_7 : 1
	State 24
	State 25
	State 26
	State 27
		tmp9 : 1
		tmp12 : 1
		tmp_19_0_6 : 2
		p_neg : 3
		tmp_20 : 4
	State 28
		sc_FIFO_DCT_mB_addr : 1
		StgValue_375 : 2
		p_neg_t : 1
		p_lshr_f_cast : 1
		tmp_13 : 2
		tmp_14_cast : 3
		tmp_14 : 4
		tmp_15_cast : 5
		sc_FIFO_DCT_mC_addr : 1
		StgValue_387 : 6
		empty_17 : 1
	State 29
		b_a_addr_8 : 1
		b_a_load_8 : 2
		tmp_6_1_1_cast : 1
		b_a_addr_9 : 2
		b_a_load_9 : 3
		tmp_6_1_2_cast : 1
		b_a_addr_10 : 2
		b_a_load_10 : 3
		tmp_6_1_3_cast : 1
		b_a_addr_11 : 2
		b_a_load_11 : 3
		tmp_6_1_4_cast : 1
		b_a_addr_12 : 2
		b_a_load_12 : 3
		tmp_6_1_5_cast : 1
		b_a_addr_13 : 2
		b_a_load_13 : 3
		tmp_6_1_6_cast1 : 1
		tmp_6_1_6_cast : 2
		b_a_addr_14 : 3
		b_a_load_14 : 4
		tmp_6_1_7_cast : 1
		b_a_addr_15 : 2
		b_a_load_15 : 3
	State 30
		b_a_load_8_cast : 1
		b_a_load_9_cast : 1
		b_a_load_10_cast : 1
		b_a_load_11_cast : 1
		b_a_load_12_cast : 1
		b_a_load_13_cast : 1
		b_a_load_14_cast : 1
		b_a_load_15_cast : 1
	State 31
		exitcond2_1 : 1
		i1_2_1 : 1
		StgValue_445 : 2
		tmp_27 : 1
		tmp_2_1 : 2
		tmp_2_1_cast : 3
		sc_FIFO_DCT_mA_addr_8 : 4
		sc_FIFO_DCT_mA_load_8 : 5
		tmp_7_1_s : 3
		tmp_7_1_cast : 3
		sc_FIFO_DCT_mA_addr_9 : 4
		sc_FIFO_DCT_mA_load_9 : 5
	State 32
		sc_FIFO_DCT_mA_addr_10 : 1
		sc_FIFO_DCT_mA_load_10 : 2
		sc_FIFO_DCT_mA_addr_11 : 1
		sc_FIFO_DCT_mA_load_11 : 2
	State 33
		sc_FIFO_DCT_mA_addr_14 : 1
		sc_FIFO_DCT_mA_load_14 : 2
		sc_FIFO_DCT_mA_addr_15 : 1
		sc_FIFO_DCT_mA_load_15 : 2
	State 34
		sc_FIFO_DCT_mA_addr_12 : 1
		sc_FIFO_DCT_mA_load_12 : 2
		sc_FIFO_DCT_mA_addr_13 : 1
		sc_FIFO_DCT_mA_load_13 : 2
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		tmp21 : 1
		tmp_14_1_6 : 2
		tmp_13_1_cast : 1
		a_addr_9 : 2
		StgValue_533 : 3
		empty_20 : 1
	State 41
		a_load_8 : 1
		a_load_9 : 1
	State 42
		a_load_10 : 1
		a_load_11 : 1
	State 43
		a_load_12 : 1
		a_load_13 : 1
	State 44
		a_load_14 : 1
		a_load_15 : 1
	State 45
	State 46
		exitcond3_1 : 1
		i1_3_1 : 1
		StgValue_565 : 2
		i1_1_1_cast : 1
		tmp_28 : 1
		tmp_4_1 : 2
		tmp_4_1_cast : 3
		b_addr_8 : 4
		b_load_8 : 5
		tmp_11_1_s : 3
		tmp_11_1_cast : 3
		b_addr_9 : 4
		b_load_9 : 5
		tmp_11_1_1 : 3
		tmp_11_1_1_cast : 3
		b_addr_10 : 4
		b_load_10 : 5
		tmp_11_1_2 : 3
		tmp_11_1_2_cast : 3
		b_addr_11 : 4
		b_load_11 : 5
		tmp_11_1_3 : 3
		tmp_11_1_3_cast : 3
		b_addr_12 : 4
		b_load_12 : 5
		tmp_11_1_4 : 3
		tmp_11_1_4_cast : 3
		b_addr_13 : 4
		b_load_13 : 5
		tmp_11_1_5 : 3
		tmp_11_1_5_cast : 3
		b_addr_14 : 4
		b_load_14 : 5
		tmp_11_1_6 : 3
		tmp_11_1_6_cast : 3
		b_addr_15 : 4
		b_load_15 : 5
		tmp_18_1 : 2
	State 47
	State 48
		tmp_12_1 : 1
		tmp_12_1_1 : 1
		tmp_12_1_2 : 1
		tmp_12_1_3 : 1
		tmp_12_1_4 : 1
		tmp_12_1_5 : 1
		tmp_12_1_6 : 1
		tmp_12_1_7 : 1
	State 49
	State 50
	State 51
	State 52
		tmp26 : 1
		tmp29 : 1
		tmp_19_1_6 : 2
		p_neg_1 : 3
		tmp_25 : 4
	State 53
		tmp_15_1_cast : 1
		sc_FIFO_DCT_mB_addr_1 : 2
		StgValue_665 : 3
		p_neg_t_1 : 1
		p_lshr_f_1_cast : 1
		tmp_16_1 : 2
		tmp_16_1_cast : 3
		tmp_17_1 : 4
		tmp_17_1_cast : 5
		sc_FIFO_DCT_mC_addr_1 : 1
		StgValue_677 : 6
		empty_22 : 1
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |          tmp_6_0_5_fu_1054         |    0    |    0    |    6    |
|          |            tmp_s_fu_1083           |    0    |    0    |    32   |
|          |            i1_2_fu_1140            |    0    |    0    |    4    |
|          |            tmp2_fu_1274            |    0    |    0    |    32   |
|          |            tmp5_fu_1278            |    0    |    0    |    32   |
|          |            tmp_9_fu_1282           |    0    |    0    |    6    |
|          |            tmp6_fu_1286            |    0    |    0    |    32   |
|          |            tmp3_fu_1290            |    0    |    0    |    16   |
|          |            tmp1_fu_1294            |    0    |    0    |    16   |
|          |            tmp4_fu_1299            |    0    |    0    |    16   |
|          |         tmp_14_0_6_fu_1303         |    0    |    0    |    16   |
|          |            i1_3_fu_1320            |    0    |    0    |    4    |
|          |           tmp_12_fu_1438           |    0    |    0    |    6    |
|          |            tmp7_fu_1522            |    0    |    0    |    32   |
|          |            tmp8_fu_1526            |    0    |    0    |    32   |
|          |            tmp9_fu_1530            |    0    |    0    |    16   |
|          |            tmp10_fu_1536           |    0    |    0    |    16   |
|          |            tmp11_fu_1540           |    0    |    0    |    32   |
|          |            tmp12_fu_1544           |    0    |    0    |    16   |
|          |         tmp_19_0_6_fu_1550         |    0    |    0    |    16   |
|          |           tmp_14_fu_1617           |    0    |    0    |    14   |
|    add   |          tmp_6_1_1_fu_1642         |    0    |    0    |    5    |
|          |          tmp_6_1_3_fu_1671         |    0    |    0    |    6    |
|          |          tmp_6_1_5_fu_1694         |    0    |    0    |    6    |
|          |          tmp_6_1_7_fu_1713         |    0    |    0    |    7    |
|          |           i1_2_1_fu_1761           |    0    |    0    |    4    |
|          |            tmp16_fu_1895           |    0    |    0    |    32   |
|          |            tmp17_fu_1899           |    0    |    0    |    32   |
|          |            tmp20_fu_1903           |    0    |    0    |    32   |
|          |            tmp18_fu_1907           |    0    |    0    |    16   |
|          |            tmp19_fu_1911           |    0    |    0    |    16   |
|          |            tmp21_fu_1915           |    0    |    0    |    16   |
|          |         tmp_14_1_6_fu_1920         |    0    |    0    |    16   |
|          |           i1_3_1_fu_1951           |    0    |    0    |    4    |
|          |          tmp_18_1_fu_2055          |    0    |    0    |    6    |
|          |            tmp24_fu_2140           |    0    |    0    |    32   |
|          |            tmp25_fu_2144           |    0    |    0    |    32   |
|          |            tmp26_fu_2148           |    0    |    0    |    16   |
|          |            tmp27_fu_2154           |    0    |    0    |    16   |
|          |            tmp28_fu_2158           |    0    |    0    |    32   |
|          |            tmp29_fu_2162           |    0    |    0    |    16   |
|          |         tmp_19_1_6_fu_2168         |    0    |    0    |    16   |
|          |          tmp_17_1_fu_2242          |    0    |    0    |    14   |
|          |           i0_1_1_fu_2257           |    0    |    0    |    4    |
|----------|------------------------------------|---------|---------|---------|
|          |            p_neg_fu_1556           |    0    |    0    |    32   |
|    sub   |           p_neg_t_fu_1586          |    0    |    0    |    13   |
|          |           p_neg_1_fu_2174          |    0    |    0    |    32   |
|          |          p_neg_t_1_fu_2211         |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_1194            |    2    |    0    |    0    |
|          |             grp_fu_1199            |    2    |    0    |    0    |
|          |             grp_fu_1244            |    2    |    0    |    0    |
|          |             grp_fu_1249            |    2    |    0    |    0    |
|          |             grp_fu_1254            |    2    |    0    |    0    |
|          |             grp_fu_1259            |    2    |    0    |    0    |
|          |             grp_fu_1264            |    2    |    0    |    0    |
|          |             grp_fu_1269            |    2    |    0    |    0    |
|          |             grp_fu_1446            |    2    |    0    |    0    |
|          |             grp_fu_1456            |    2    |    0    |    0    |
|          |             grp_fu_1466            |    2    |    0    |    0    |
|          |             grp_fu_1476            |    2    |    0    |    0    |
|          |             grp_fu_1486            |    2    |    0    |    0    |
|          |             grp_fu_1496            |    2    |    0    |    0    |
|          |             grp_fu_1506            |    2    |    0    |    0    |
|    mul   |             grp_fu_1516            |    2    |    0    |    0    |
|          |             grp_fu_1815            |    2    |    0    |    0    |
|          |             grp_fu_1820            |    2    |    0    |    0    |
|          |             grp_fu_1845            |    2    |    0    |    0    |
|          |             grp_fu_1850            |    2    |    0    |    0    |
|          |             grp_fu_1875            |    2    |    0    |    0    |
|          |             grp_fu_1880            |    2    |    0    |    0    |
|          |             grp_fu_1885            |    2    |    0    |    0    |
|          |             grp_fu_1890            |    2    |    0    |    0    |
|          |             grp_fu_2064            |    2    |    0    |    0    |
|          |             grp_fu_2074            |    2    |    0    |    0    |
|          |             grp_fu_2084            |    2    |    0    |    0    |
|          |             grp_fu_2094            |    2    |    0    |    0    |
|          |             grp_fu_2104            |    2    |    0    |    0    |
|          |             grp_fu_2114            |    2    |    0    |    0    |
|          |             grp_fu_2124            |    2    |    0    |    0    |
|          |             grp_fu_2134            |    2    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  select  |           tmp_13_fu_1605           |    0    |    0    |    14   |
|          |          tmp_16_1_fu_2230          |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|          |          exitcond1_fu_993          |    0    |    0    |    2    |
|          |          exitcond2_fu_1134         |    0    |    0    |    2    |
|   icmp   |          exitcond3_fu_1314         |    0    |    0    |    2    |
|          |         exitcond2_1_fu_1755        |    0    |    0    |    2    |
|          |         exitcond3_1_fu_1945        |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |          tmp_6_0_1_fu_1008         |    0    |    0    |    4    |
|----------|------------------------------------|---------|---------|---------|
|          |           tmp_read_fu_172          |    0    |    0    |    0    |
|   read   | sc_FIFO_DCT_exec_cnt_1_read_fu_186 |    0    |    0    |    0    |
|          |         tmp_19_read_fu_208         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          grp_write_fu_178          |    0    |    0    |    0    |
|   write  |      StgValue_129_write_fu_192     |    0    |    0    |    0    |
|          |          grp_write_fu_199          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   poll   |         StgValue_89_fu_987         |    0    |    0    |    0    |
|          |        StgValue_688_fu_2263        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           i0_cast3_fu_999          |    0    |    0    |    0    |
|          |          i0_cast4_fu_1004          |    0    |    0    |    0    |
|          |       tmp_6_0_1_cast_fu_1014       |    0    |    0    |    0    |
|          |       tmp_6_0_2_cast_fu_1027       |    0    |    0    |    0    |
|          |       tmp_6_0_3_cast_fu_1036       |    0    |    0    |    0    |
|          |       tmp_6_0_4_cast_fu_1049       |    0    |    0    |    0    |
|          |       tmp_6_0_5_cast_fu_1060       |    0    |    0    |    0    |
|          |       tmp_6_0_6_cast_fu_1069       |    0    |    0    |    0    |
|          |       tmp_6_0_7_cast_fu_1078       |    0    |    0    |    0    |
|          |          i0_cast1_fu_1090          |    0    |    0    |    0    |
|          |       i0_cast40_cast_fu_1098       |    0    |    0    |    0    |
|          |         tmp_2_cast_fu_1158         |    0    |    0    |    0    |
|          |        tmp_7_0_cast_fu_1169        |    0    |    0    |    0    |
|          |       tmp_7_0_3_cast_fu_1179       |    0    |    0    |    0    |
|          |       tmp_7_0_4_cast_fu_1189       |    0    |    0    |    0    |
|          |       tmp_7_0_5_cast_fu_1209       |    0    |    0    |    0    |
|          |       tmp_7_0_6_cast_fu_1219       |    0    |    0    |    0    |
|          |       tmp_7_0_1_cast_fu_1229       |    0    |    0    |    0    |
|          |       tmp_7_0_2_cast_fu_1239       |    0    |    0    |    0    |
|          |         tmp_9_cast_fu_1310         |    0    |    0    |    0    |
|          |         tmp_4_cast_fu_1338         |    0    |    0    |    0    |
|          |        tmp_11_0_cast_fu_1349       |    0    |    0    |    0    |
|          |       tmp_11_0_1_cast_fu_1360      |    0    |    0    |    0    |
|          |       tmp_11_0_2_cast_fu_1371      |    0    |    0    |    0    |
|          |       tmp_11_0_3_cast_fu_1382      |    0    |    0    |    0    |
|          |       tmp_11_0_4_cast_fu_1393      |    0    |    0    |    0    |
|          |       tmp_11_0_5_cast_fu_1404      |    0    |    0    |    0    |
|          |       tmp_11_0_6_cast_fu_1415      |    0    |    0    |    0    |
|          |         tmp_13_cast_fu_1572        |    0    |    0    |    0    |
|          |         p_lshr_cast_fu_1583        |    0    |    0    |    0    |
|   zext   |        p_lshr_f_cast_fu_1601       |    0    |    0    |    0    |
|          |         tmp_16_cast_fu_1628        |    0    |    0    |    0    |
|          |          i0_1_cast_fu_1637         |    0    |    0    |    0    |
|          |       tmp_6_1_1_cast_fu_1647       |    0    |    0    |    0    |
|          |       tmp_6_1_2_cast_fu_1666       |    0    |    0    |    0    |
|          |       tmp_6_1_3_cast_fu_1676       |    0    |    0    |    0    |
|          |       tmp_6_1_4_cast_fu_1689       |    0    |    0    |    0    |
|          |       tmp_6_1_5_cast_fu_1699       |    0    |    0    |    0    |
|          |       tmp_6_1_6_cast_fu_1708       |    0    |    0    |    0    |
|          |       tmp_6_1_7_cast_fu_1718       |    0    |    0    |    0    |
|          |        tmp_2_1_cast_fu_1779        |    0    |    0    |    0    |
|          |        tmp_7_1_cast_fu_1790        |    0    |    0    |    0    |
|          |       tmp_7_1_1_cast_fu_1800       |    0    |    0    |    0    |
|          |       tmp_7_1_2_cast_fu_1810       |    0    |    0    |    0    |
|          |       tmp_7_1_5_cast_fu_1830       |    0    |    0    |    0    |
|          |       tmp_7_1_6_cast_fu_1840       |    0    |    0    |    0    |
|          |       tmp_7_1_3_cast_fu_1860       |    0    |    0    |    0    |
|          |       tmp_7_1_4_cast_fu_1870       |    0    |    0    |    0    |
|          |        tmp_13_1_cast_fu_1933       |    0    |    0    |    0    |
|          |         i1_1_1_cast_fu_1957        |    0    |    0    |    0    |
|          |        tmp_4_1_cast_fu_1973        |    0    |    0    |    0    |
|          |        tmp_11_1_cast_fu_1984       |    0    |    0    |    0    |
|          |       tmp_11_1_1_cast_fu_1995      |    0    |    0    |    0    |
|          |       tmp_11_1_2_cast_fu_2006      |    0    |    0    |    0    |
|          |       tmp_11_1_3_cast_fu_2017      |    0    |    0    |    0    |
|          |       tmp_11_1_4_cast_fu_2028      |    0    |    0    |    0    |
|          |       tmp_11_1_5_cast_fu_2039      |    0    |    0    |    0    |
|          |       tmp_11_1_6_cast_fu_2050      |    0    |    0    |    0    |
|          |        tmp_15_1_cast_fu_2196       |    0    |    0    |    0    |
|          |        p_lshr_1_cast_fu_2208       |    0    |    0    |    0    |
|          |       p_lshr_f_1_cast_fu_2226      |    0    |    0    |    0    |
|          |        tmp_18_1_cast_fu_2253       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          tmp_6_0_s_fu_1019         |    0    |    0    |    0    |
|          |          tmp_6_0_2_fu_1041         |    0    |    0    |    0    |
|          |            tmp_2_fu_1150           |    0    |    0    |    0    |
|          |            tmp_4_fu_1330           |    0    |    0    |    0    |
|          |           tmp_16_fu_1430           |    0    |    0    |    0    |
|bitconcatenate|          tmp_6_1_s_fu_1658         |    0    |    0    |    0    |
|          |          tmp_6_1_2_fu_1681         |    0    |    0    |    0    |
|          |           tmp_2_1_fu_1771          |    0    |    0    |    0    |
|          |          tmp_13_1_fu_1927          |    0    |    0    |    0    |
|          |           tmp_1_1_fu_1938          |    0    |    0    |    0    |
|          |           tmp_4_1_fu_1965          |    0    |    0    |    0    |
|          |          tmp_15_1_fu_2190          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       tmp_6_0_3_cast1_fu_1032      |    0    |    0    |    0    |
|          |       tmp_6_0_6_cast1_fu_1065      |    0    |    0    |    0    |
|          |       tmp_6_0_7_cast1_fu_1074      |    0    |    0    |    0    |
|          |        b_a_load_cast_fu_1102       |    0    |    0    |    0    |
|          |       b_a_load_1_cast_fu_1106      |    0    |    0    |    0    |
|          |       b_a_load_2_cast_fu_1110      |    0    |    0    |    0    |
|          |       b_a_load_3_cast_fu_1114      |    0    |    0    |    0    |
|          |       b_a_load_4_cast_fu_1118      |    0    |    0    |    0    |
|          |       b_a_load_5_cast_fu_1122      |    0    |    0    |    0    |
|          |       b_a_load_6_cast_fu_1126      |    0    |    0    |    0    |
|          |       b_a_load_7_cast_fu_1130      |    0    |    0    |    0    |
|          |         b_load_cast_fu_1442        |    0    |    0    |    0    |
|          |        b_load_1_cast_fu_1452       |    0    |    0    |    0    |
|          |        b_load_2_cast_fu_1462       |    0    |    0    |    0    |
|          |        b_load_3_cast_fu_1472       |    0    |    0    |    0    |
|          |        b_load_4_cast_fu_1482       |    0    |    0    |    0    |
|          |        b_load_5_cast_fu_1492       |    0    |    0    |    0    |
|          |        b_load_6_cast_fu_1502       |    0    |    0    |    0    |
|          |        b_load_7_cast_fu_1512       |    0    |    0    |    0    |
|   sext   |         tmp_14_cast_fu_1613        |    0    |    0    |    0    |
|          |         tmp_15_cast_fu_1623        |    0    |    0    |    0    |
|          |       tmp_6_1_6_cast1_fu_1704      |    0    |    0    |    0    |
|          |       b_a_load_8_cast_fu_1723      |    0    |    0    |    0    |
|          |       b_a_load_9_cast_fu_1727      |    0    |    0    |    0    |
|          |      b_a_load_10_cast_fu_1731      |    0    |    0    |    0    |
|          |      b_a_load_11_cast_fu_1735      |    0    |    0    |    0    |
|          |      b_a_load_12_cast_fu_1739      |    0    |    0    |    0    |
|          |      b_a_load_13_cast_fu_1743      |    0    |    0    |    0    |
|          |      b_a_load_14_cast_fu_1747      |    0    |    0    |    0    |
|          |      b_a_load_15_cast_fu_1751      |    0    |    0    |    0    |
|          |        b_load_8_cast_fu_2060       |    0    |    0    |    0    |
|          |        b_load_9_cast_fu_2070       |    0    |    0    |    0    |
|          |       b_load_10_cast_fu_2080       |    0    |    0    |    0    |
|          |       b_load_11_cast_fu_2090       |    0    |    0    |    0    |
|          |       b_load_12_cast_fu_2100       |    0    |    0    |    0    |
|          |       b_load_13_cast_fu_2110       |    0    |    0    |    0    |
|          |       b_load_14_cast_fu_2120       |    0    |    0    |    0    |
|          |       b_load_15_cast_fu_2130       |    0    |    0    |    0    |
|          |        tmp_16_1_cast_fu_2238       |    0    |    0    |    0    |
|          |        tmp_17_1_cast_fu_2248       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           tmp_21_fu_1094           |    0    |    0    |    0    |
|          |           tmp_22_fu_1146           |    0    |    0    |    0    |
|   trunc  |           tmp_23_fu_1326           |    0    |    0    |    0    |
|          |           tmp_27_fu_1767           |    0    |    0    |    0    |
|          |           tmp_28_fu_1961           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          tmp_7_0_s_fu_1163         |    0    |    0    |    0    |
|          |          tmp_7_0_3_fu_1174         |    0    |    0    |    0    |
|          |          tmp_7_0_4_fu_1184         |    0    |    0    |    0    |
|          |          tmp_7_0_5_fu_1204         |    0    |    0    |    0    |
|          |          tmp_7_0_6_fu_1214         |    0    |    0    |    0    |
|          |          tmp_7_0_1_fu_1224         |    0    |    0    |    0    |
|          |          tmp_7_0_2_fu_1234         |    0    |    0    |    0    |
|          |         tmp_11_0_s_fu_1343         |    0    |    0    |    0    |
|          |         tmp_11_0_1_fu_1354         |    0    |    0    |    0    |
|          |         tmp_11_0_2_fu_1365         |    0    |    0    |    0    |
|          |         tmp_11_0_3_fu_1376         |    0    |    0    |    0    |
|          |         tmp_11_0_4_fu_1387         |    0    |    0    |    0    |
|          |         tmp_11_0_5_fu_1398         |    0    |    0    |    0    |
|          |         tmp_11_0_6_fu_1409         |    0    |    0    |    0    |
|    or    |           i0_1_s_fu_1632           |    0    |    0    |    0    |
|          |            tmp_5_fu_1652           |    0    |    0    |    0    |
|          |          tmp_7_1_s_fu_1784         |    0    |    0    |    0    |
|          |          tmp_7_1_1_fu_1795         |    0    |    0    |    0    |
|          |          tmp_7_1_2_fu_1805         |    0    |    0    |    0    |
|          |          tmp_7_1_5_fu_1825         |    0    |    0    |    0    |
|          |          tmp_7_1_6_fu_1835         |    0    |    0    |    0    |
|          |          tmp_7_1_3_fu_1855         |    0    |    0    |    0    |
|          |          tmp_7_1_4_fu_1865         |    0    |    0    |    0    |
|          |         tmp_11_1_s_fu_1978         |    0    |    0    |    0    |
|          |         tmp_11_1_1_fu_1989         |    0    |    0    |    0    |
|          |         tmp_11_1_2_fu_2000         |    0    |    0    |    0    |
|          |         tmp_11_1_3_fu_2011         |    0    |    0    |    0    |
|          |         tmp_11_1_4_fu_2022         |    0    |    0    |    0    |
|          |         tmp_11_1_5_fu_2033         |    0    |    0    |    0    |
|          |         tmp_11_1_6_fu_2044         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           tmp_15_fu_1420           |    0    |    0    |    0    |
|          |           tmp_20_fu_1562           |    0    |    0    |    0    |
|partselect|           tmp_24_fu_1592           |    0    |    0    |    0    |
|          |           tmp_25_fu_2180           |    0    |    0    |    0    |
|          |           tmp_29_fu_2217           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|           tmp_26_fu_1576           |    0    |    0    |    0    |
|          |           tmp_32_fu_2201           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    64   |    0    |   900   |
|----------|------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  a |    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       a_addr_10_reg_2977      |    6   |
|       a_addr_11_reg_2982      |    6   |
|       a_addr_12_reg_2987      |    6   |
|       a_addr_13_reg_2992      |    6   |
|       a_addr_14_reg_2997      |    6   |
|       a_addr_15_reg_3002      |    6   |
|       a_addr_16_reg_3007      |    6   |
|       a_addr_17_reg_3012      |    6   |
|       a_addr_1_reg_2535       |    6   |
|       a_addr_2_reg_2540       |    6   |
|       a_addr_3_reg_2545       |    6   |
|       a_addr_4_reg_2550       |    6   |
|       a_addr_5_reg_2555       |    6   |
|       a_addr_6_reg_2560       |    6   |
|       a_addr_7_reg_2565       |    6   |
|       a_addr_8_reg_2570       |    6   |
|      b_a_addr_10_reg_2763     |    6   |
|      b_a_addr_11_reg_2773     |    6   |
|      b_a_addr_12_reg_2783     |    6   |
|      b_a_addr_13_reg_2793     |    6   |
|      b_a_addr_14_reg_2803     |    6   |
|      b_a_addr_15_reg_2813     |    6   |
|      b_a_addr_1_reg_2295      |    6   |
|      b_a_addr_2_reg_2305      |    6   |
|      b_a_addr_3_reg_2315      |    6   |
|      b_a_addr_4_reg_2325      |    6   |
|      b_a_addr_5_reg_2335      |    6   |
|      b_a_addr_6_reg_2345      |    6   |
|      b_a_addr_7_reg_2355      |    6   |
|      b_a_addr_8_reg_2743      |    6   |
|      b_a_addr_9_reg_2753      |    6   |
|       b_a_addr_reg_2285       |    6   |
|   b_a_load_10_cast_reg_2828   |   32   |
|   b_a_load_11_cast_reg_2833   |   32   |
|   b_a_load_12_cast_reg_2838   |   32   |
|   b_a_load_13_cast_reg_2843   |   32   |
|   b_a_load_14_cast_reg_2848   |   32   |
|   b_a_load_15_cast_reg_2853   |   32   |
|    b_a_load_1_cast_reg_2380   |   32   |
|    b_a_load_2_cast_reg_2385   |   32   |
|    b_a_load_3_cast_reg_2390   |   32   |
|    b_a_load_4_cast_reg_2395   |   32   |
|    b_a_load_5_cast_reg_2400   |   32   |
|    b_a_load_6_cast_reg_2405   |   32   |
|    b_a_load_7_cast_reg_2410   |   32   |
|    b_a_load_8_cast_reg_2818   |   32   |
|    b_a_load_9_cast_reg_2823   |   32   |
|     b_a_load_cast_reg_2375    |   32   |
|       b_addr_10_reg_3046      |    6   |
|       b_addr_11_reg_3051      |    6   |
|       b_addr_12_reg_3056      |    6   |
|       b_addr_13_reg_3061      |    6   |
|       b_addr_14_reg_3066      |    6   |
|       b_addr_15_reg_3071      |    6   |
|       b_addr_1_reg_2594       |    6   |
|       b_addr_2_reg_2599       |    6   |
|       b_addr_3_reg_2604       |    6   |
|       b_addr_4_reg_2609       |    6   |
|       b_addr_5_reg_2614       |    6   |
|       b_addr_6_reg_2619       |    6   |
|       b_addr_7_reg_2624       |    6   |
|       b_addr_8_reg_3036       |    6   |
|       b_addr_9_reg_3041       |    6   |
|        b_addr_reg_2589        |    6   |
|    b_load_10_cast_reg_3091    |   32   |
|    b_load_11_cast_reg_3096    |   32   |
|    b_load_12_cast_reg_3101    |   32   |
|    b_load_13_cast_reg_3106    |   32   |
|    b_load_14_cast_reg_3111    |   32   |
|    b_load_15_cast_reg_3116    |   32   |
|     b_load_1_cast_reg_2644    |   32   |
|     b_load_2_cast_reg_2649    |   32   |
|     b_load_3_cast_reg_2654    |   32   |
|     b_load_4_cast_reg_2659    |   32   |
|     b_load_5_cast_reg_2664    |   32   |
|     b_load_6_cast_reg_2669    |   32   |
|     b_load_7_cast_reg_2674    |   32   |
|     b_load_8_cast_reg_3081    |   32   |
|     b_load_9_cast_reg_3086    |   32   |
|      b_load_cast_reg_2639     |   32   |
|      exitcond2_1_reg_2858     |    1   |
|       exitcond2_reg_2415      |    1   |
|      exitcond3_1_reg_3022     |    1   |
|       exitcond3_reg_2575      |    1   |
|        i0_1_1_reg_3173        |    4   |
|       i0_1_cast_reg_2738      |   32   |
|        i0_1_s_reg_2731        |    3   |
|       i0_cast1_reg_2360       |    7   |
|       i0_cast3_reg_2272       |   32   |
|    i0_cast40_cast_reg_2370    |    5   |
|       i0_cast4_reg_2277       |    6   |
|           i0_reg_829          |    4   |
|         i1_1_1_reg_874        |    4   |
|          i1_1_reg_852         |    4   |
|        i1_2_1_reg_2862        |    4   |
|         i1_2_reg_2419         |    4   |
|        i1_3_1_reg_3026        |    4   |
|         i1_3_reg_2579         |    4   |
|           i1_reg_841          |    4   |
|          i1_s_reg_863         |    4   |
|            reg_885            |   32   |
|            reg_889            |   32   |
|            reg_893            |   32   |
|            reg_897            |   32   |
|            reg_901            |   32   |
|            reg_905            |   32   |
|            reg_909            |   32   |
|            reg_913            |   32   |
|            reg_917            |   32   |
|            reg_921            |   32   |
|            reg_925            |   32   |
|            reg_930            |   32   |
|            reg_935            |   32   |
|            reg_940            |   32   |
|            reg_945            |   32   |
|            reg_950            |   32   |
|            reg_955            |    8   |
|            reg_959            |    8   |
|            reg_963            |    8   |
|            reg_967            |    8   |
|            reg_971            |    8   |
|            reg_975            |    8   |
|            reg_979            |    8   |
|            reg_983            |    8   |
|sc_FIFO_DCT_mA_addr_10_reg_2892|    6   |
|sc_FIFO_DCT_mA_addr_11_reg_2897|    6   |
|sc_FIFO_DCT_mA_addr_12_reg_2912|    6   |
|sc_FIFO_DCT_mA_addr_13_reg_2917|    6   |
|sc_FIFO_DCT_mA_addr_14_reg_2902|    6   |
|sc_FIFO_DCT_mA_addr_15_reg_2907|    6   |
| sc_FIFO_DCT_mA_addr_1_reg_2440|    6   |
| sc_FIFO_DCT_mA_addr_2_reg_2465|    6   |
| sc_FIFO_DCT_mA_addr_3_reg_2470|    6   |
| sc_FIFO_DCT_mA_addr_4_reg_2445|    6   |
| sc_FIFO_DCT_mA_addr_5_reg_2450|    6   |
| sc_FIFO_DCT_mA_addr_6_reg_2455|    6   |
| sc_FIFO_DCT_mA_addr_7_reg_2460|    6   |
| sc_FIFO_DCT_mA_addr_8_reg_2882|    6   |
| sc_FIFO_DCT_mA_addr_9_reg_2887|    6   |
|  sc_FIFO_DCT_mA_addr_reg_2435 |    6   |
|         tmp16_reg_2942        |   32   |
|         tmp17_reg_2957        |   32   |
|         tmp20_reg_2972        |   32   |
|         tmp2_reg_2495         |   32   |
|         tmp5_reg_2510         |   32   |
|         tmp6_reg_2530         |   32   |
|        tmp_11_reg_2679        |   32   |
|      tmp_12_0_1_reg_2684      |   32   |
|      tmp_12_0_2_reg_2689      |   32   |
|      tmp_12_0_3_reg_2694      |   32   |
|      tmp_12_0_4_reg_2699      |   32   |
|      tmp_12_0_5_reg_2704      |   32   |
|      tmp_12_0_6_reg_2709      |   32   |
|      tmp_12_0_7_reg_2714      |   32   |
|      tmp_12_1_1_reg_3126      |   32   |
|      tmp_12_1_2_reg_3131      |   32   |
|      tmp_12_1_3_reg_3136      |   32   |
|      tmp_12_1_4_reg_3141      |   32   |
|      tmp_12_1_5_reg_3146      |   32   |
|      tmp_12_1_6_reg_3151      |   32   |
|      tmp_12_1_7_reg_3156      |   32   |
|       tmp_12_1_reg_3121       |   32   |
|        tmp_12_reg_2634        |    6   |
|        tmp_16_reg_2629        |    6   |
|       tmp_18_1_reg_3076       |    6   |
|      tmp_19_0_6_reg_2719      |   32   |
|      tmp_19_1_6_reg_3161      |   32   |
|        tmp_1_1_reg_3017       |    6   |
|        tmp_20_reg_2726        |   13   |
|        tmp_21_reg_2365        |    3   |
|        tmp_25_reg_3168        |   13   |
|        tmp_27_reg_2867        |    3   |
|        tmp_28_reg_3031        |    3   |
|        tmp_2_1_reg_2872       |    6   |
|         tmp_2_reg_2424        |    6   |
|         tmp_4_reg_2584        |    6   |
|    tmp_6_0_1_cast_reg_2290    |   32   |
|    tmp_6_0_2_cast_reg_2300    |   32   |
|    tmp_6_0_3_cast_reg_2310    |   32   |
|    tmp_6_0_4_cast_reg_2320    |   32   |
|    tmp_6_0_5_cast_reg_2330    |   32   |
|    tmp_6_0_6_cast_reg_2340    |   32   |
|    tmp_6_0_7_cast_reg_2350    |   32   |
|    tmp_6_1_1_cast_reg_2748    |   32   |
|    tmp_6_1_2_cast_reg_2758    |   32   |
|    tmp_6_1_3_cast_reg_2768    |   32   |
|    tmp_6_1_4_cast_reg_2778    |   32   |
|    tmp_6_1_5_cast_reg_2788    |   32   |
|    tmp_6_1_6_cast_reg_2798    |   32   |
|    tmp_6_1_7_cast_reg_2808    |   32   |
|       tmp_8_0_1_reg_2480      |   32   |
|       tmp_8_0_2_reg_2520      |   32   |
|       tmp_8_0_3_reg_2525      |   32   |
|       tmp_8_0_4_reg_2485      |   32   |
|       tmp_8_0_5_reg_2490      |   32   |
|       tmp_8_0_6_reg_2500      |   32   |
|       tmp_8_0_7_reg_2505      |   32   |
|       tmp_8_1_1_reg_2927      |   32   |
|       tmp_8_1_2_reg_2932      |   32   |
|       tmp_8_1_3_reg_2937      |   32   |
|       tmp_8_1_4_reg_2962      |   32   |
|       tmp_8_1_5_reg_2967      |   32   |
|       tmp_8_1_6_reg_2947      |   32   |
|       tmp_8_1_7_reg_2952      |   32   |
|        tmp_8_1_reg_2922       |   32   |
|         tmp_8_reg_2475        |   32   |
|         tmp_9_reg_2515        |    6   |
+-------------------------------+--------+
|             Total             |  3924  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_178 |  p2  |   2  |   1  |    2   |
|  grp_write_fu_199 |  p2  |   2  |   1  |    2   |
| grp_access_fu_222 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_222 |  p3  |   4  |   6  |   24   ||    6    |
| grp_access_fu_222 |  p6  |   4  |   6  |   24   ||    6    |
| grp_access_fu_222 |  p9  |   4  |   6  |   24   ||    6    |
| grp_access_fu_222 |  p12 |   4  |   6  |   24   ||    6    |
| grp_access_fu_222 |  p15 |   4  |   6  |   24   ||    6    |
| grp_access_fu_222 |  p18 |   4  |   6  |   24   ||    6    |
| grp_access_fu_222 |  p21 |   4  |   6  |   24   ||    6    |
| grp_access_fu_311 |  p0  |  16  |   6  |   96   ||    30   |
| grp_access_fu_311 |  p3  |  16  |   6  |   96   ||    30   |
| grp_access_fu_381 |  p0  |  17  |   6  |   102  ||    30   |
| grp_access_fu_381 |  p3  |  17  |   6  |   102  ||    30   |
| grp_access_fu_452 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_452 |  p3  |   4  |   6  |   24   ||    6    |
| grp_access_fu_452 |  p6  |   4  |   6  |   24   ||    6    |
| grp_access_fu_452 |  p9  |   4  |   6  |   24   ||    6    |
| grp_access_fu_452 |  p12 |   4  |   6  |   24   ||    6    |
| grp_access_fu_452 |  p15 |   4  |   6  |   24   ||    6    |
| grp_access_fu_452 |  p18 |   4  |   6  |   24   ||    6    |
| grp_access_fu_452 |  p21 |   4  |   6  |   24   ||    6    |
| grp_access_fu_541 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_541 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_553 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_553 |  p1  |   2  |  32  |   64   ||    32   |
|     i0_reg_829    |  p0  |   2  |   4  |    8   ||    4    |
|      reg_925      |  p0  |   2  |  32  |   64   ||    32   |
|      reg_930      |  p0  |   2  |  32  |   64   ||    32   |
|      reg_935      |  p0  |   2  |  32  |   64   ||    32   |
|      reg_940      |  p0  |   2  |  32  |   64   ||    32   |
|      reg_945      |  p0  |   2  |  32  |   64   ||    32   |
|      reg_950      |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_1446    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1456    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1466    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1476    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1486    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1496    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1506    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1516    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2064    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2074    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2084    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2094    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2104    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2114    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2124    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_2134    |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1584  ||  80.843 ||   616   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   64   |    -   |    0   |   900  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   80   |    -   |   616  |
|  Register |    -   |    -   |    -   |  3924  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   64   |   80   |  3924  |  1516  |
+-----------+--------+--------+--------+--------+--------+
