[INF:CM0023] Creating log file ../../build/tests/Unsized/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/Unsized/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/Unsized/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/Unsized/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:2: , endln:6:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:17, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:3:17, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:4:17, parent:work@top
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:5:17, parent:work@top
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:2: , endln:6:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiContAssign:
  \_cont_assign: , line:2:17, endln:2:18, parent:work@top
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:2:21, endln:2:23
      |vpiConstType:3
      |vpiDecompile:'Z
      |vpiSize:-1
      |BIN:Z
    |vpiLhs:
    \_logic_net: (work@top.a), line:2:17, endln:2:18, parent:work@top
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiNetType:36
      |vpiRange:
      \_range: , line:2:11, endln:2:15
        |vpiLeftRange:
        \_constant: , line:2:11, endln:2:13
          |vpiConstType:9
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
        |vpiRightRange:
        \_constant: , line:2:14, endln:2:15
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:3:17, endln:3:18, parent:work@top
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:3:21, endln:3:23
      |vpiConstType:3
      |vpiDecompile:'X
      |vpiSize:-1
      |BIN:X
    |vpiLhs:
    \_logic_net: (work@top.b), line:3:17, endln:3:18, parent:work@top
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiNetType:36
      |vpiRange:
      \_range: , line:3:11, endln:3:15
        |vpiLeftRange:
        \_constant: , line:3:11, endln:3:13
          |vpiConstType:9
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:4:17, endln:4:18, parent:work@top
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:4:21, endln:4:23
      |vpiConstType:3
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
    |vpiLhs:
    \_logic_net: (work@top.c), line:4:17, endln:4:18, parent:work@top
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiNetType:36
      |vpiRange:
      \_range: , line:4:11, endln:4:15
        |vpiLeftRange:
        \_constant: , line:4:11, endln:4:13
          |vpiConstType:9
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
        |vpiRightRange:
        \_constant: , line:4:14, endln:4:15
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:5:17, endln:5:18, parent:work@top
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:5:21, endln:5:23
      |vpiConstType:3
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
    |vpiLhs:
    \_logic_net: (work@top.d), line:5:17, endln:5:18, parent:work@top
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiNetType:36
      |vpiRange:
      \_range: , line:5:11, endln:5:15
        |vpiLeftRange:
        \_constant: , line:5:11, endln:5:13
          |vpiConstType:9
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
        |vpiRightRange:
        \_constant: , line:5:14, endln:5:15
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiNet:
  \_logic_net: (work@top.a), line:2:17, endln:2:18, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:3:17, endln:3:18, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.c), line:4:17, endln:4:18, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.d), line:5:17, endln:5:18, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

