#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018d4143e030 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v0000018d414bcba0_0 .net "PC", 31 0, v0000018d414af340_0;  1 drivers
v0000018d414bcce0_0 .var "clk", 0 0;
v0000018d414bd460_0 .net "clkout", 0 0, L_0000018d4143d380;  1 drivers
v0000018d414bcec0_0 .net "cycles_consumed", 31 0, v0000018d414bcd80_0;  1 drivers
v0000018d414bcf60_0 .net "regs0", 31 0, L_0000018d4151fce0;  1 drivers
v0000018d414bb840_0 .net "regs1", 31 0, L_0000018d41520140;  1 drivers
v0000018d414bd500_0 .net "regs2", 31 0, L_0000018d41520680;  1 drivers
v0000018d414bd640_0 .net "regs3", 31 0, L_0000018d41520450;  1 drivers
v0000018d414bd6e0_0 .net "regs4", 31 0, L_0000018d4151ff80;  1 drivers
v0000018d414bb8e0_0 .net "regs5", 31 0, L_0000018d415204c0;  1 drivers
v0000018d414bb5c0_0 .var "rst", 0 0;
S_0000018d4143e350 .scope module, "cpu" "processor" 2 36, 3 4 0, S_0000018d4143e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000018d41452720 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d41452758 .param/l "add" 0 4 5, C4<100000>;
P_0000018d41452790 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d414527c8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d41452800 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d41452838 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d41452870 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d414528a8 .param/l "bge" 0 4 10, C4<001010>;
P_0000018d414528e0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018d41452918 .param/l "ble" 0 4 10, C4<000111>;
P_0000018d41452950 .param/l "blt" 0 4 10, C4<000110>;
P_0000018d41452988 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d414529c0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000018d414529f8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d41452a30 .param/l "j" 0 4 12, C4<000010>;
P_0000018d41452a68 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d41452aa0 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d41452ad8 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d41452b10 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d41452b48 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d41452b80 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d41452bb8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d41452bf0 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d41452c28 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d41452c60 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d41452c98 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d41452cd0 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d41452d08 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d41452d40 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d41452d78 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d41452db0 .param/l "xori" 0 4 8, C4<001110>;
L_0000018d4143de00 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143d460 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143d150 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143d2a0 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143d690 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143da80 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143da10 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143daf0 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143d380 .functor OR 1, v0000018d414bcce0_0, v0000018d414a9060_0, C4<0>, C4<0>;
L_0000018d41520370 .functor OR 1, L_0000018d41508610, L_0000018d415091f0, C4<0>, C4<0>;
L_0000018d415206f0 .functor AND 1, L_0000018d41508070, L_0000018d41508ed0, C4<1>, C4<1>;
L_0000018d41520a00 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d415205a0 .functor OR 1, L_0000018d4150ab90, L_0000018d4150b1d0, C4<0>, C4<0>;
L_0000018d41520990 .functor OR 1, L_0000018d415205a0, L_0000018d4150b270, C4<0>, C4<0>;
L_0000018d41520060 .functor OR 1, L_0000018d4150af50, L_0000018d4150b450, C4<0>, C4<0>;
L_0000018d4151fdc0 .functor AND 1, L_0000018d4150a7d0, L_0000018d41520060, C4<1>, C4<1>;
L_0000018d41520760 .functor OR 1, L_0000018d41521560, L_0000018d415228c0, C4<0>, C4<0>;
L_0000018d4151fe30 .functor AND 1, L_0000018d4150a5f0, L_0000018d41520760, C4<1>, C4<1>;
v0000018d414afd40_0 .net "ALUOp", 3 0, v0000018d41428a00_0;  1 drivers
v0000018d414b0a60_0 .net "ALUResult", 31 0, v0000018d414af520_0;  1 drivers
v0000018d414aef80_0 .net "ALUSrc", 0 0, v0000018d41415730_0;  1 drivers
v0000018d414b01a0_0 .net "ALUin2", 31 0, L_0000018d4150b950;  1 drivers
v0000018d414afde0_0 .net "MemReadEn", 0 0, v0000018d41415550_0;  1 drivers
v0000018d414af0c0_0 .net "MemWriteEn", 0 0, v0000018d414a9100_0;  1 drivers
v0000018d414afe80_0 .net "MemtoReg", 0 0, v0000018d414a82a0_0;  1 drivers
v0000018d414af160_0 .net "PC", 31 0, v0000018d414af340_0;  alias, 1 drivers
v0000018d414b0600_0 .net "PCPlus1", 31 0, L_0000018d41508bb0;  1 drivers
v0000018d414affc0_0 .net "PCsrc", 1 0, v0000018d414af5c0_0;  1 drivers
v0000018d414b0380_0 .net "RegDst", 0 0, v0000018d414a8160_0;  1 drivers
v0000018d414b0100_0 .net "RegWriteEn", 0 0, v0000018d414a8e80_0;  1 drivers
v0000018d414b0240_0 .net "WriteRegister", 4 0, L_0000018d4150b6d0;  1 drivers
v0000018d414af2a0_0 .net *"_ivl_0", 0 0, L_0000018d4143de00;  1 drivers
L_0000018d414bfb50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d414b06a0_0 .net/2u *"_ivl_10", 4 0, L_0000018d414bfb50;  1 drivers
L_0000018d414c0960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414af3e0_0 .net *"_ivl_101", 15 0, L_0000018d414c0960;  1 drivers
v0000018d414b0420_0 .net *"_ivl_102", 31 0, L_0000018d41507f30;  1 drivers
L_0000018d414c09a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414b0740_0 .net *"_ivl_105", 25 0, L_0000018d414c09a8;  1 drivers
L_0000018d414c09f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414aec60_0 .net/2u *"_ivl_106", 31 0, L_0000018d414c09f0;  1 drivers
v0000018d414aed00_0 .net *"_ivl_108", 0 0, L_0000018d41508070;  1 drivers
L_0000018d414c0a38 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018d414af020_0 .net/2u *"_ivl_110", 5 0, L_0000018d414c0a38;  1 drivers
v0000018d414b98c0_0 .net *"_ivl_112", 0 0, L_0000018d41508ed0;  1 drivers
v0000018d414b9780_0 .net *"_ivl_115", 0 0, L_0000018d415206f0;  1 drivers
v0000018d414ba040_0 .net *"_ivl_116", 47 0, L_0000018d41509290;  1 drivers
L_0000018d414c0a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414ba4a0_0 .net *"_ivl_119", 15 0, L_0000018d414c0a80;  1 drivers
L_0000018d414bfb98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d414b9c80_0 .net/2u *"_ivl_12", 5 0, L_0000018d414bfb98;  1 drivers
v0000018d414b9460_0 .net *"_ivl_120", 47 0, L_0000018d41509330;  1 drivers
L_0000018d414c0ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414ba0e0_0 .net *"_ivl_123", 15 0, L_0000018d414c0ac8;  1 drivers
v0000018d414ba180_0 .net *"_ivl_125", 0 0, L_0000018d415093d0;  1 drivers
v0000018d414ba220_0 .net *"_ivl_126", 31 0, L_0000018d41509470;  1 drivers
v0000018d414b9e60_0 .net *"_ivl_128", 47 0, L_0000018d41509510;  1 drivers
v0000018d414ba400_0 .net *"_ivl_130", 47 0, L_0000018d4150a870;  1 drivers
v0000018d414ba2c0_0 .net *"_ivl_132", 47 0, L_0000018d4150ac30;  1 drivers
v0000018d414b9dc0_0 .net *"_ivl_134", 47 0, L_0000018d4150b590;  1 drivers
L_0000018d414c0b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d414ba900_0 .net/2u *"_ivl_138", 1 0, L_0000018d414c0b10;  1 drivers
v0000018d414ba720_0 .net *"_ivl_14", 0 0, L_0000018d414bc240;  1 drivers
v0000018d414bad60_0 .net *"_ivl_140", 0 0, L_0000018d4150a730;  1 drivers
L_0000018d414c0b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018d414baa40_0 .net/2u *"_ivl_142", 1 0, L_0000018d414c0b58;  1 drivers
v0000018d414b9820_0 .net *"_ivl_144", 0 0, L_0000018d4150a4b0;  1 drivers
L_0000018d414c0ba0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018d414baea0_0 .net/2u *"_ivl_146", 1 0, L_0000018d414c0ba0;  1 drivers
v0000018d414baf40_0 .net *"_ivl_148", 0 0, L_0000018d4150b770;  1 drivers
L_0000018d414c0be8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018d414b9f00_0 .net/2u *"_ivl_150", 31 0, L_0000018d414c0be8;  1 drivers
L_0000018d414c0c30 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018d414bacc0_0 .net/2u *"_ivl_152", 31 0, L_0000018d414c0c30;  1 drivers
v0000018d414b95a0_0 .net *"_ivl_154", 31 0, L_0000018d4150a9b0;  1 drivers
v0000018d414bab80_0 .net *"_ivl_156", 31 0, L_0000018d4150ad70;  1 drivers
L_0000018d414bfbe0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018d414ba680_0 .net/2u *"_ivl_16", 4 0, L_0000018d414bfbe0;  1 drivers
v0000018d414b9b40_0 .net *"_ivl_160", 0 0, L_0000018d41520a00;  1 drivers
L_0000018d414c0cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bb120_0 .net/2u *"_ivl_162", 31 0, L_0000018d414c0cc0;  1 drivers
L_0000018d414c0d98 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018d414bb1c0_0 .net/2u *"_ivl_166", 5 0, L_0000018d414c0d98;  1 drivers
v0000018d414b9a00_0 .net *"_ivl_168", 0 0, L_0000018d4150ab90;  1 drivers
L_0000018d414c0de0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018d414ba360_0 .net/2u *"_ivl_170", 5 0, L_0000018d414c0de0;  1 drivers
v0000018d414b9320_0 .net *"_ivl_172", 0 0, L_0000018d4150b1d0;  1 drivers
v0000018d414ba860_0 .net *"_ivl_175", 0 0, L_0000018d415205a0;  1 drivers
L_0000018d414c0e28 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018d414b9aa0_0 .net/2u *"_ivl_176", 5 0, L_0000018d414c0e28;  1 drivers
v0000018d414bae00_0 .net *"_ivl_178", 0 0, L_0000018d4150b270;  1 drivers
v0000018d414b9640_0 .net *"_ivl_181", 0 0, L_0000018d41520990;  1 drivers
L_0000018d414c0e70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414ba540_0 .net/2u *"_ivl_182", 15 0, L_0000018d414c0e70;  1 drivers
v0000018d414baae0_0 .net *"_ivl_184", 31 0, L_0000018d4150acd0;  1 drivers
v0000018d414ba5e0_0 .net *"_ivl_187", 0 0, L_0000018d4150a550;  1 drivers
v0000018d414b9960_0 .net *"_ivl_188", 15 0, L_0000018d4150ae10;  1 drivers
v0000018d414b9be0_0 .net *"_ivl_19", 4 0, L_0000018d414bb700;  1 drivers
v0000018d414bafe0_0 .net *"_ivl_190", 31 0, L_0000018d4150b3b0;  1 drivers
v0000018d414b96e0_0 .net *"_ivl_194", 31 0, L_0000018d4150aeb0;  1 drivers
L_0000018d414c0eb8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414b9fa0_0 .net *"_ivl_197", 25 0, L_0000018d414c0eb8;  1 drivers
L_0000018d414c0f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414b9d20_0 .net/2u *"_ivl_198", 31 0, L_0000018d414c0f00;  1 drivers
L_0000018d414bfb08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bb080_0 .net/2u *"_ivl_2", 5 0, L_0000018d414bfb08;  1 drivers
v0000018d414b93c0_0 .net *"_ivl_20", 4 0, L_0000018d414bd780;  1 drivers
v0000018d414ba7c0_0 .net *"_ivl_200", 0 0, L_0000018d4150a7d0;  1 drivers
L_0000018d414c0f48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d414ba9a0_0 .net/2u *"_ivl_202", 5 0, L_0000018d414c0f48;  1 drivers
v0000018d414bac20_0 .net *"_ivl_204", 0 0, L_0000018d4150af50;  1 drivers
L_0000018d414c0f90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d414b9500_0 .net/2u *"_ivl_206", 5 0, L_0000018d414c0f90;  1 drivers
v0000018d414beea0_0 .net *"_ivl_208", 0 0, L_0000018d4150b450;  1 drivers
v0000018d414be180_0 .net *"_ivl_211", 0 0, L_0000018d41520060;  1 drivers
v0000018d414becc0_0 .net *"_ivl_213", 0 0, L_0000018d4151fdc0;  1 drivers
L_0000018d414c0fd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d414bef40_0 .net/2u *"_ivl_214", 5 0, L_0000018d414c0fd8;  1 drivers
v0000018d414bf1c0_0 .net *"_ivl_216", 0 0, L_0000018d4150aff0;  1 drivers
L_0000018d414c1020 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018d414bea40_0 .net/2u *"_ivl_218", 31 0, L_0000018d414c1020;  1 drivers
v0000018d414bf120_0 .net *"_ivl_220", 31 0, L_0000018d4150b090;  1 drivers
v0000018d414be040_0 .net *"_ivl_224", 31 0, L_0000018d4150b9f0;  1 drivers
L_0000018d414c1068 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bdb40_0 .net *"_ivl_227", 25 0, L_0000018d414c1068;  1 drivers
L_0000018d414c10b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bdbe0_0 .net/2u *"_ivl_228", 31 0, L_0000018d414c10b0;  1 drivers
v0000018d414be5e0_0 .net *"_ivl_230", 0 0, L_0000018d4150a5f0;  1 drivers
L_0000018d414c10f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bdc80_0 .net/2u *"_ivl_232", 5 0, L_0000018d414c10f8;  1 drivers
v0000018d414be540_0 .net *"_ivl_234", 0 0, L_0000018d41521560;  1 drivers
L_0000018d414c1140 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d414bee00_0 .net/2u *"_ivl_236", 5 0, L_0000018d414c1140;  1 drivers
v0000018d414be680_0 .net *"_ivl_238", 0 0, L_0000018d415228c0;  1 drivers
v0000018d414be720_0 .net *"_ivl_24", 0 0, L_0000018d4143d150;  1 drivers
v0000018d414bf080_0 .net *"_ivl_241", 0 0, L_0000018d41520760;  1 drivers
v0000018d414be400_0 .net *"_ivl_243", 0 0, L_0000018d4151fe30;  1 drivers
L_0000018d414c1188 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d414be7c0_0 .net/2u *"_ivl_244", 5 0, L_0000018d414c1188;  1 drivers
v0000018d414be860_0 .net *"_ivl_246", 0 0, L_0000018d41522140;  1 drivers
v0000018d414bdd20_0 .net *"_ivl_248", 31 0, L_0000018d415211a0;  1 drivers
L_0000018d414bfc28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d414be220_0 .net/2u *"_ivl_26", 4 0, L_0000018d414bfc28;  1 drivers
v0000018d414be4a0_0 .net *"_ivl_29", 4 0, L_0000018d41508750;  1 drivers
v0000018d414bddc0_0 .net *"_ivl_32", 0 0, L_0000018d4143d2a0;  1 drivers
L_0000018d414bfc70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d414be900_0 .net/2u *"_ivl_34", 4 0, L_0000018d414bfc70;  1 drivers
v0000018d414bde60_0 .net *"_ivl_37", 4 0, L_0000018d41508110;  1 drivers
v0000018d414bdf00_0 .net *"_ivl_40", 0 0, L_0000018d4143d690;  1 drivers
L_0000018d414bfcb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414be9a0_0 .net/2u *"_ivl_42", 15 0, L_0000018d414bfcb8;  1 drivers
v0000018d414be2c0_0 .net *"_ivl_45", 15 0, L_0000018d41509d30;  1 drivers
v0000018d414bdfa0_0 .net *"_ivl_48", 0 0, L_0000018d4143da80;  1 drivers
v0000018d414be0e0_0 .net *"_ivl_5", 5 0, L_0000018d414bc100;  1 drivers
L_0000018d414bfd00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bec20_0 .net/2u *"_ivl_50", 36 0, L_0000018d414bfd00;  1 drivers
L_0000018d414bfd48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414beae0_0 .net/2u *"_ivl_52", 31 0, L_0000018d414bfd48;  1 drivers
v0000018d414be360_0 .net *"_ivl_55", 4 0, L_0000018d415087f0;  1 drivers
v0000018d414beb80_0 .net *"_ivl_56", 36 0, L_0000018d4150a230;  1 drivers
v0000018d414bed60_0 .net *"_ivl_58", 36 0, L_0000018d4150a2d0;  1 drivers
v0000018d414befe0_0 .net *"_ivl_62", 0 0, L_0000018d4143da10;  1 drivers
L_0000018d414bfd90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bd140_0 .net/2u *"_ivl_64", 5 0, L_0000018d414bfd90;  1 drivers
v0000018d414bb980_0 .net *"_ivl_67", 5 0, L_0000018d415082f0;  1 drivers
v0000018d414bbe80_0 .net *"_ivl_70", 0 0, L_0000018d4143daf0;  1 drivers
L_0000018d414bfdd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bd820_0 .net/2u *"_ivl_72", 57 0, L_0000018d414bfdd8;  1 drivers
L_0000018d414bfe20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414bbd40_0 .net/2u *"_ivl_74", 31 0, L_0000018d414bfe20;  1 drivers
v0000018d414bbc00_0 .net *"_ivl_77", 25 0, L_0000018d41507fd0;  1 drivers
v0000018d414bc6a0_0 .net *"_ivl_78", 57 0, L_0000018d41507c10;  1 drivers
v0000018d414bc420_0 .net *"_ivl_8", 0 0, L_0000018d4143d460;  1 drivers
v0000018d414bca60_0 .net *"_ivl_80", 57 0, L_0000018d41509c90;  1 drivers
L_0000018d414c0888 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018d414bc4c0_0 .net/2u *"_ivl_84", 31 0, L_0000018d414c0888;  1 drivers
L_0000018d414c08d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d414bb520_0 .net/2u *"_ivl_88", 5 0, L_0000018d414c08d0;  1 drivers
v0000018d414bc920_0 .net *"_ivl_90", 0 0, L_0000018d41508610;  1 drivers
L_0000018d414c0918 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d414bd000_0 .net/2u *"_ivl_92", 5 0, L_0000018d414c0918;  1 drivers
v0000018d414bb340_0 .net *"_ivl_94", 0 0, L_0000018d415091f0;  1 drivers
v0000018d414bbb60_0 .net *"_ivl_97", 0 0, L_0000018d41520370;  1 drivers
v0000018d414bc1a0_0 .net *"_ivl_98", 47 0, L_0000018d41508930;  1 drivers
v0000018d414bc2e0_0 .net "adderResult", 31 0, L_0000018d4150b4f0;  1 drivers
v0000018d414bc9c0_0 .net "address", 31 0, L_0000018d4150a0f0;  1 drivers
v0000018d414bc740_0 .net "clk", 0 0, L_0000018d4143d380;  alias, 1 drivers
v0000018d414bcd80_0 .var "cycles_consumed", 31 0;
v0000018d414bd5a0_0 .net "excep_flag", 0 0, L_0000018d41509a10;  1 drivers
v0000018d414bd1e0_0 .net "extImm", 31 0, L_0000018d4150b630;  1 drivers
v0000018d414bd8c0_0 .net "funct", 5 0, L_0000018d41507b70;  1 drivers
v0000018d414bbca0_0 .net "hlt", 0 0, v0000018d414a9060_0;  1 drivers
v0000018d414bda00_0 .net "imm", 15 0, L_0000018d41509b50;  1 drivers
v0000018d414bc560_0 .net "immediate", 31 0, L_0000018d4150b8b0;  1 drivers
v0000018d414bdaa0_0 .net "input_clk", 0 0, v0000018d414bcce0_0;  1 drivers
v0000018d414bbde0_0 .net "instruction", 31 0, L_0000018d4150a690;  1 drivers
v0000018d414bbf20_0 .net "memoryReadData", 31 0, v0000018d414afb60_0;  1 drivers
v0000018d414bc880_0 .net "nextPC", 31 0, L_0000018d4150aa50;  1 drivers
v0000018d414bcc40_0 .net "opcode", 5 0, L_0000018d414bb660;  1 drivers
v0000018d414bc600_0 .net "rd", 4 0, L_0000018d41509ab0;  1 drivers
v0000018d414bbac0_0 .net "readData1", 31 0, L_0000018d41520530;  1 drivers
v0000018d414bb3e0_0 .net "readData1_w", 31 0, L_0000018d41522c80;  1 drivers
v0000018d414bcb00_0 .net "readData2", 31 0, L_0000018d4151fc00;  1 drivers
v0000018d414bd0a0_0 .net "regs0", 31 0, L_0000018d4151fce0;  alias, 1 drivers
v0000018d414bc380_0 .net "regs1", 31 0, L_0000018d41520140;  alias, 1 drivers
v0000018d414bd960_0 .net "regs2", 31 0, L_0000018d41520680;  alias, 1 drivers
v0000018d414bb7a0_0 .net "regs3", 31 0, L_0000018d41520450;  alias, 1 drivers
v0000018d414bd280_0 .net "regs4", 31 0, L_0000018d4151ff80;  alias, 1 drivers
v0000018d414bba20_0 .net "regs5", 31 0, L_0000018d415204c0;  alias, 1 drivers
v0000018d414bbfc0_0 .net "rs", 4 0, L_0000018d41508cf0;  1 drivers
v0000018d414bb480_0 .net "rst", 0 0, v0000018d414bb5c0_0;  1 drivers
v0000018d414bc7e0_0 .net "rt", 4 0, L_0000018d41508390;  1 drivers
v0000018d414bce20_0 .net "shamt", 31 0, L_0000018d41509bf0;  1 drivers
v0000018d414bd320_0 .net "wire_instruction", 31 0, L_0000018d4151fc70;  1 drivers
v0000018d414bc060_0 .net "writeData", 31 0, L_0000018d415214c0;  1 drivers
v0000018d414bd3c0_0 .net "zero", 0 0, L_0000018d41523680;  1 drivers
L_0000018d414bc100 .part L_0000018d4150a690, 26, 6;
L_0000018d414bb660 .functor MUXZ 6, L_0000018d414bc100, L_0000018d414bfb08, L_0000018d4143de00, C4<>;
L_0000018d414bc240 .cmp/eq 6, L_0000018d414bb660, L_0000018d414bfb98;
L_0000018d414bb700 .part L_0000018d4150a690, 11, 5;
L_0000018d414bd780 .functor MUXZ 5, L_0000018d414bb700, L_0000018d414bfbe0, L_0000018d414bc240, C4<>;
L_0000018d41509ab0 .functor MUXZ 5, L_0000018d414bd780, L_0000018d414bfb50, L_0000018d4143d460, C4<>;
L_0000018d41508750 .part L_0000018d4150a690, 21, 5;
L_0000018d41508cf0 .functor MUXZ 5, L_0000018d41508750, L_0000018d414bfc28, L_0000018d4143d150, C4<>;
L_0000018d41508110 .part L_0000018d4150a690, 16, 5;
L_0000018d41508390 .functor MUXZ 5, L_0000018d41508110, L_0000018d414bfc70, L_0000018d4143d2a0, C4<>;
L_0000018d41509d30 .part L_0000018d4150a690, 0, 16;
L_0000018d41509b50 .functor MUXZ 16, L_0000018d41509d30, L_0000018d414bfcb8, L_0000018d4143d690, C4<>;
L_0000018d415087f0 .part L_0000018d4150a690, 6, 5;
L_0000018d4150a230 .concat [ 5 32 0 0], L_0000018d415087f0, L_0000018d414bfd48;
L_0000018d4150a2d0 .functor MUXZ 37, L_0000018d4150a230, L_0000018d414bfd00, L_0000018d4143da80, C4<>;
L_0000018d41509bf0 .part L_0000018d4150a2d0, 0, 32;
L_0000018d415082f0 .part L_0000018d4150a690, 0, 6;
L_0000018d41507b70 .functor MUXZ 6, L_0000018d415082f0, L_0000018d414bfd90, L_0000018d4143da10, C4<>;
L_0000018d41507fd0 .part L_0000018d4150a690, 0, 26;
L_0000018d41507c10 .concat [ 26 32 0 0], L_0000018d41507fd0, L_0000018d414bfe20;
L_0000018d41509c90 .functor MUXZ 58, L_0000018d41507c10, L_0000018d414bfdd8, L_0000018d4143daf0, C4<>;
L_0000018d4150a0f0 .part L_0000018d41509c90, 0, 32;
L_0000018d41508bb0 .arith/sum 32, v0000018d414af340_0, L_0000018d414c0888;
L_0000018d41508610 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c08d0;
L_0000018d415091f0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0918;
L_0000018d41508930 .concat [ 32 16 0 0], L_0000018d4150a0f0, L_0000018d414c0960;
L_0000018d41507f30 .concat [ 6 26 0 0], L_0000018d414bb660, L_0000018d414c09a8;
L_0000018d41508070 .cmp/eq 32, L_0000018d41507f30, L_0000018d414c09f0;
L_0000018d41508ed0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0a38;
L_0000018d41509290 .concat [ 32 16 0 0], L_0000018d41520530, L_0000018d414c0a80;
L_0000018d41509330 .concat [ 32 16 0 0], v0000018d414af340_0, L_0000018d414c0ac8;
L_0000018d415093d0 .part L_0000018d41509b50, 15, 1;
LS_0000018d41509470_0_0 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_0_4 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_0_8 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_0_12 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_0_16 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_0_20 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_0_24 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_0_28 .concat [ 1 1 1 1], L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0, L_0000018d415093d0;
LS_0000018d41509470_1_0 .concat [ 4 4 4 4], LS_0000018d41509470_0_0, LS_0000018d41509470_0_4, LS_0000018d41509470_0_8, LS_0000018d41509470_0_12;
LS_0000018d41509470_1_4 .concat [ 4 4 4 4], LS_0000018d41509470_0_16, LS_0000018d41509470_0_20, LS_0000018d41509470_0_24, LS_0000018d41509470_0_28;
L_0000018d41509470 .concat [ 16 16 0 0], LS_0000018d41509470_1_0, LS_0000018d41509470_1_4;
L_0000018d41509510 .concat [ 16 32 0 0], L_0000018d41509b50, L_0000018d41509470;
L_0000018d4150a870 .arith/sum 48, L_0000018d41509330, L_0000018d41509510;
L_0000018d4150ac30 .functor MUXZ 48, L_0000018d4150a870, L_0000018d41509290, L_0000018d415206f0, C4<>;
L_0000018d4150b590 .functor MUXZ 48, L_0000018d4150ac30, L_0000018d41508930, L_0000018d41520370, C4<>;
L_0000018d4150b4f0 .part L_0000018d4150b590, 0, 32;
L_0000018d4150a730 .cmp/eq 2, v0000018d414af5c0_0, L_0000018d414c0b10;
L_0000018d4150a4b0 .cmp/eq 2, v0000018d414af5c0_0, L_0000018d414c0b58;
L_0000018d4150b770 .cmp/eq 2, v0000018d414af5c0_0, L_0000018d414c0ba0;
L_0000018d4150a9b0 .functor MUXZ 32, L_0000018d414c0c30, L_0000018d414c0be8, L_0000018d4150b770, C4<>;
L_0000018d4150ad70 .functor MUXZ 32, L_0000018d4150a9b0, L_0000018d4150b4f0, L_0000018d4150a4b0, C4<>;
L_0000018d4150aa50 .functor MUXZ 32, L_0000018d4150ad70, L_0000018d41508bb0, L_0000018d4150a730, C4<>;
L_0000018d4150a690 .functor MUXZ 32, L_0000018d4151fc70, L_0000018d414c0cc0, L_0000018d41520a00, C4<>;
L_0000018d4150ab90 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0d98;
L_0000018d4150b1d0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0de0;
L_0000018d4150b270 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0e28;
L_0000018d4150acd0 .concat [ 16 16 0 0], L_0000018d41509b50, L_0000018d414c0e70;
L_0000018d4150a550 .part L_0000018d41509b50, 15, 1;
LS_0000018d4150ae10_0_0 .concat [ 1 1 1 1], L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550;
LS_0000018d4150ae10_0_4 .concat [ 1 1 1 1], L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550;
LS_0000018d4150ae10_0_8 .concat [ 1 1 1 1], L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550;
LS_0000018d4150ae10_0_12 .concat [ 1 1 1 1], L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550, L_0000018d4150a550;
L_0000018d4150ae10 .concat [ 4 4 4 4], LS_0000018d4150ae10_0_0, LS_0000018d4150ae10_0_4, LS_0000018d4150ae10_0_8, LS_0000018d4150ae10_0_12;
L_0000018d4150b3b0 .concat [ 16 16 0 0], L_0000018d41509b50, L_0000018d4150ae10;
L_0000018d4150b630 .functor MUXZ 32, L_0000018d4150b3b0, L_0000018d4150acd0, L_0000018d41520990, C4<>;
L_0000018d4150aeb0 .concat [ 6 26 0 0], L_0000018d414bb660, L_0000018d414c0eb8;
L_0000018d4150a7d0 .cmp/eq 32, L_0000018d4150aeb0, L_0000018d414c0f00;
L_0000018d4150af50 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0f48;
L_0000018d4150b450 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0f90;
L_0000018d4150aff0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0fd8;
L_0000018d4150b090 .functor MUXZ 32, L_0000018d4150b630, L_0000018d414c1020, L_0000018d4150aff0, C4<>;
L_0000018d4150b8b0 .functor MUXZ 32, L_0000018d4150b090, L_0000018d41509bf0, L_0000018d4151fdc0, C4<>;
L_0000018d4150b9f0 .concat [ 6 26 0 0], L_0000018d414bb660, L_0000018d414c1068;
L_0000018d4150a5f0 .cmp/eq 32, L_0000018d4150b9f0, L_0000018d414c10b0;
L_0000018d41521560 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c10f8;
L_0000018d415228c0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c1140;
L_0000018d41522140 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c1188;
L_0000018d415211a0 .functor MUXZ 32, L_0000018d41520530, v0000018d414af340_0, L_0000018d41522140, C4<>;
L_0000018d41522c80 .functor MUXZ 32, L_0000018d415211a0, L_0000018d4151fc00, L_0000018d4151fe30, C4<>;
S_0000018d4143e4e0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018d41442790 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018d415200d0 .functor NOT 1, v0000018d41415730_0, C4<0>, C4<0>, C4<0>;
v0000018d41429f40_0 .net *"_ivl_0", 0 0, L_0000018d415200d0;  1 drivers
v0000018d41429fe0_0 .net "in1", 31 0, L_0000018d4151fc00;  alias, 1 drivers
v0000018d4142a260_0 .net "in2", 31 0, L_0000018d4150b8b0;  alias, 1 drivers
v0000018d4142a300_0 .net "out", 31 0, L_0000018d4150b950;  alias, 1 drivers
v0000018d4142a3a0_0 .net "s", 0 0, v0000018d41415730_0;  alias, 1 drivers
L_0000018d4150b950 .functor MUXZ 32, L_0000018d4150b8b0, L_0000018d4151fc00, L_0000018d415200d0, C4<>;
S_0000018d413a6330 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018d414a2e80 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d414a2eb8 .param/l "add" 0 4 5, C4<100000>;
P_0000018d414a2ef0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d414a2f28 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d414a2f60 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d414a2f98 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d414a2fd0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d414a3008 .param/l "bge" 0 4 10, C4<001010>;
P_0000018d414a3040 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018d414a3078 .param/l "ble" 0 4 10, C4<000111>;
P_0000018d414a30b0 .param/l "blt" 0 4 10, C4<000110>;
P_0000018d414a30e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d414a3120 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d414a3158 .param/l "j" 0 4 12, C4<000010>;
P_0000018d414a3190 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d414a31c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d414a3200 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d414a3238 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d414a3270 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d414a32a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d414a32e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d414a3318 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d414a3350 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d414a3388 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d414a33c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d414a33f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d414a3430 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d414a3468 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d414a34a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d414a34d8 .param/l "xori" 0 4 8, C4<001110>;
v0000018d41428a00_0 .var "ALUOp", 3 0;
v0000018d41415730_0 .var "ALUSrc", 0 0;
v0000018d41415550_0 .var "MemReadEn", 0 0;
v0000018d414a9100_0 .var "MemWriteEn", 0 0;
v0000018d414a82a0_0 .var "MemtoReg", 0 0;
v0000018d414a8160_0 .var "RegDst", 0 0;
v0000018d414a8e80_0 .var "RegWriteEn", 0 0;
v0000018d414a79e0_0 .net "funct", 5 0, L_0000018d41507b70;  alias, 1 drivers
v0000018d414a9060_0 .var "hlt", 0 0;
v0000018d414a8ca0_0 .net "opcode", 5 0, L_0000018d414bb660;  alias, 1 drivers
v0000018d414a8980_0 .net "rst", 0 0, v0000018d414bb5c0_0;  alias, 1 drivers
E_0000018d41442a50 .event anyedge, v0000018d414a8980_0, v0000018d414a8ca0_0, v0000018d414a79e0_0;
S_0000018d413a6580 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_0000018d414a9540 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d414a9578 .param/l "add" 0 4 5, C4<100000>;
P_0000018d414a95b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d414a95e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d414a9620 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d414a9658 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d414a9690 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d414a96c8 .param/l "bge" 0 4 10, C4<001010>;
P_0000018d414a9700 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018d414a9738 .param/l "ble" 0 4 10, C4<000111>;
P_0000018d414a9770 .param/l "blt" 0 4 10, C4<000110>;
P_0000018d414a97a8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d414a97e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d414a9818 .param/l "j" 0 4 12, C4<000010>;
P_0000018d414a9850 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d414a9888 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d414a98c0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d414a98f8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d414a9930 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d414a9968 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d414a99a0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d414a99d8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d414a9a10 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d414a9a48 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d414a9a80 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d414a9ab8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d414a9af0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d414a9b28 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d414a9b60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d414a9b98 .param/l "xori" 0 4 8, C4<001110>;
L_0000018d4143dd20 .functor NOT 1, v0000018d414bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0000018d4143df50 .functor OR 1, L_0000018d41508e30, L_0000018d41509dd0, C4<0>, C4<0>;
L_0000018d4143db60 .functor OR 1, L_0000018d4143df50, L_0000018d415095b0, C4<0>, C4<0>;
L_0000018d4143d3f0 .functor OR 1, L_0000018d4143db60, L_0000018d4150a190, C4<0>, C4<0>;
L_0000018d4143d0e0 .functor OR 1, L_0000018d4143d3f0, L_0000018d41509e70, C4<0>, C4<0>;
L_0000018d4143d700 .functor OR 1, L_0000018d4143d0e0, L_0000018d41509650, C4<0>, C4<0>;
L_0000018d4143d310 .functor OR 1, L_0000018d4143d700, L_0000018d415096f0, C4<0>, C4<0>;
L_0000018d4143dbd0 .functor OR 1, L_0000018d4143d310, L_0000018d41509f10, C4<0>, C4<0>;
L_0000018d4143d770 .functor OR 1, L_0000018d4143dbd0, L_0000018d41509fb0, C4<0>, C4<0>;
L_0000018d4143d7e0 .functor OR 1, L_0000018d4143d770, L_0000018d415081b0, C4<0>, C4<0>;
L_0000018d4143d8c0 .functor OR 1, L_0000018d4143d7e0, L_0000018d41508430, C4<0>, C4<0>;
L_0000018d4143dd90 .functor OR 1, L_0000018d4143d8c0, L_0000018d415086b0, C4<0>, C4<0>;
L_0000018d4143d850 .functor OR 1, L_0000018d4143dd90, L_0000018d41507cb0, C4<0>, C4<0>;
L_0000018d4143d070 .functor OR 1, L_0000018d415084d0, L_0000018d41508b10, C4<0>, C4<0>;
L_0000018d4143d1c0 .functor OR 1, L_0000018d4143d070, L_0000018d41508f70, C4<0>, C4<0>;
L_0000018d4143d230 .functor OR 1, L_0000018d4143d1c0, L_0000018d4150a050, C4<0>, C4<0>;
L_0000018d41413480 .functor OR 1, L_0000018d4143d230, L_0000018d41507d50, C4<0>, C4<0>;
L_0000018d415203e0 .functor OR 1, L_0000018d41413480, L_0000018d415089d0, C4<0>, C4<0>;
L_0000018d41520610 .functor OR 1, L_0000018d415203e0, L_0000018d41509790, C4<0>, C4<0>;
L_0000018d4151ff10 .functor OR 1, L_0000018d41520610, L_0000018d41507df0, C4<0>, C4<0>;
L_0000018d4151fd50 .functor OR 1, L_0000018d4151ff10, L_0000018d41509830, C4<0>, C4<0>;
L_0000018d4151fea0 .functor OR 1, L_0000018d4151fd50, L_0000018d41507e90, C4<0>, C4<0>;
L_0000018d41520840 .functor OR 1, L_0000018d4151fea0, L_0000018d41508570, C4<0>, C4<0>;
L_0000018d415207d0 .functor OR 1, L_0000018d41520840, L_0000018d415090b0, C4<0>, C4<0>;
L_0000018d4151fb90 .functor OR 1, L_0000018d415207d0, L_0000018d41508a70, C4<0>, C4<0>;
L_0000018d415208b0 .functor OR 1, L_0000018d4151fb90, L_0000018d415098d0, C4<0>, C4<0>;
L_0000018d41520920 .functor OR 1, L_0000018d415208b0, L_0000018d41508250, C4<0>, C4<0>;
L_0000018d41520a70 .functor OR 1, L_0000018d41520920, L_0000018d41509970, C4<0>, C4<0>;
v0000018d414a88e0_0 .net "PC", 31 0, v0000018d414af340_0;  alias, 1 drivers
v0000018d414a8d40_0 .net *"_ivl_0", 0 0, L_0000018d4143dd20;  1 drivers
v0000018d414a7760_0 .net *"_ivl_10", 0 0, L_0000018d41509010;  1 drivers
v0000018d414a7a80_0 .net *"_ivl_100", 0 0, L_0000018d41508b10;  1 drivers
v0000018d414a8a20_0 .net *"_ivl_103", 0 0, L_0000018d4143d070;  1 drivers
L_0000018d414c0408 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018d414a7d00_0 .net/2u *"_ivl_104", 5 0, L_0000018d414c0408;  1 drivers
v0000018d414a7c60_0 .net *"_ivl_106", 0 0, L_0000018d41508f70;  1 drivers
v0000018d414a7bc0_0 .net *"_ivl_109", 0 0, L_0000018d4143d1c0;  1 drivers
L_0000018d414c0450 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018d414a7ee0_0 .net/2u *"_ivl_110", 5 0, L_0000018d414c0450;  1 drivers
v0000018d414a8340_0 .net *"_ivl_112", 0 0, L_0000018d4150a050;  1 drivers
v0000018d414a7940_0 .net *"_ivl_115", 0 0, L_0000018d4143d230;  1 drivers
L_0000018d414c0498 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000018d414a7f80_0 .net/2u *"_ivl_116", 5 0, L_0000018d414c0498;  1 drivers
v0000018d414a76c0_0 .net *"_ivl_118", 0 0, L_0000018d41507d50;  1 drivers
L_0000018d414bff40 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000018d414a7800_0 .net/2u *"_ivl_12", 5 0, L_0000018d414bff40;  1 drivers
v0000018d414a91a0_0 .net *"_ivl_121", 0 0, L_0000018d41413480;  1 drivers
L_0000018d414c04e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000018d414a87a0_0 .net/2u *"_ivl_122", 5 0, L_0000018d414c04e0;  1 drivers
v0000018d414a83e0_0 .net *"_ivl_124", 0 0, L_0000018d415089d0;  1 drivers
v0000018d414a8de0_0 .net *"_ivl_127", 0 0, L_0000018d415203e0;  1 drivers
L_0000018d414c0528 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000018d414a8660_0 .net/2u *"_ivl_128", 5 0, L_0000018d414c0528;  1 drivers
v0000018d414a80c0_0 .net *"_ivl_130", 0 0, L_0000018d41509790;  1 drivers
v0000018d414a8480_0 .net *"_ivl_133", 0 0, L_0000018d41520610;  1 drivers
L_0000018d414c0570 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000018d414a9240_0 .net/2u *"_ivl_134", 5 0, L_0000018d414c0570;  1 drivers
v0000018d414a8020_0 .net *"_ivl_136", 0 0, L_0000018d41507df0;  1 drivers
v0000018d414a8c00_0 .net *"_ivl_139", 0 0, L_0000018d4151ff10;  1 drivers
v0000018d414a92e0_0 .net *"_ivl_14", 0 0, L_0000018d41508e30;  1 drivers
L_0000018d414c05b8 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000018d414a8700_0 .net/2u *"_ivl_140", 5 0, L_0000018d414c05b8;  1 drivers
v0000018d414a9420_0 .net *"_ivl_142", 0 0, L_0000018d41509830;  1 drivers
v0000018d414a8840_0 .net *"_ivl_145", 0 0, L_0000018d4151fd50;  1 drivers
L_0000018d414c0600 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0000018d414a7da0_0 .net/2u *"_ivl_146", 5 0, L_0000018d414c0600;  1 drivers
v0000018d414a8ac0_0 .net *"_ivl_148", 0 0, L_0000018d41507e90;  1 drivers
v0000018d414a7e40_0 .net *"_ivl_151", 0 0, L_0000018d4151fea0;  1 drivers
L_0000018d414c0648 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000018d414a8520_0 .net/2u *"_ivl_152", 5 0, L_0000018d414c0648;  1 drivers
v0000018d414a7580_0 .net *"_ivl_154", 0 0, L_0000018d41508570;  1 drivers
v0000018d414a8200_0 .net *"_ivl_157", 0 0, L_0000018d41520840;  1 drivers
L_0000018d414c0690 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000018d414a8b60_0 .net/2u *"_ivl_158", 5 0, L_0000018d414c0690;  1 drivers
L_0000018d414bff88 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000018d414a85c0_0 .net/2u *"_ivl_16", 5 0, L_0000018d414bff88;  1 drivers
v0000018d414a78a0_0 .net *"_ivl_160", 0 0, L_0000018d415090b0;  1 drivers
v0000018d414a8f20_0 .net *"_ivl_163", 0 0, L_0000018d415207d0;  1 drivers
L_0000018d414c06d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d414a8fc0_0 .net/2u *"_ivl_164", 5 0, L_0000018d414c06d8;  1 drivers
v0000018d414a9380_0 .net *"_ivl_166", 0 0, L_0000018d41508a70;  1 drivers
v0000018d414a7620_0 .net *"_ivl_169", 0 0, L_0000018d4151fb90;  1 drivers
L_0000018d414c0720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d414a7b20_0 .net/2u *"_ivl_170", 5 0, L_0000018d414c0720;  1 drivers
v0000018d414aba30_0 .net *"_ivl_172", 0 0, L_0000018d415098d0;  1 drivers
v0000018d414aa1d0_0 .net *"_ivl_175", 0 0, L_0000018d415208b0;  1 drivers
L_0000018d414c0768 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000018d414aa810_0 .net/2u *"_ivl_176", 5 0, L_0000018d414c0768;  1 drivers
v0000018d414aa3b0_0 .net *"_ivl_178", 0 0, L_0000018d41508250;  1 drivers
v0000018d414aa630_0 .net *"_ivl_18", 0 0, L_0000018d41509dd0;  1 drivers
v0000018d414aa270_0 .net *"_ivl_181", 0 0, L_0000018d41520920;  1 drivers
L_0000018d414c07b0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000018d414aa8b0_0 .net/2u *"_ivl_182", 5 0, L_0000018d414c07b0;  1 drivers
v0000018d414ab990_0 .net *"_ivl_184", 0 0, L_0000018d41509970;  1 drivers
v0000018d414aaf90_0 .net *"_ivl_187", 0 0, L_0000018d41520a70;  1 drivers
L_0000018d414c07f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018d414aab30_0 .net/2u *"_ivl_188", 0 0, L_0000018d414c07f8;  1 drivers
L_0000018d414c0840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018d414abad0_0 .net/2u *"_ivl_190", 0 0, L_0000018d414c0840;  1 drivers
v0000018d414a9e10_0 .net *"_ivl_192", 0 0, L_0000018d41508d90;  1 drivers
v0000018d414aa130_0 .net *"_ivl_194", 0 0, L_0000018d41509150;  1 drivers
L_0000018d414bfe68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018d414aa950_0 .net/2u *"_ivl_2", 0 0, L_0000018d414bfe68;  1 drivers
v0000018d414ab030_0 .net *"_ivl_21", 0 0, L_0000018d4143df50;  1 drivers
L_0000018d414bffd0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000018d414aa310_0 .net/2u *"_ivl_22", 5 0, L_0000018d414bffd0;  1 drivers
v0000018d414aabd0_0 .net *"_ivl_24", 0 0, L_0000018d415095b0;  1 drivers
v0000018d414aa450_0 .net *"_ivl_27", 0 0, L_0000018d4143db60;  1 drivers
L_0000018d414c0018 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000018d414ab3f0_0 .net/2u *"_ivl_28", 5 0, L_0000018d414c0018;  1 drivers
v0000018d414a9ff0_0 .net *"_ivl_30", 0 0, L_0000018d4150a190;  1 drivers
v0000018d414aa590_0 .net *"_ivl_33", 0 0, L_0000018d4143d3f0;  1 drivers
L_0000018d414c0060 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000018d414ab5d0_0 .net/2u *"_ivl_34", 5 0, L_0000018d414c0060;  1 drivers
v0000018d414a9eb0_0 .net *"_ivl_36", 0 0, L_0000018d41509e70;  1 drivers
v0000018d414aac70_0 .net *"_ivl_39", 0 0, L_0000018d4143d0e0;  1 drivers
v0000018d414aaa90_0 .net *"_ivl_4", 31 0, L_0000018d41508890;  1 drivers
L_0000018d414c00a8 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000018d414aad10_0 .net/2u *"_ivl_40", 5 0, L_0000018d414c00a8;  1 drivers
v0000018d414aa770_0 .net *"_ivl_42", 0 0, L_0000018d41509650;  1 drivers
v0000018d414ab490_0 .net *"_ivl_45", 0 0, L_0000018d4143d700;  1 drivers
L_0000018d414c00f0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0000018d414ab530_0 .net/2u *"_ivl_46", 5 0, L_0000018d414c00f0;  1 drivers
v0000018d414ab850_0 .net *"_ivl_48", 0 0, L_0000018d415096f0;  1 drivers
v0000018d414aa6d0_0 .net *"_ivl_51", 0 0, L_0000018d4143d310;  1 drivers
L_0000018d414c0138 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0000018d414aa9f0_0 .net/2u *"_ivl_52", 5 0, L_0000018d414c0138;  1 drivers
v0000018d414ab670_0 .net *"_ivl_54", 0 0, L_0000018d41509f10;  1 drivers
v0000018d414aadb0_0 .net *"_ivl_57", 0 0, L_0000018d4143dbd0;  1 drivers
L_0000018d414c0180 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d414a9c30_0 .net/2u *"_ivl_58", 5 0, L_0000018d414c0180;  1 drivers
v0000018d414aa4f0_0 .net *"_ivl_60", 0 0, L_0000018d41509fb0;  1 drivers
v0000018d414aae50_0 .net *"_ivl_63", 0 0, L_0000018d4143d770;  1 drivers
L_0000018d414c01c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d414aaef0_0 .net/2u *"_ivl_64", 5 0, L_0000018d414c01c8;  1 drivers
v0000018d414a9cd0_0 .net *"_ivl_66", 0 0, L_0000018d415081b0;  1 drivers
v0000018d414a9f50_0 .net *"_ivl_69", 0 0, L_0000018d4143d7e0;  1 drivers
L_0000018d414bfeb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414ab710_0 .net *"_ivl_7", 25 0, L_0000018d414bfeb0;  1 drivers
L_0000018d414c0210 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018d414aa090_0 .net/2u *"_ivl_70", 5 0, L_0000018d414c0210;  1 drivers
v0000018d414ab7b0_0 .net *"_ivl_72", 0 0, L_0000018d41508430;  1 drivers
v0000018d414ab170_0 .net *"_ivl_75", 0 0, L_0000018d4143d8c0;  1 drivers
L_0000018d414c0258 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000018d414ab0d0_0 .net/2u *"_ivl_76", 5 0, L_0000018d414c0258;  1 drivers
v0000018d414ab210_0 .net *"_ivl_78", 0 0, L_0000018d415086b0;  1 drivers
L_0000018d414bfef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414a9d70_0 .net/2u *"_ivl_8", 31 0, L_0000018d414bfef8;  1 drivers
v0000018d414ab2b0_0 .net *"_ivl_81", 0 0, L_0000018d4143dd90;  1 drivers
L_0000018d414c02a0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000018d414ab8f0_0 .net/2u *"_ivl_82", 5 0, L_0000018d414c02a0;  1 drivers
v0000018d414ab350_0 .net *"_ivl_84", 0 0, L_0000018d41507cb0;  1 drivers
v0000018d414abc40_0 .net *"_ivl_87", 0 0, L_0000018d4143d850;  1 drivers
L_0000018d414c02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018d414ad180_0 .net/2u *"_ivl_88", 0 0, L_0000018d414c02e8;  1 drivers
L_0000018d414c0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018d414ac140_0 .net/2u *"_ivl_90", 0 0, L_0000018d414c0330;  1 drivers
v0000018d414ac640_0 .net *"_ivl_92", 0 0, L_0000018d41508c50;  1 drivers
L_0000018d414c0378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018d414acd20_0 .net/2u *"_ivl_94", 5 0, L_0000018d414c0378;  1 drivers
v0000018d414ac780_0 .net *"_ivl_96", 0 0, L_0000018d415084d0;  1 drivers
L_0000018d414c03c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018d414ace60_0 .net/2u *"_ivl_98", 5 0, L_0000018d414c03c0;  1 drivers
v0000018d414ac0a0_0 .net "clk", 0 0, L_0000018d4143d380;  alias, 1 drivers
v0000018d414ad540_0 .net "excep_flag", 0 0, L_0000018d41509a10;  alias, 1 drivers
v0000018d414ad680_0 .net "funct", 5 0, L_0000018d41507b70;  alias, 1 drivers
v0000018d414ac460_0 .net "opcode", 5 0, L_0000018d414bb660;  alias, 1 drivers
v0000018d414acdc0_0 .net "rst", 0 0, v0000018d414bb5c0_0;  alias, 1 drivers
L_0000018d41508890 .concat [ 6 26 0 0], L_0000018d414bb660, L_0000018d414bfeb0;
L_0000018d41509010 .cmp/eq 32, L_0000018d41508890, L_0000018d414bfef8;
L_0000018d41508e30 .cmp/eq 6, L_0000018d41507b70, L_0000018d414bff40;
L_0000018d41509dd0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414bff88;
L_0000018d415095b0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414bffd0;
L_0000018d4150a190 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0018;
L_0000018d41509e70 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0060;
L_0000018d41509650 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c00a8;
L_0000018d415096f0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c00f0;
L_0000018d41509f10 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0138;
L_0000018d41509fb0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0180;
L_0000018d415081b0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c01c8;
L_0000018d41508430 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0210;
L_0000018d415086b0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c0258;
L_0000018d41507cb0 .cmp/eq 6, L_0000018d41507b70, L_0000018d414c02a0;
L_0000018d41508c50 .functor MUXZ 1, L_0000018d414c0330, L_0000018d414c02e8, L_0000018d4143d850, C4<>;
L_0000018d415084d0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0378;
L_0000018d41508b10 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c03c0;
L_0000018d41508f70 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0408;
L_0000018d4150a050 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0450;
L_0000018d41507d50 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0498;
L_0000018d415089d0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c04e0;
L_0000018d41509790 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0528;
L_0000018d41507df0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0570;
L_0000018d41509830 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c05b8;
L_0000018d41507e90 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0600;
L_0000018d41508570 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0648;
L_0000018d415090b0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0690;
L_0000018d41508a70 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c06d8;
L_0000018d415098d0 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0720;
L_0000018d41508250 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c0768;
L_0000018d41509970 .cmp/eq 6, L_0000018d414bb660, L_0000018d414c07b0;
L_0000018d41508d90 .functor MUXZ 1, L_0000018d414c0840, L_0000018d414c07f8, L_0000018d41520a70, C4<>;
L_0000018d41509150 .functor MUXZ 1, L_0000018d41508d90, L_0000018d41508c50, L_0000018d41509010, C4<>;
L_0000018d41509a10 .functor MUXZ 1, L_0000018d41509150, L_0000018d414bfe68, L_0000018d4143dd20, C4<>;
S_0000018d413c6c50 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000018d4151fc70 .functor BUFZ 32, L_0000018d4150b810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414ad900 .array "InstMem", 0 1023, 31 0;
v0000018d414abce0_0 .net *"_ivl_0", 31 0, L_0000018d4150b810;  1 drivers
v0000018d414ac3c0_0 .net *"_ivl_3", 9 0, L_0000018d4150a370;  1 drivers
v0000018d414acf00_0 .net *"_ivl_4", 11 0, L_0000018d4150a910;  1 drivers
L_0000018d414c0c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d414ad7c0_0 .net *"_ivl_7", 1 0, L_0000018d414c0c78;  1 drivers
v0000018d414acb40_0 .net "address", 31 0, v0000018d414af340_0;  alias, 1 drivers
v0000018d414ad860_0 .var/i "i", 31 0;
v0000018d414ad220_0 .net "q", 31 0, L_0000018d4151fc70;  alias, 1 drivers
L_0000018d4150b810 .array/port v0000018d414ad900, L_0000018d4150a910;
L_0000018d4150a370 .part v0000018d414af340_0, 0, 10;
L_0000018d4150a910 .concat [ 10 2 0 0], L_0000018d4150a370, L_0000018d414c0c78;
S_0000018d413c6de0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000018d41520530 .functor BUFZ 32, L_0000018d4150b130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018d4151fc00 .functor BUFZ 32, L_0000018d4150a410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414acc80_1 .array/port v0000018d414acc80, 1;
L_0000018d4151fce0 .functor BUFZ 32, v0000018d414acc80_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414acc80_2 .array/port v0000018d414acc80, 2;
L_0000018d41520140 .functor BUFZ 32, v0000018d414acc80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414acc80_3 .array/port v0000018d414acc80, 3;
L_0000018d41520680 .functor BUFZ 32, v0000018d414acc80_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414acc80_4 .array/port v0000018d414acc80, 4;
L_0000018d41520450 .functor BUFZ 32, v0000018d414acc80_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414acc80_5 .array/port v0000018d414acc80, 5;
L_0000018d4151ff80 .functor BUFZ 32, v0000018d414acc80_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414acc80_6 .array/port v0000018d414acc80, 6;
L_0000018d415204c0 .functor BUFZ 32, v0000018d414acc80_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d414ad360_0 .net *"_ivl_0", 31 0, L_0000018d4150b130;  1 drivers
v0000018d414ac500_0 .net *"_ivl_10", 6 0, L_0000018d4150aaf0;  1 drivers
L_0000018d414c0d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d414acaa0_0 .net *"_ivl_13", 1 0, L_0000018d414c0d50;  1 drivers
v0000018d414ac1e0_0 .net *"_ivl_2", 6 0, L_0000018d4150b310;  1 drivers
L_0000018d414c0d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d414ac960_0 .net *"_ivl_5", 1 0, L_0000018d414c0d08;  1 drivers
v0000018d414ac000_0 .net *"_ivl_8", 31 0, L_0000018d4150a410;  1 drivers
v0000018d414ad9a0_0 .net "clk", 0 0, L_0000018d4143d380;  alias, 1 drivers
v0000018d414acfa0_0 .var/i "i", 31 0;
v0000018d414acbe0_0 .net "readData1", 31 0, L_0000018d41520530;  alias, 1 drivers
v0000018d414ad5e0_0 .net "readData2", 31 0, L_0000018d4151fc00;  alias, 1 drivers
v0000018d414abd80_0 .net "readRegister1", 4 0, L_0000018d41508cf0;  alias, 1 drivers
v0000018d414ada40_0 .net "readRegister2", 4 0, L_0000018d41508390;  alias, 1 drivers
v0000018d414acc80 .array "registers", 31 0, 31 0;
v0000018d414ac320_0 .net "regs0", 31 0, L_0000018d4151fce0;  alias, 1 drivers
v0000018d414ad400_0 .net "regs1", 31 0, L_0000018d41520140;  alias, 1 drivers
v0000018d414ac280_0 .net "regs2", 31 0, L_0000018d41520680;  alias, 1 drivers
v0000018d414ad040_0 .net "regs3", 31 0, L_0000018d41520450;  alias, 1 drivers
v0000018d414ac5a0_0 .net "regs4", 31 0, L_0000018d4151ff80;  alias, 1 drivers
v0000018d414ac6e0_0 .net "regs5", 31 0, L_0000018d415204c0;  alias, 1 drivers
v0000018d414adae0_0 .net "rst", 0 0, v0000018d414bb5c0_0;  alias, 1 drivers
v0000018d414ac820_0 .net "we", 0 0, v0000018d414a8e80_0;  alias, 1 drivers
v0000018d414ad0e0_0 .net "writeData", 31 0, L_0000018d415214c0;  alias, 1 drivers
v0000018d414ad720_0 .net "writeRegister", 4 0, L_0000018d4150b6d0;  alias, 1 drivers
E_0000018d41443090/0 .event negedge, v0000018d414a8980_0;
E_0000018d41443090/1 .event posedge, v0000018d414ac0a0_0;
E_0000018d41443090 .event/or E_0000018d41443090/0, E_0000018d41443090/1;
L_0000018d4150b130 .array/port v0000018d414acc80, L_0000018d4150b310;
L_0000018d4150b310 .concat [ 5 2 0 0], L_0000018d41508cf0, L_0000018d414c0d08;
L_0000018d4150a410 .array/port v0000018d414acc80, L_0000018d4150aaf0;
L_0000018d4150aaf0 .concat [ 5 2 0 0], L_0000018d41508390, L_0000018d414c0d50;
S_0000018d4138d7e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_0000018d413c6de0;
 .timescale 0 0;
v0000018d414ad2c0_0 .var/i "i", 31 0;
S_0000018d4138d970 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018d41442890 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018d41520220 .functor NOT 1, v0000018d414a8160_0, C4<0>, C4<0>, C4<0>;
v0000018d414abe20_0 .net *"_ivl_0", 0 0, L_0000018d41520220;  1 drivers
v0000018d414ad4a0_0 .net "in1", 4 0, L_0000018d41508390;  alias, 1 drivers
v0000018d414ac8c0_0 .net "in2", 4 0, L_0000018d41509ab0;  alias, 1 drivers
v0000018d414aca00_0 .net "out", 4 0, L_0000018d4150b6d0;  alias, 1 drivers
v0000018d414abec0_0 .net "s", 0 0, v0000018d414a8160_0;  alias, 1 drivers
L_0000018d4150b6d0 .functor MUXZ 5, L_0000018d41509ab0, L_0000018d41508390, L_0000018d41520220, C4<>;
S_0000018d413e0af0 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018d414430d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018d4151fff0 .functor NOT 1, v0000018d414a82a0_0, C4<0>, C4<0>, C4<0>;
v0000018d414abf60_0 .net *"_ivl_0", 0 0, L_0000018d4151fff0;  1 drivers
v0000018d414b0b00_0 .net "in1", 31 0, v0000018d414af520_0;  alias, 1 drivers
v0000018d414aeda0_0 .net "in2", 31 0, v0000018d414afb60_0;  alias, 1 drivers
v0000018d414b0880_0 .net "out", 31 0, L_0000018d415214c0;  alias, 1 drivers
v0000018d414af700_0 .net "s", 0 0, v0000018d414a82a0_0;  alias, 1 drivers
L_0000018d415214c0 .functor MUXZ 32, v0000018d414afb60_0, v0000018d414af520_0, L_0000018d4151fff0, C4<>;
S_0000018d413e0c80 .scope module, "alu" "ALU" 3 100, 10 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018d41386af0 .param/l "ADD" 0 10 12, C4<0000>;
P_0000018d41386b28 .param/l "AND" 0 10 12, C4<0010>;
P_0000018d41386b60 .param/l "NOR" 0 10 12, C4<0101>;
P_0000018d41386b98 .param/l "OR" 0 10 12, C4<0011>;
P_0000018d41386bd0 .param/l "SGT" 0 10 12, C4<0111>;
P_0000018d41386c08 .param/l "SLL" 0 10 12, C4<1000>;
P_0000018d41386c40 .param/l "SLT" 0 10 12, C4<0110>;
P_0000018d41386c78 .param/l "SRL" 0 10 12, C4<1001>;
P_0000018d41386cb0 .param/l "SUB" 0 10 12, C4<0001>;
P_0000018d41386ce8 .param/l "XOR" 0 10 12, C4<0100>;
P_0000018d41386d20 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_0000018d41386d58 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_0000018d414c11d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d414af200_0 .net/2u *"_ivl_0", 31 0, L_0000018d414c11d0;  1 drivers
v0000018d414af7a0_0 .net "opSel", 3 0, v0000018d41428a00_0;  alias, 1 drivers
v0000018d414b02e0_0 .net "operand1", 31 0, L_0000018d41522c80;  alias, 1 drivers
v0000018d414af840_0 .net "operand2", 31 0, L_0000018d4150b950;  alias, 1 drivers
v0000018d414af520_0 .var "result", 31 0;
v0000018d414af8e0_0 .net "zero", 0 0, L_0000018d41523680;  alias, 1 drivers
E_0000018d41442810 .event anyedge, v0000018d41428a00_0, v0000018d414b02e0_0, v0000018d4142a300_0;
L_0000018d41523680 .cmp/eq 32, v0000018d414af520_0, L_0000018d414c11d0;
S_0000018d41386da0 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000018d414b8c30 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d414b8c68 .param/l "add" 0 4 5, C4<100000>;
P_0000018d414b8ca0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d414b8cd8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d414b8d10 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d414b8d48 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d414b8d80 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d414b8db8 .param/l "bge" 0 4 10, C4<001010>;
P_0000018d414b8df0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018d414b8e28 .param/l "ble" 0 4 10, C4<000111>;
P_0000018d414b8e60 .param/l "blt" 0 4 10, C4<000110>;
P_0000018d414b8e98 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d414b8ed0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d414b8f08 .param/l "j" 0 4 12, C4<000010>;
P_0000018d414b8f40 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d414b8f78 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d414b8fb0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d414b8fe8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d414b9020 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d414b9058 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d414b9090 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d414b90c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d414b9100 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d414b9138 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d414b9170 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d414b91a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d414b91e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d414b9218 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d414b9250 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d414b9288 .param/l "xori" 0 4 8, C4<001110>;
v0000018d414af5c0_0 .var "PCsrc", 1 0;
v0000018d414af980_0 .net "excep_flag", 0 0, L_0000018d41509a10;  alias, 1 drivers
v0000018d414afa20_0 .net "funct", 5 0, L_0000018d41507b70;  alias, 1 drivers
v0000018d414af660_0 .net "opcode", 5 0, L_0000018d414bb660;  alias, 1 drivers
v0000018d414b0920_0 .net "operand1", 31 0, L_0000018d41520530;  alias, 1 drivers
v0000018d414b0060_0 .net "operand2", 31 0, L_0000018d4150b950;  alias, 1 drivers
v0000018d414b04c0_0 .net "rst", 0 0, v0000018d414bb5c0_0;  alias, 1 drivers
E_0000018d41442690/0 .event anyedge, v0000018d414a8980_0, v0000018d414ad540_0, v0000018d414a8ca0_0, v0000018d414acbe0_0;
E_0000018d41442690/1 .event anyedge, v0000018d4142a300_0, v0000018d414a79e0_0;
E_0000018d41442690 .event/or E_0000018d41442690/0, E_0000018d41442690/1;
S_0000018d413bcd50 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018d414aee40 .array "DataMem", 0 1023, 31 0;
v0000018d414afc00_0 .net "address", 31 0, v0000018d414af520_0;  alias, 1 drivers
v0000018d414aff20_0 .net "clock", 0 0, L_0000018d4143d380;  alias, 1 drivers
v0000018d414af480_0 .net "data", 31 0, L_0000018d4151fc00;  alias, 1 drivers
v0000018d414b0560_0 .var/i "i", 31 0;
v0000018d414afb60_0 .var "q", 31 0;
v0000018d414afac0_0 .net "rden", 0 0, v0000018d41415550_0;  alias, 1 drivers
v0000018d414afca0_0 .net "wren", 0 0, v0000018d414a9100_0;  alias, 1 drivers
E_0000018d41442ad0 .event negedge, v0000018d414ac0a0_0;
S_0000018d413bcee0 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_0000018d4143e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018d41442510 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v0000018d414b07e0_0 .net "PCin", 31 0, L_0000018d4150aa50;  alias, 1 drivers
v0000018d414af340_0 .var "PCout", 31 0;
v0000018d414aeee0_0 .net "clk", 0 0, L_0000018d4143d380;  alias, 1 drivers
v0000018d414b09c0_0 .net "rst", 0 0, v0000018d414bb5c0_0;  alias, 1 drivers
    .scope S_0000018d41386da0;
T_0 ;
    %wait E_0000018d41442690;
    %load/vec4 v0000018d414b04c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018d414af5c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018d414af980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018d414af5c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0000018d414b0920_0;
    %load/vec4 v0000018d414b0060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0000018d414b0920_0;
    %load/vec4 v0000018d414b0060_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v0000018d414b0920_0;
    %load/vec4 v0000018d414b0060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0000018d414b0920_0;
    %load/vec4 v0000018d414b0060_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v0000018d414b0060_0;
    %load/vec4 v0000018d414b0920_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0000018d414b0060_0;
    %load/vec4 v0000018d414b0920_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000018d414af660_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000018d414af660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0000018d414afa20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018d414af5c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018d414af5c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018d413bcee0;
T_1 ;
    %wait E_0000018d41443090;
    %load/vec4 v0000018d414b09c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018d414af340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018d414b07e0_0;
    %assign/vec4 v0000018d414af340_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018d413c6c50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d414ad860_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018d414ad860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018d414ad860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %load/vec4 v0000018d414ad860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d414ad860_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 537133140, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 404750339, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 675282947, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 201326610, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 201326607, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 201326610, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414ad900, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018d413a6330;
T_3 ;
    %wait E_0000018d41442a50;
    %load/vec4 v0000018d414a8980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018d414a9060_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d414a9100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d414a82a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d41415550_0, 0;
    %assign/vec4 v0000018d414a8160_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018d414a9060_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018d41428a00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018d41415730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d414a8e80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d414a9100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d414a82a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d41415550_0, 0, 1;
    %store/vec4 v0000018d414a8160_0, 0, 1;
    %load/vec4 v0000018d414a8ca0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a9060_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %load/vec4 v0000018d414a79e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018d414a8160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a8e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a82a0_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d414a9100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d41415730_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d41428a00_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018d413c6de0;
T_4 ;
    %wait E_0000018d41443090;
    %fork t_1, S_0000018d4138d7e0;
    %jmp t_0;
    .scope S_0000018d4138d7e0;
t_1 ;
    %load/vec4 v0000018d414adae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d414ad2c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018d414ad2c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018d414ad2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414acc80, 0, 4;
    %load/vec4 v0000018d414ad2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d414ad2c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018d414ac820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018d414ad0e0_0;
    %load/vec4 v0000018d414ad720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414acc80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414acc80, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018d413c6de0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018d413c6de0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d414acfa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018d414acfa0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018d414acfa0_0;
    %ix/getv/s 4, v0000018d414acfa0_0;
    %load/vec4a v0000018d414acc80, 4;
    %ix/getv/s 4, v0000018d414acfa0_0;
    %load/vec4a v0000018d414acc80, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018d414acfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d414acfa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018d413e0c80;
T_6 ;
    %wait E_0000018d41442810;
    %load/vec4 v0000018d414af7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018d414b02e0_0;
    %load/vec4 v0000018d414af840_0;
    %add;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018d414b02e0_0;
    %load/vec4 v0000018d414af840_0;
    %sub;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018d414b02e0_0;
    %load/vec4 v0000018d414af840_0;
    %and;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018d414b02e0_0;
    %load/vec4 v0000018d414af840_0;
    %or;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018d414b02e0_0;
    %load/vec4 v0000018d414af840_0;
    %xor;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018d414b02e0_0;
    %load/vec4 v0000018d414af840_0;
    %or;
    %inv;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018d414b02e0_0;
    %load/vec4 v0000018d414af840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018d414af840_0;
    %load/vec4 v0000018d414b02e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018d414b02e0_0;
    %ix/getv 4, v0000018d414af840_0;
    %shiftl 4;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018d414b02e0_0;
    %ix/getv 4, v0000018d414af840_0;
    %shiftr 4;
    %assign/vec4 v0000018d414af520_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018d413bcd50;
T_7 ;
    %wait E_0000018d41442ad0;
    %load/vec4 v0000018d414afac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018d414afc00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018d414aee40, 4;
    %assign/vec4 v0000018d414afb60_0, 0;
T_7.0 ;
    %load/vec4 v0000018d414afca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018d414af480_0;
    %ix/getv 3, v0000018d414afc00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d414aee40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018d413bcd50;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000018d413bcd50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d414b0560_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018d414b0560_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018d414b0560_0;
    %load/vec4a v0000018d414aee40, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v0000018d414b0560_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018d414b0560_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d414b0560_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018d4143e350;
T_10 ;
    %wait E_0000018d41443090;
    %load/vec4 v0000018d414bb480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018d414bcd80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018d414bcd80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018d414bcd80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018d4143e030;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d414bcce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d414bb5c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018d4143e030;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018d414bcce0_0;
    %inv;
    %assign/vec4 v0000018d414bcce0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018d4143e030;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d414bb5c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d414bb5c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v0000018d414bcec0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
