Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Dec 26 20:06:10 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.034        0.000                      0               129408        0.011        0.000                      0               129408        0.498        0.000                       0                 45836  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 2.000}        4.000           250.000         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.034        0.000                      0               129312        0.011        0.000                      0               129312        0.498        0.000                       0                 45836  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.242        0.000                      0                   96        0.147        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_10_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.098ns (2.831%)  route 3.364ns (97.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 5.763 - 4.000 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.558ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.735     1.942    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X6Y63          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[55]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y63          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.040 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[55]/Q
                         net (fo=66, routed)          3.364     5.404    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_10_U/lfcw1a2_BBox_weiglbW_ram_U/d0[55]
    RAMB18_X1Y54         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_10_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1/DINBDIN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.596     5.763    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_10_U/lfcw1a2_BBox_weiglbW_ram_U/ap_clk
    RAMB18_X1Y54         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_10_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.098     5.861                     
                         clock uncertainty           -0.130     5.731                     
    RAMB18_X1Y54         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[1])
                                                     -0.293     5.438    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_10_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          5.438                     
                         arrival time                          -5.404                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.097ns (2.798%)  route 3.370ns (97.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 5.761 - 4.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.616ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.558ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.738     1.945    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X6Y69          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[41]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y69          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.042 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[41]/Q
                         net (fo=66, routed)          3.370     5.412    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_U/lfcw1a2_BBox_weiglbW_ram_U/d0[41]
    RAMB18_X1Y67         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1/DINADIN[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.594     5.761    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_U/lfcw1a2_BBox_weiglbW_ram_U/ap_clk
    RAMB18_X1Y67         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.098     5.859                     
                         clock uncertainty           -0.130     5.729                     
    RAMB18_X1Y67         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[5])
                                                     -0.282     5.447    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights0_m_weights_V_U/lfcw1a2_BBox_weiglbW_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          5.447                     
                         arrival time                          -5.412                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.849ns (22.372%)  route 2.946ns (77.628%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 5.784 - 4.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.616ns, distribution 1.124ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.558ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.740     1.947    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X12Y69         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y69         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.044 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/Q
                         net (fo=52, routed)          1.280     3.324    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/doInit_read_read_fu_930_p2
    SLICE_X38Y47         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.198     3.522 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_3__3/O
                         net (fo=140, routed)         0.660     4.182    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_3__3_n_3
    SLICE_X36Y45         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     4.359 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_15_0_0_i_2__0/O
                         net (fo=128, routed)         0.728     5.087    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_9_9/A0
    SLICE_X34Y40         RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     5.287 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           0.220     5.507    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[15]_rep_rep_73[9]
    SLICE_X33Y39         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.177     5.684 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[9]_i_1__73/O
                         net (fo=1, routed)           0.058     5.742    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/D[9]
    SLICE_X33Y39         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.617     5.784    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/ap_clk
    SLICE_X33Y39         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]/C
                         clock pessimism              0.103     5.887                     
                         clock uncertainty           -0.130     5.757                     
    SLICE_X33Y39         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.784    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs1_m_threshold_18_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]
  -------------------------------------------------------------------
                         required time                          5.784                     
                         arrival time                          -5.742                     
  -------------------------------------------------------------------
                         slack                                  0.042                     

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.112ns (29.677%)  route 2.635ns (70.323%))
  Logic Levels:           11  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 5.724 - 4.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.616ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.558ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.780     1.987    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X13Y158        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.083 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/Q
                         net (fo=5, routed)           0.350     2.433    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108[2]
    SLICE_X10Y159        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.611 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.157     2.768    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y160        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.831 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_2/O
                         net (fo=3, routed)           0.108     2.939    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y162        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.978 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_40/O
                         net (fo=6, routed)           0.453     3.431    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp2591_cast_fu_72177_p1[3]
    SLICE_X15Y164        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.531 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP/O
                         net (fo=1, routed)           0.048     3.579    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y164        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     3.618 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.101     3.719    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     3.819 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37/O
                         net (fo=2, routed)           0.404     4.223    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37_n_3
    SLICE_X13Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.286 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36/O
                         net (fo=2, routed)           0.171     4.457    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36_n_3
    SLICE_X13Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.521 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20/O
                         net (fo=3, routed)           0.165     4.686    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20_n_3
    SLICE_X13Y171        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.725 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17/O
                         net (fo=15, routed)          0.389     5.114    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17_n_3
    SLICE_X9Y165         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     5.177 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8/O
                         net (fo=1, routed)           0.258     5.435    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8_n_3
    SLICE_X12Y165        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[7])
                                                      0.268     5.703 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.031     5.734    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_fu_72229_p2[15]
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.557     5.724    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[15]/C
                         clock pessimism              0.156     5.880                     
                         clock uncertainty           -0.130     5.750                     
    SLICE_X12Y165        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     5.777    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[15]
  -------------------------------------------------------------------
                         required time                          5.777                     
                         arrival time                          -5.734                     
  -------------------------------------------------------------------
                         slack                                  0.043                     

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.112ns (29.685%)  route 2.634ns (70.315%))
  Logic Levels:           11  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 5.724 - 4.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.616ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.558ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.780     1.987    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X13Y158        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.083 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/Q
                         net (fo=5, routed)           0.350     2.433    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108[2]
    SLICE_X10Y159        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.611 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.157     2.768    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y160        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.831 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_2/O
                         net (fo=3, routed)           0.108     2.939    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y162        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.978 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_40/O
                         net (fo=6, routed)           0.453     3.431    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp2591_cast_fu_72177_p1[3]
    SLICE_X15Y164        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.531 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP/O
                         net (fo=1, routed)           0.048     3.579    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y164        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     3.618 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.101     3.719    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     3.819 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37/O
                         net (fo=2, routed)           0.404     4.223    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37_n_3
    SLICE_X13Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.286 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36/O
                         net (fo=2, routed)           0.171     4.457    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36_n_3
    SLICE_X13Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.521 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20/O
                         net (fo=3, routed)           0.165     4.686    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20_n_3
    SLICE_X13Y171        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.725 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17/O
                         net (fo=15, routed)          0.389     5.114    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17_n_3
    SLICE_X9Y165         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     5.177 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8/O
                         net (fo=1, routed)           0.258     5.435    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8_n_3
    SLICE_X12Y165        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[7])
                                                      0.268     5.703 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.030     5.733    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_fu_72229_p2[15]
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.557     5.724    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]/C
                         clock pessimism              0.156     5.880                     
                         clock uncertainty           -0.130     5.750                     
    SLICE_X12Y165        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     5.777    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]
  -------------------------------------------------------------------
                         required time                          5.777                     
                         arrival time                          -5.733                     
  -------------------------------------------------------------------
                         slack                                  0.044                     

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.110ns (29.640%)  route 2.635ns (70.360%))
  Logic Levels:           11  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 5.724 - 4.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.616ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.558ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.780     1.987    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X13Y158        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.083 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/Q
                         net (fo=5, routed)           0.350     2.433    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108[2]
    SLICE_X10Y159        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.611 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.157     2.768    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y160        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.831 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_2/O
                         net (fo=3, routed)           0.108     2.939    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y162        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.978 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_40/O
                         net (fo=6, routed)           0.453     3.431    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp2591_cast_fu_72177_p1[3]
    SLICE_X15Y164        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.531 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP/O
                         net (fo=1, routed)           0.048     3.579    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y164        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     3.618 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.101     3.719    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     3.819 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37/O
                         net (fo=2, routed)           0.404     4.223    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37_n_3
    SLICE_X13Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.286 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36/O
                         net (fo=2, routed)           0.171     4.457    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36_n_3
    SLICE_X13Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.521 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20/O
                         net (fo=3, routed)           0.165     4.686    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20_n_3
    SLICE_X13Y171        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.725 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17/O
                         net (fo=15, routed)          0.389     5.114    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17_n_3
    SLICE_X9Y165         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     5.177 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8/O
                         net (fo=1, routed)           0.258     5.435    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8_n_3
    SLICE_X12Y165        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.266     5.701 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.031     5.732    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_fu_72229_p2[13]
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.557     5.724    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[13]/C
                         clock pessimism              0.156     5.880                     
                         clock uncertainty           -0.130     5.750                     
    SLICE_X12Y165        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     5.777    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_reg_87983_reg[13]
  -------------------------------------------------------------------
                         required time                          5.777                     
                         arrival time                          -5.732                     
  -------------------------------------------------------------------
                         slack                                  0.045                     

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0/WEBWE[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.503ns (14.829%)  route 2.889ns (85.171%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.850 - 4.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.616ns, distribution 1.124ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.558ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.740     1.947    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X14Y72         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y72         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.042 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[13]/Q
                         net (fo=4, routed)           0.731     2.773    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/targetLayer[13]
    SLICE_X18Y83         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     2.836 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_19_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.436     3.272    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_19_n_3
    SLICE_X21Y101        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.387 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.310     3.697    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_15_n_3
    SLICE_X22Y107        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.811 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_13/O
                         net (fo=32, routed)          0.696     4.507    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_13_n_3
    SLICE_X21Y152        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     4.623 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__8/O
                         net (fo=8, routed)           0.716     5.339    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/int_targetMem_reg[4][0]
    RAMB18_X3Y68         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0/WEBWE[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.683     5.850    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ap_clk
    RAMB18_X3Y68         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.098     5.948                     
                         clock uncertainty           -0.130     5.818                     
    RAMB18_X3Y68         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[1])
                                                     -0.434     5.384    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          5.384                     
                         arrival time                          -5.339                     
  -------------------------------------------------------------------
                         slack                                  0.045                     

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.110ns (29.647%)  route 2.634ns (70.353%))
  Logic Levels:           11  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 5.724 - 4.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.616ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.558ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.780     1.987    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X13Y158        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.083 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108_reg[2]/Q
                         net (fo=5, routed)           0.350     2.433    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp1290_reg_87108[2]
    SLICE_X10Y159        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     2.611 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.157     2.768    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y160        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.831 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_LOPT_REMAP_2/O
                         net (fo=3, routed)           0.108     2.939    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_54_n_3
    SLICE_X12Y162        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     2.978 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_40/O
                         net (fo=6, routed)           0.453     3.431    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp2591_cast_fu_72177_p1[3]
    SLICE_X15Y164        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.531 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP/O
                         net (fo=1, routed)           0.048     3.579    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/xlnx_opt_accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y164        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     3.618 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.101     3.719    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_41_n_3
    SLICE_X15Y165        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     3.819 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37/O
                         net (fo=2, routed)           0.404     4.223    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_37_n_3
    SLICE_X13Y168        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.286 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36/O
                         net (fo=2, routed)           0.171     4.457    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[7]_i_36_n_3
    SLICE_X13Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.521 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20/O
                         net (fo=3, routed)           0.165     4.686    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_20_n_3
    SLICE_X13Y171        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.725 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17/O
                         net (fo=15, routed)          0.389     5.114    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_17_n_3
    SLICE_X9Y165         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     5.177 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8/O
                         net (fo=1, routed)           0.258     5.435    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484[15]_i_8_n_3
    SLICE_X12Y165        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.266     5.701 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.030     5.731    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_20_V_fu_72229_p2[13]
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.557     5.724    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X12Y165        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[13]/C
                         clock pessimism              0.156     5.880                     
                         clock uncertainty           -0.130     5.750                     
    SLICE_X12Y165        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     5.777    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/accu_V_20_i_fu_484_reg[13]
  -------------------------------------------------------------------
                         required time                          5.777                     
                         arrival time                          -5.731                     
  -------------------------------------------------------------------
                         slack                                  0.046                     

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.503ns (14.842%)  route 2.886ns (85.158%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 5.850 - 4.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.616ns, distribution 1.124ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.558ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.740     1.947    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X14Y72         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y72         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.042 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[13]/Q
                         net (fo=4, routed)           0.731     2.773    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/targetLayer[13]
    SLICE_X18Y83         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     2.836 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_19_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.436     3.272    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_19_n_3
    SLICE_X21Y101        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.387 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.310     3.697    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_15_n_3
    SLICE_X22Y107        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.811 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_13/O
                         net (fo=32, routed)          0.696     4.507    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_13_n_3
    SLICE_X21Y152        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     4.623 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_i_1__8/O
                         net (fo=8, routed)           0.713     5.336    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/int_targetMem_reg[4][0]
    RAMB18_X3Y68         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0/WEBWE[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.683     5.850    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ap_clk
    RAMB18_X3Y68         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.098     5.948                     
                         clock uncertainty           -0.130     5.818                     
    RAMB18_X3Y68         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.434     5.384    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/weights2_m_weights_V_20_U/lfcw1a2_BBox_weigbTr_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          5.384                     
                         arrival time                          -5.336                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_phi_reg_pp0_iter2_act_m_val_V_reg_1882_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp_5874_reg_79698_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.181ns (4.853%)  route 3.549ns (95.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 5.729 - 4.000 ) 
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.616ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.558ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.739     1.946    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X13Y42         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_phi_reg_pp0_iter2_act_m_val_V_reg_1882_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.042 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_phi_reg_pp0_iter2_act_m_val_V_reg_1882_reg[23]/Q
                         net (fo=32, routed)          3.079     5.121    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_phi_reg_pp0_iter2_act_m_val_V_reg_1882_reg_n_3_[23]
    SLICE_X13Y177        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.085     5.206 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp_5874_reg_79698[2]_i_1/O
                         net (fo=2, routed)           0.470     5.676    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp_5874_reg_79698[2]_i_1_n_3
    SLICE_X12Y177        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp_5874_reg_79698_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.562     5.729    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X12Y177        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp_5874_reg_79698_reg[1]/C
                         clock pessimism              0.098     5.827                     
                         clock uncertainty           -0.130     5.697                     
    SLICE_X12Y177        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     5.724    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_U0/tmp_5874_reg_79698_reg[1]
  -------------------------------------------------------------------
                         required time                          5.724                     
                         arrival time                          -5.676                     
  -------------------------------------------------------------------
                         slack                                  0.048                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/fifo_rreq/q_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/start_addr_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.070ns (35.176%)  route 0.129ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.512ns (routing 0.558ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.616ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.512     1.679    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X4Y26          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/fifo_rreq/q_reg[45]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y26          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.749 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/fifo_rreq/q_reg[45]/Q
                         net (fo=1, routed)           0.129     1.878    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/q[45]
    SLICE_X5Y25          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/start_addr_reg[48]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.762     1.969    boundary       BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/ap_clk
    SLICE_X5Y25          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/start_addr_reg[48]/C
                         clock pessimism             -0.157     1.812                     
    SLICE_X5Y25          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.867    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/start_addr_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.878                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1168]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.070ns (26.217%)  route 0.197ns (73.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.499ns (routing 0.558ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.616ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.499     1.666    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y34          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1168]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y34          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.736 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1168]/Q
                         net (fo=1, routed)           0.197     1.933    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIB0
    SLICE_X1Y32          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.790     1.997    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X1Y32          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
                         clock pessimism             -0.157     1.840                     
    SLICE_X1Y32          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.922    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -1.922                     
                         arrival time                           1.933                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.072ns (27.481%)  route 0.190ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.690ns (routing 0.558ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.616ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.690     1.857    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y69         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y69         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.929 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=19, routed)          0.190     2.119    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH4
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/WADR4
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.966     2.173    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X48Y69         RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.161     2.012                     
    SLICE_X48Y69         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.108    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.108                     
                         arrival time                           2.119                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         4.000       0.997      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         4.000       0.997      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y2    BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         4.000       2.261      RAMB36_X0Y2    BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X1Y5    BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/memInStrm_V_V_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X1Y6    BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/memInStrm_V_V_U/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X4Y1    BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         4.000       2.261      RAMB36_X4Y1    BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261      RAMB36_X3Y0    BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X20Y148  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs0_m_threshold_8_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X20Y148  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs0_m_threshold_8_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X20Y148  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs0_m_threshold_8_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X20Y148  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs0_m_threshold_8_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_6_6/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         2.000       0.498      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X24Y154  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs2_m_threshold_16_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X24Y154  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs2_m_threshold_16_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X24Y154  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs2_m_threshold_16_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         2.000       1.427      SLICE_X24Y154  BLACKBOX_WRAPPER/BBJ_U96_LFCW1A2_0/inst/threshs2_m_threshold_16_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 5.858 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.558ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.691     5.858    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.098     5.956                     
                         clock uncertainty           -0.130     5.826                     
    SLICE_X46Y70         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     5.754    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.754                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.242                     

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 5.858 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.558ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.691     5.858    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.098     5.956                     
                         clock uncertainty           -0.130     5.826                     
    SLICE_X46Y70         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     5.754    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.754                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.242                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.247ns (9.833%)  route 2.265ns (90.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 5.862 - 4.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.616ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.558ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y129         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y129         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.099 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.140     2.239    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y127         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.387 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.125     4.512    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y70         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS8_X0Y0             PS8                          0.000     4.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     4.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       1.695     5.862    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y70         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.098     5.960                     
                         clock uncertainty           -0.130     5.830                     
    SLICE_X46Y70         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     5.758    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.758                     
                         arrival time                          -4.512                     
  -------------------------------------------------------------------
                         slack                                  1.246                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.053ns (28.495%)  route 0.133ns (71.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.859ns (routing 0.316ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.859     0.970    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y101         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y101         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.038    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y101         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.052 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.156    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y101         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y101         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.098     1.029                     
    SLICE_X1Y101         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.009    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.009                     
                         arrival time                           1.156                     
  -------------------------------------------------------------------
                         slack                                  0.147                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y62          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.997     1.135    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y62          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.098     1.037                     
    SLICE_X1Y62          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.017    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.017                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y62          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.997     1.135    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y62          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.098     1.037                     
    SLICE_X1Y62          FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.017    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.017                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y62          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.997     1.135    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y62          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.098     1.037                     
    SLICE_X1Y62          FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020     1.017    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y62          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.997     1.135    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y62          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.098     1.037                     
    SLICE_X1Y62          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.017    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y62          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.997     1.135    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y62          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.098     1.037                     
    SLICE_X1Y62          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.017    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.017                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.356ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y62          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.997     1.135    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y62          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.098     1.037                     
    SLICE_X1Y62          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.017    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.017                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.356ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y60          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.993     1.131    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y60          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.098     1.033                     
    SLICE_X2Y60          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.013    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.013                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.171                     

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.356ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y60          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.993     1.131    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y60          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.098     1.033                     
    SLICE_X2Y60          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.013    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.013                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.171                     

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.356ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y62          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y62          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.039    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y62          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.062 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.122     1.184    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y60          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45853, routed)       0.993     1.131    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y60          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.098     1.033                     
    SLICE_X2Y60          FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     1.013    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.171                     





