$date
	Fri Dec 19 16:49:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_overlapping_tb $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ rst $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var reg 1 ! detected $end
$var reg 3 ) next [2:0] $end
$var reg 3 * state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
b0 )
0$
0#
0"
0!
$end
#5
b0 *
1"
#10
b1 )
0"
1#
#15
b1 *
1"
#20
b10 )
0"
0#
#25
b0 )
b10 *
1"
#30
b11 )
0"
1#
#35
b1 )
1!
b11 *
1"
#40
0"
#45
0!
b1 *
1"
#50
b10 )
0"
0#
#55
b0 )
b10 *
1"
#60
b11 )
0"
1#
#65
1!
b1 )
b11 *
1"
#70
0"
#75
0!
b1 *
1"
#80
b10 )
0"
0#
#85
b0 )
b10 *
1"
#90
0"
#95
b0 *
1"
#100
b1 )
0"
1#
#105
b1 *
1"
#110
0"
#115
1"
#120
b10 )
0"
0#
#125
b0 )
b10 *
1"
#130
0"
#135
b0 *
1"
#140
0"
