============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:35:58 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4940 ps) Late External Delay Assertion at pin sort_valid
          Group: in2out
     Startpoint: (R) end_sorting
          Clock: (R) clk
       Endpoint: (R) sort_valid
          Clock: (R) clk

                        Capture       Launch     
           Path Delay:+    9000            -     
           Drv Adjust:+       0           10     
          Src Latency:+       0            0     
          Net Latency:+       0 (I)        0 (I) 
        Capture Clock:+       0                  
              Arrival:=    9000           10     
                                                 
         Output Delay:-    2000                  
          Uncertainty:-      50                  
        Required Time:=    6950                  
         Launch Clock:-      10                  
          Input Delay:-    2000                  
            Data Path:-       0                  
                Slack:=    4940                  

Exceptions/Constraints:
  max_delay                9000            proj.sdc_line_18       
  input_delay              2000            proj.sdc_line_15_42_1  
  output_delay             2000            proj.sdc_line_17_329_1 

#-------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Trans Delay Arrival 
#                                                      (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------
  end_sorting    -       -     R     (arrival)      1    45     0    2010 
  sort_valid     -       -     R     (port)         -     -     0    2010 
#-------------------------------------------------------------------------

