/*
 *
 * This file is part of Kopycat emulator software.
 *
 * Copyright (C) 2023 INFORION, LLC
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * Non-free licenses may also be purchased from INFORION, LLC,
 * for users who do not want their programs protected by the GPL.
 * Contact us for details kopycat@inforion.ru
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
 *
 */
package ru.inforion.lab403.kopycat.modules.stm32f042

import ru.inforion.lab403.common.logging.ALL
import ru.inforion.lab403.common.logging.FINE
import ru.inforion.lab403.common.logging.LogLevel
import ru.inforion.lab403.common.logging.logger
import ru.inforion.lab403.kopycat.cores.base.common.Module
import ru.inforion.lab403.kopycat.cores.base.common.ModulePorts
import ru.inforion.lab403.kopycat.cores.base.enums.Datatype

@Suppress("PrivatePropertyName", "PropertyName", "SpellCheckingInspection")
class EXTI(parent: Module, name: String) : Module(parent, name) {
    companion object {
        @Transient private val log = logger(ALL)

        private enum class RegisterType(val offset: ULong) {
            EXTI_IMR    (0x00u),
            EXTI_EMR    (0x04u),
            EXTI_RTSR   (0x08u),
            EXTI_FTSR   (0x0Cu),
            EXTI_SWIER  (0x10u),
            EXTI_PR     (0x14u)
        }
    }

    inner class Ports : ModulePorts(this) {
        val mem = Port("mem")
    }

    override val ports = Ports()

    private open inner class RegisterBase(
            register: RegisterType,
            default: ULong = 0x0000_0000u,
            writable: Boolean = true,
            readable: Boolean = true,
            level: LogLevel = FINE
    ) : Register(ports.mem, register.offset, Datatype.DWORD, register.name, default, writable, readable, level)

    init {
        RegisterType.values().forEach {
            if (it == RegisterType.EXTI_IMR)
                RegisterBase(it, default = 0x7FF4_0000u)
            else
                RegisterBase(it)
        }
    }

}