`timescale 1ns/1ps

module uart_test_top;
    reg [23:0] counter;
    reg send;
    wire busy;
    
    reg clk;
    reg rst = 1;
    wire tx;

    uart_tx32 tx32 (
        .clk(clk),
        .rst(rst),
        .start(send),
        .tx(tx),
        .busy(busy)
    );

    initial begin
        clk = 0;
        #10 rst = 0;
        
        
        #20 send = 1;
        
        forever #10 clk = ~clk; // 50 MHz clock

        #10000 $finish;
    end

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            counter <= 0;
            send <= 0;
        end else begin
            counter <= counter + 1;
            if (counter == 24'hFFFFFF) begin
                send <= 1;
            end else begin
                send <= 0;
            end
        end
    end

endmodule
