{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "dual-rail_logic"}, {"score": 0.004637490541049769, "phrase": "dpa"}, {"score": 0.004143196873246147, "phrase": "first_order_model"}, {"score": 0.003916098498242888, "phrase": "switching_current"}, {"score": 0.003701401653850141, "phrase": "cmos_cell"}, {"score": 0.0022273034991008326, "phrase": "formal_identification"}, {"score": 0.0021049977753042253, "phrase": "design_range"}], "paper_keywords": [""], "paper_abstract": "Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA of dual-rail logic is carried out. The result of this investigation, performed on 130nm process, is a formal identification of the design range in which dual-rail logic can be considered as robust.", "paper_title": "Formal evaluation of the robustness of dual-rail logic against DPA attacks", "paper_id": "WOS:000241464600062"}