   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO004.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO004_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO004_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO004_Init:
  26              	.LFB112:
  27              		.file 1 "../Dave/Generated/src/IO004/IO004.c"
   1:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO004/IO004.c **** **  DAVE App Name : IO004       App Version: 1.0.22               
   3:../Dave/Generated/src/IO004/IO004.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO004/IO004.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO004/IO004.c **** 
   7:../Dave/Generated/src/IO004/IO004.c **** 
   8:../Dave/Generated/src/IO004/IO004.c **** /*CODE_BLOCK_BEGIN[IO004.c]*/
   9:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  10:../Dave/Generated/src/IO004/IO004.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/IO004/IO004.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  13:../Dave/Generated/src/IO004/IO004.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/IO004/IO004.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  16:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/IO004/IO004.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/IO004/IO004.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/IO004/IO004.c ****  may be used to endorse or promote products derived from this software without**
  23:../Dave/Generated/src/IO004/IO004.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  25:../Dave/Generated/src/IO004/IO004.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/IO004/IO004.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/IO004/IO004.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/IO004/IO004.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/IO004/IO004.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/IO004/IO004.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/IO004/IO004.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/IO004/IO004.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/IO004/IO004.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/IO004/IO004.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/IO004/IO004.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  37:../Dave/Generated/src/IO004/IO004.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/IO004/IO004.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/IO004/IO004.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  41:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  42:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  43:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  44:../Dave/Generated/src/IO004/IO004.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  45:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  46:../Dave/Generated/src/IO004/IO004.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  48:../Dave/Generated/src/IO004/IO004.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  50:../Dave/Generated/src/IO004/IO004.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  51:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  52:../Dave/Generated/src/IO004/IO004.c **** ** MODIFICATION DATE : Mar 16, 2013                                           **
  53:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  54:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  55:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  56:../Dave/Generated/src/IO004/IO004.c **** **                      Author(s) Identity                                    **
  57:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  58:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  59:../Dave/Generated/src/IO004/IO004.c **** ** Initials     Name                                                          **
  60:../Dave/Generated/src/IO004/IO004.c **** ** ---------------------------------------------------------------------------**
  61:../Dave/Generated/src/IO004/IO004.c **** ** PAE        App Developer                                                   **
  62:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  63:../Dave/Generated/src/IO004/IO004.c **** /**
  64:../Dave/Generated/src/IO004/IO004.c ****  * @file   IO004.c
  65:../Dave/Generated/src/IO004/IO004.c ****  *
  66:../Dave/Generated/src/IO004/IO004.c ****  * @brief  IO_Digital _IO004 App
  67:../Dave/Generated/src/IO004/IO004.c ****  *
  68:../Dave/Generated/src/IO004/IO004.c ****  * This app can be used to configure a IO Pin when the output shall be 
  69:../Dave/Generated/src/IO004/IO004.c ****  * controlled by software or when it required  just as a input I/O.IO002 App can 
  70:../Dave/Generated/src/IO004/IO004.c ****  * be used in any case except when the output shall be controlled by software.			
  71:../Dave/Generated/src/IO004/IO004.c ****  *
  72:../Dave/Generated/src/IO004/IO004.c ****  *	Note: 
  73:../Dave/Generated/src/IO004/IO004.c ****  *	The App GUI configures the Port Pin as GPIO in input mode by default.
  74:../Dave/Generated/src/IO004/IO004.c ****  */
  75:../Dave/Generated/src/IO004/IO004.c **** /* Revision History 
  76:../Dave/Generated/src/IO004/IO004.c ****  *
  77:../Dave/Generated/src/IO004/IO004.c ****  * 01 Jan 2013  v1.0.12  Disabled Pad Class & Pad driver configuration for 
  78:../Dave/Generated/src/IO004/IO004.c ****  *                       XMC1000.
  79:../Dave/Generated/src/IO004/IO004.c ****  * 16 Mar 2013  v1.0.14  Modified OMR register configuration (Direct assignment 
  80:../Dave/Generated/src/IO004/IO004.c ****  *                       without reading) to upgrade performance.
  81:../Dave/Generated/src/IO004/IO004.c ****  *
  82:../Dave/Generated/src/IO004/IO004.c ****  */
  83:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO004/IO004.c ****  ** INCLUDE FILES                                                             **
  85:../Dave/Generated/src/IO004/IO004.c ****  ******************************************************************************/
  86:../Dave/Generated/src/IO004/IO004.c **** 
  87:../Dave/Generated/src/IO004/IO004.c **** /** Inclusion of header file */
  88:../Dave/Generated/src/IO004/IO004.c **** #include <DAVE3.h>
  89:../Dave/Generated/src/IO004/IO004.c **** 
  90:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  91:../Dave/Generated/src/IO004/IO004.c **** **                      Private Macro Definitions                             **
  92:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  93:../Dave/Generated/src/IO004/IO004.c **** 
  94:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  95:../Dave/Generated/src/IO004/IO004.c **** **                      Private Type Definitions                              **
  96:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  97:../Dave/Generated/src/IO004/IO004.c **** 
  98:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  99:../Dave/Generated/src/IO004/IO004.c **** **                 Private Function Declarations:
 100:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 101:../Dave/Generated/src/IO004/IO004.c **** 
 102:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 103:../Dave/Generated/src/IO004/IO004.c **** **                      Global Constant Definitions                           **
 104:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 105:../Dave/Generated/src/IO004/IO004.c **** 
 106:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO004/IO004.c **** **                      Global Variable Definitions                           **
 108:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO004/IO004.c **** 
 110:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO004/IO004.c **** **                      Private Constant Definitions                          **
 112:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO004/IO004.c **** 
 114:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 115:../Dave/Generated/src/IO004/IO004.c **** **                 Function like macro definitions                            **
 116:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 117:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 118:../Dave/Generated/src/IO004/IO004.c **** **                      Private Function Definitions                          **
 119:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 120:../Dave/Generated/src/IO004/IO004.c **** 
 121:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 122:../Dave/Generated/src/IO004/IO004.c **** **                      Public Function Definitions                           **
 123:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 124:../Dave/Generated/src/IO004/IO004.c **** /** @ingroup IO004_Func
 125:../Dave/Generated/src/IO004/IO004.c ****  * @{
 126:../Dave/Generated/src/IO004/IO004.c ****  */
 127:../Dave/Generated/src/IO004/IO004.c **** 
 128:../Dave/Generated/src/IO004/IO004.c **** void IO004_Init(void)
 129:../Dave/Generated/src/IO004/IO004.c **** {
  28              		.loc 1 129 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/IO004/IO004.c ****    /* <<<DD_IO004_API_1>>> */
 131:../Dave/Generated/src/IO004/IO004.c **** 
 132:../Dave/Generated/src/IO004/IO004.c **** 	   
 133:../Dave/Generated/src/IO004/IO004.c **** 
 134:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 8 based on User configuration */
 135:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->OMR = 0U<< 8;
  40              		.loc 1 135 0
  41 0004 40F20003 		movw	r3, #:lower16:IO004_Handle1
  42 0008 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  43 000c 5B68     		ldr	r3, [r3, #4]
  44 000e 4FF00002 		mov	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
 136:../Dave/Generated/src/IO004/IO004.c ****   
 137:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT2_PDR1_PD8_Msk));
  46              		.loc 1 137 0
  47 0014 40F20003 		movw	r3, #:lower16:IO004_Handle1
  48 0018 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  49 001c 5A68     		ldr	r2, [r3, #4]
  50 001e 40F20003 		movw	r3, #:lower16:IO004_Handle1
  51 0022 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  52 0026 5B68     		ldr	r3, [r3, #4]
  53 0028 5B6C     		ldr	r3, [r3, #68]
  54 002a 23F00703 		bic	r3, r3, #7
  55 002e 5364     		str	r3, [r2, #68]
 138:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT2_PDR1_PD8_Pos) & \
  56              		.loc 1 138 0
  57 0030 40F20003 		movw	r3, #:lower16:IO004_Handle1
  58 0034 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  59 0038 5A68     		ldr	r2, [r3, #4]
  60 003a 40F20003 		movw	r3, #:lower16:IO004_Handle1
  61 003e C0F20003 		movt	r3, #:upper16:IO004_Handle1
  62 0042 5B68     		ldr	r3, [r3, #4]
  63 0044 5B6C     		ldr	r3, [r3, #68]
  64 0046 43F00403 		orr	r3, r3, #4
  65 004a 5364     		str	r3, [r2, #68]
 139:../Dave/Generated/src/IO004/IO004.c ****                                      PORT2_PDR1_PD8_Msk);
 140:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->IOCR8 |= (0U << 3);   
  66              		.loc 1 140 0
  67 004c 40F20003 		movw	r3, #:lower16:IO004_Handle1
  68 0050 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  69 0054 5A68     		ldr	r2, [r3, #4]
  70 0056 40F20003 		movw	r3, #:lower16:IO004_Handle1
  71 005a C0F20003 		movt	r3, #:upper16:IO004_Handle1
  72 005e 5B68     		ldr	r3, [r3, #4]
  73 0060 9B69     		ldr	r3, [r3, #24]
  74 0062 9361     		str	r3, [r2, #24]
 141:../Dave/Generated/src/IO004/IO004.c **** 
 142:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 5 based on User configuration */
 143:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->OMR = 0U<< 5;
  75              		.loc 1 143 0
  76 0064 40F20003 		movw	r3, #:lower16:IO004_Handle2
  77 0068 C0F20003 		movt	r3, #:upper16:IO004_Handle2
  78 006c 5B68     		ldr	r3, [r3, #4]
  79 006e 4FF00002 		mov	r2, #0
  80 0072 5A60     		str	r2, [r3, #4]
 144:../Dave/Generated/src/IO004/IO004.c ****   
 145:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD5_Msk));
  81              		.loc 1 145 0
  82 0074 40F20003 		movw	r3, #:lower16:IO004_Handle2
  83 0078 C0F20003 		movt	r3, #:upper16:IO004_Handle2
  84 007c 5A68     		ldr	r2, [r3, #4]
  85 007e 40F20003 		movw	r3, #:lower16:IO004_Handle2
  86 0082 C0F20003 		movt	r3, #:upper16:IO004_Handle2
  87 0086 5B68     		ldr	r3, [r3, #4]
  88 0088 1B6C     		ldr	r3, [r3, #64]
  89 008a 23F4E003 		bic	r3, r3, #7340032
  90 008e 1364     		str	r3, [r2, #64]
 146:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD5_Pos) & \
  91              		.loc 1 146 0
  92 0090 40F20003 		movw	r3, #:lower16:IO004_Handle2
  93 0094 C0F20003 		movt	r3, #:upper16:IO004_Handle2
  94 0098 5A68     		ldr	r2, [r3, #4]
  95 009a 40F20003 		movw	r3, #:lower16:IO004_Handle2
  96 009e C0F20003 		movt	r3, #:upper16:IO004_Handle2
  97 00a2 5B68     		ldr	r3, [r3, #4]
  98 00a4 1B6C     		ldr	r3, [r3, #64]
  99 00a6 43F48003 		orr	r3, r3, #4194304
 100 00aa 1364     		str	r3, [r2, #64]
 147:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD5_Msk);
 148:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->IOCR4 |= (0U << 11);   
 101              		.loc 1 148 0
 102 00ac 40F20003 		movw	r3, #:lower16:IO004_Handle2
 103 00b0 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 104 00b4 5A68     		ldr	r2, [r3, #4]
 105 00b6 40F20003 		movw	r3, #:lower16:IO004_Handle2
 106 00ba C0F20003 		movt	r3, #:upper16:IO004_Handle2
 107 00be 5B68     		ldr	r3, [r3, #4]
 108 00c0 5B69     		ldr	r3, [r3, #20]
 109 00c2 5361     		str	r3, [r2, #20]
 149:../Dave/Generated/src/IO004/IO004.c **** 
 150:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 4 based on User configuration */
 151:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->OMR = 0U<< 4;
 110              		.loc 1 151 0
 111 00c4 40F20003 		movw	r3, #:lower16:IO004_Handle4
 112 00c8 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 113 00cc 5B68     		ldr	r3, [r3, #4]
 114 00ce 4FF00002 		mov	r2, #0
 115 00d2 5A60     		str	r2, [r3, #4]
 152:../Dave/Generated/src/IO004/IO004.c ****   
 153:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD4_Msk));
 116              		.loc 1 153 0
 117 00d4 40F20003 		movw	r3, #:lower16:IO004_Handle4
 118 00d8 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 119 00dc 5A68     		ldr	r2, [r3, #4]
 120 00de 40F20003 		movw	r3, #:lower16:IO004_Handle4
 121 00e2 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 122 00e6 5B68     		ldr	r3, [r3, #4]
 123 00e8 1B6C     		ldr	r3, [r3, #64]
 124 00ea 23F4E023 		bic	r3, r3, #458752
 125 00ee 1364     		str	r3, [r2, #64]
 154:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD4_Pos) & \
 126              		.loc 1 154 0
 127 00f0 40F20003 		movw	r3, #:lower16:IO004_Handle4
 128 00f4 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 129 00f8 5A68     		ldr	r2, [r3, #4]
 130 00fa 40F20003 		movw	r3, #:lower16:IO004_Handle4
 131 00fe C0F20003 		movt	r3, #:upper16:IO004_Handle4
 132 0102 5B68     		ldr	r3, [r3, #4]
 133 0104 1B6C     		ldr	r3, [r3, #64]
 134 0106 43F48023 		orr	r3, r3, #262144
 135 010a 1364     		str	r3, [r2, #64]
 155:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD4_Msk);
 156:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->IOCR4 |= (0U << 3);   
 136              		.loc 1 156 0
 137 010c 40F20003 		movw	r3, #:lower16:IO004_Handle4
 138 0110 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 139 0114 5A68     		ldr	r2, [r3, #4]
 140 0116 40F20003 		movw	r3, #:lower16:IO004_Handle4
 141 011a C0F20003 		movt	r3, #:upper16:IO004_Handle4
 142 011e 5B68     		ldr	r3, [r3, #4]
 143 0120 5B69     		ldr	r3, [r3, #20]
 144 0122 5361     		str	r3, [r2, #20]
 157:../Dave/Generated/src/IO004/IO004.c **** 
 158:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 3 based on User configuration */
 159:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->OMR = 0U<< 3;
 145              		.loc 1 159 0
 146 0124 40F20003 		movw	r3, #:lower16:IO004_Handle5
 147 0128 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 148 012c 5B68     		ldr	r3, [r3, #4]
 149 012e 4FF00002 		mov	r2, #0
 150 0132 5A60     		str	r2, [r3, #4]
 160:../Dave/Generated/src/IO004/IO004.c ****   
 161:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD3_Msk));
 151              		.loc 1 161 0
 152 0134 40F20003 		movw	r3, #:lower16:IO004_Handle5
 153 0138 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 154 013c 5A68     		ldr	r2, [r3, #4]
 155 013e 40F20003 		movw	r3, #:lower16:IO004_Handle5
 156 0142 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 157 0146 5B68     		ldr	r3, [r3, #4]
 158 0148 1B6C     		ldr	r3, [r3, #64]
 159 014a 23F4E043 		bic	r3, r3, #28672
 160 014e 1364     		str	r3, [r2, #64]
 162:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD3_Pos) & \
 161              		.loc 1 162 0
 162 0150 40F20003 		movw	r3, #:lower16:IO004_Handle5
 163 0154 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 164 0158 5A68     		ldr	r2, [r3, #4]
 165 015a 40F20003 		movw	r3, #:lower16:IO004_Handle5
 166 015e C0F20003 		movt	r3, #:upper16:IO004_Handle5
 167 0162 5B68     		ldr	r3, [r3, #4]
 168 0164 1B6C     		ldr	r3, [r3, #64]
 169 0166 43F48043 		orr	r3, r3, #16384
 170 016a 1364     		str	r3, [r2, #64]
 163:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD3_Msk);
 164:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->IOCR0 |= (3U << 27);   
 171              		.loc 1 164 0
 172 016c 40F20003 		movw	r3, #:lower16:IO004_Handle5
 173 0170 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 174 0174 5A68     		ldr	r2, [r3, #4]
 175 0176 40F20003 		movw	r3, #:lower16:IO004_Handle5
 176 017a C0F20003 		movt	r3, #:upper16:IO004_Handle5
 177 017e 5B68     		ldr	r3, [r3, #4]
 178 0180 1B69     		ldr	r3, [r3, #16]
 179 0182 43F0C053 		orr	r3, r3, #402653184
 180 0186 1361     		str	r3, [r2, #16]
 165:../Dave/Generated/src/IO004/IO004.c **** 
 166:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 2 based on User configuration */
 167:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->OMR = 0U<< 2;
 181              		.loc 1 167 0
 182 0188 40F20003 		movw	r3, #:lower16:IO004_Handle6
 183 018c C0F20003 		movt	r3, #:upper16:IO004_Handle6
 184 0190 5B68     		ldr	r3, [r3, #4]
 185 0192 4FF00002 		mov	r2, #0
 186 0196 5A60     		str	r2, [r3, #4]
 168:../Dave/Generated/src/IO004/IO004.c ****   
 169:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 187              		.loc 1 169 0
 188 0198 40F20003 		movw	r3, #:lower16:IO004_Handle6
 189 019c C0F20003 		movt	r3, #:upper16:IO004_Handle6
 190 01a0 5A68     		ldr	r2, [r3, #4]
 191 01a2 40F20003 		movw	r3, #:lower16:IO004_Handle6
 192 01a6 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 193 01aa 5B68     		ldr	r3, [r3, #4]
 194 01ac 1B6C     		ldr	r3, [r3, #64]
 195 01ae 23F4E063 		bic	r3, r3, #1792
 196 01b2 1364     		str	r3, [r2, #64]
 170:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD2_Pos) & \
 197              		.loc 1 170 0
 198 01b4 40F20003 		movw	r3, #:lower16:IO004_Handle6
 199 01b8 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 200 01bc 5A68     		ldr	r2, [r3, #4]
 201 01be 40F20003 		movw	r3, #:lower16:IO004_Handle6
 202 01c2 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 203 01c6 5B68     		ldr	r3, [r3, #4]
 204 01c8 1B6C     		ldr	r3, [r3, #64]
 205 01ca 43F48063 		orr	r3, r3, #1024
 206 01ce 1364     		str	r3, [r2, #64]
 171:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD2_Msk);
 172:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->IOCR0 |= (0U << 19);   
 207              		.loc 1 172 0
 208 01d0 40F20003 		movw	r3, #:lower16:IO004_Handle6
 209 01d4 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 210 01d8 5A68     		ldr	r2, [r3, #4]
 211 01da 40F20003 		movw	r3, #:lower16:IO004_Handle6
 212 01de C0F20003 		movt	r3, #:upper16:IO004_Handle6
 213 01e2 5B68     		ldr	r3, [r3, #4]
 214 01e4 1B69     		ldr	r3, [r3, #16]
 215 01e6 1361     		str	r3, [r2, #16]
 173:../Dave/Generated/src/IO004/IO004.c **** 
 174:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 14 based on User configuration */
 175:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->OMR = 0U<< 14;
 216              		.loc 1 175 0
 217 01e8 40F20003 		movw	r3, #:lower16:IO004_Handle7
 218 01ec C0F20003 		movt	r3, #:upper16:IO004_Handle7
 219 01f0 5B68     		ldr	r3, [r3, #4]
 220 01f2 4FF00002 		mov	r2, #0
 221 01f6 5A60     		str	r2, [r3, #4]
 176:../Dave/Generated/src/IO004/IO004.c ****   
 177:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD14_Msk));
 222              		.loc 1 177 0
 223 01f8 40F20003 		movw	r3, #:lower16:IO004_Handle7
 224 01fc C0F20003 		movt	r3, #:upper16:IO004_Handle7
 225 0200 5A68     		ldr	r2, [r3, #4]
 226 0202 40F20003 		movw	r3, #:lower16:IO004_Handle7
 227 0206 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 228 020a 5B68     		ldr	r3, [r3, #4]
 229 020c 5B6C     		ldr	r3, [r3, #68]
 230 020e 23F0E063 		bic	r3, r3, #117440512
 231 0212 5364     		str	r3, [r2, #68]
 178:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD14_Pos) & \
 232              		.loc 1 178 0
 233 0214 40F20003 		movw	r3, #:lower16:IO004_Handle7
 234 0218 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 235 021c 5A68     		ldr	r2, [r3, #4]
 236 021e 40F20003 		movw	r3, #:lower16:IO004_Handle7
 237 0222 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 238 0226 5B68     		ldr	r3, [r3, #4]
 239 0228 5B6C     		ldr	r3, [r3, #68]
 240 022a 43F08063 		orr	r3, r3, #67108864
 241 022e 5364     		str	r3, [r2, #68]
 179:../Dave/Generated/src/IO004/IO004.c ****                                      PORT1_PDR1_PD14_Msk);
 180:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle7.PortRegs->IOCR12 |= (0U << 19);
 242              		.loc 1 180 0
 243 0230 40F20003 		movw	r3, #:lower16:IO004_Handle7
 244 0234 C0F20003 		movt	r3, #:upper16:IO004_Handle7
 245 0238 5A68     		ldr	r2, [r3, #4]
 246 023a 40F20003 		movw	r3, #:lower16:IO004_Handle7
 247 023e C0F20003 		movt	r3, #:upper16:IO004_Handle7
 248 0242 5B68     		ldr	r3, [r3, #4]
 249 0244 DB69     		ldr	r3, [r3, #28]
 250 0246 D361     		str	r3, [r2, #28]
 181:../Dave/Generated/src/IO004/IO004.c **** }
 251              		.loc 1 181 0
 252 0248 BD46     		mov	sp, r7
 253 024a 80BC     		pop	{r7}
 254 024c 7047     		bx	lr
 255              		.cfi_endproc
 256              	.LFE112:
 258 024e 00BF     		.section	.text.IO004_DisableOutputDriver,"ax",%progbits
 259              		.align	2
 260              		.global	IO004_DisableOutputDriver
 261              		.thumb
 262              		.thumb_func
 264              	IO004_DisableOutputDriver:
 265              	.LFB113:
 182:../Dave/Generated/src/IO004/IO004.c **** 
 183:../Dave/Generated/src/IO004/IO004.c **** void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
 184:../Dave/Generated/src/IO004/IO004.c **** {
 266              		.loc 1 184 0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 16
 269              		@ frame_needed = 1, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 271 0000 80B4     		push	{r7}
 272              	.LCFI2:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 7, -4
 275 0002 85B0     		sub	sp, sp, #20
 276              	.LCFI3:
 277              		.cfi_def_cfa_offset 24
 278 0004 00AF     		add	r7, sp, #0
 279              	.LCFI4:
 280              		.cfi_def_cfa_register 7
 281 0006 7860     		str	r0, [r7, #4]
 282 0008 0B46     		mov	r3, r1
 283 000a FB70     		strb	r3, [r7, #3]
 185:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 284              		.loc 1 185 0
 285 000c 7B68     		ldr	r3, [r7, #4]
 286 000e 5B78     		ldrb	r3, [r3, #1]
 287 0010 FB73     		strb	r3, [r7, #15]
 186:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 187:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 288              		.loc 1 187 0
 289 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 290 0014 032B     		cmp	r3, #3
 291 0016 23D8     		bhi	.L3
 188:../Dave/Generated/src/IO004/IO004.c ****   {
 189:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 292              		.loc 1 189 0
 293 0018 7B68     		ldr	r3, [r7, #4]
 294 001a 5B68     		ldr	r3, [r3, #4]
 295 001c 7A68     		ldr	r2, [r7, #4]
 296 001e 5268     		ldr	r2, [r2, #4]
 297 0020 1169     		ldr	r1, [r2, #16]
 298 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 299 0024 4FEAC202 		lsl	r2, r2, #3
 300 0028 02F10302 		add	r2, r2, #3
 301 002c 4FF01F00 		mov	r0, #31
 302 0030 00FA02F2 		lsl	r2, r0, r2
 303 0034 6FEA0202 		mvn	r2, r2
 304 0038 0A40     		ands	r2, r2, r1
 305 003a 1A61     		str	r2, [r3, #16]
 190:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 306              		.loc 1 190 0
 307 003c 7B68     		ldr	r3, [r7, #4]
 308 003e 5B68     		ldr	r3, [r3, #4]
 309 0040 7A68     		ldr	r2, [r7, #4]
 310 0042 5268     		ldr	r2, [r2, #4]
 311 0044 1169     		ldr	r1, [r2, #16]
 312 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 313 0048 02F01F00 		and	r0, r2, #31
 314 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 315 004e 4FEAC202 		lsl	r2, r2, #3
 316 0052 02F10302 		add	r2, r2, #3
 317 0056 00FA02F2 		lsl	r2, r0, r2
 318 005a 0A43     		orrs	r2, r2, r1
 319 005c 1A61     		str	r2, [r3, #16]
 320 005e 88E0     		b	.L2
 321              	.L3:
 191:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 322              		.loc 1 191 0
 323 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 324 0062 032B     		cmp	r3, #3
 325 0064 2AD9     		bls	.L5
 326              		.loc 1 191 0 is_stmt 0 discriminator 1
 327 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 328 0068 072B     		cmp	r3, #7
 329 006a 27D8     		bhi	.L5
 192:../Dave/Generated/src/IO004/IO004.c ****   {
 193:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 330              		.loc 1 193 0 is_stmt 1
 331 006c FB7B     		ldrb	r3, [r7, #15]
 332 006e A3F10403 		sub	r3, r3, #4
 333 0072 FB73     		strb	r3, [r7, #15]
 194:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 334              		.loc 1 194 0
 335 0074 7B68     		ldr	r3, [r7, #4]
 336 0076 5B68     		ldr	r3, [r3, #4]
 337 0078 7A68     		ldr	r2, [r7, #4]
 338 007a 5268     		ldr	r2, [r2, #4]
 339 007c 5169     		ldr	r1, [r2, #20]
 340 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 341 0080 4FEAC202 		lsl	r2, r2, #3
 342 0084 02F10302 		add	r2, r2, #3
 343 0088 4FF01F00 		mov	r0, #31
 344 008c 00FA02F2 		lsl	r2, r0, r2
 345 0090 6FEA0202 		mvn	r2, r2
 346 0094 0A40     		ands	r2, r2, r1
 347 0096 5A61     		str	r2, [r3, #20]
 195:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 348              		.loc 1 195 0
 349 0098 7B68     		ldr	r3, [r7, #4]
 350 009a 5B68     		ldr	r3, [r3, #4]
 351 009c 7A68     		ldr	r2, [r7, #4]
 352 009e 5268     		ldr	r2, [r2, #4]
 353 00a0 5169     		ldr	r1, [r2, #20]
 354 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 355 00a4 02F01F00 		and	r0, r2, #31
 356 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 357 00aa 4FEAC202 		lsl	r2, r2, #3
 358 00ae 02F10302 		add	r2, r2, #3
 359 00b2 00FA02F2 		lsl	r2, r0, r2
 360 00b6 0A43     		orrs	r2, r2, r1
 361 00b8 5A61     		str	r2, [r3, #20]
 362 00ba 5AE0     		b	.L2
 363              	.L5:
 196:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 364              		.loc 1 196 0
 365 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 366 00be 072B     		cmp	r3, #7
 367 00c0 2AD9     		bls	.L6
 368              		.loc 1 196 0 is_stmt 0 discriminator 1
 369 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 370 00c4 0B2B     		cmp	r3, #11
 371 00c6 27D8     		bhi	.L6
 197:../Dave/Generated/src/IO004/IO004.c ****   {
 198:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 372              		.loc 1 198 0 is_stmt 1
 373 00c8 FB7B     		ldrb	r3, [r7, #15]
 374 00ca A3F10803 		sub	r3, r3, #8
 375 00ce FB73     		strb	r3, [r7, #15]
 199:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 376              		.loc 1 199 0
 377 00d0 7B68     		ldr	r3, [r7, #4]
 378 00d2 5B68     		ldr	r3, [r3, #4]
 379 00d4 7A68     		ldr	r2, [r7, #4]
 380 00d6 5268     		ldr	r2, [r2, #4]
 381 00d8 9169     		ldr	r1, [r2, #24]
 382 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 383 00dc 4FEAC202 		lsl	r2, r2, #3
 384 00e0 02F10302 		add	r2, r2, #3
 385 00e4 4FF01F00 		mov	r0, #31
 386 00e8 00FA02F2 		lsl	r2, r0, r2
 387 00ec 6FEA0202 		mvn	r2, r2
 388 00f0 0A40     		ands	r2, r2, r1
 389 00f2 9A61     		str	r2, [r3, #24]
 200:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 390              		.loc 1 200 0
 391 00f4 7B68     		ldr	r3, [r7, #4]
 392 00f6 5B68     		ldr	r3, [r3, #4]
 393 00f8 7A68     		ldr	r2, [r7, #4]
 394 00fa 5268     		ldr	r2, [r2, #4]
 395 00fc 9169     		ldr	r1, [r2, #24]
 396 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 397 0100 02F01F00 		and	r0, r2, #31
 398 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 399 0106 4FEAC202 		lsl	r2, r2, #3
 400 010a 02F10302 		add	r2, r2, #3
 401 010e 00FA02F2 		lsl	r2, r0, r2
 402 0112 0A43     		orrs	r2, r2, r1
 403 0114 9A61     		str	r2, [r3, #24]
 404 0116 2CE0     		b	.L2
 405              	.L6:
 201:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 406              		.loc 1 201 0
 407 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 408 011a 0B2B     		cmp	r3, #11
 409 011c 29D9     		bls	.L2
 410              		.loc 1 201 0 is_stmt 0 discriminator 1
 411 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 412 0120 0F2B     		cmp	r3, #15
 413 0122 26D8     		bhi	.L2
 202:../Dave/Generated/src/IO004/IO004.c ****   {
 203:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 414              		.loc 1 203 0 is_stmt 1
 415 0124 FB7B     		ldrb	r3, [r7, #15]
 416 0126 A3F10C03 		sub	r3, r3, #12
 417 012a FB73     		strb	r3, [r7, #15]
 204:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 418              		.loc 1 204 0
 419 012c 7B68     		ldr	r3, [r7, #4]
 420 012e 5B68     		ldr	r3, [r3, #4]
 421 0130 7A68     		ldr	r2, [r7, #4]
 422 0132 5268     		ldr	r2, [r2, #4]
 423 0134 D169     		ldr	r1, [r2, #28]
 424 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 425 0138 4FEAC202 		lsl	r2, r2, #3
 426 013c 02F10302 		add	r2, r2, #3
 427 0140 4FF01F00 		mov	r0, #31
 428 0144 00FA02F2 		lsl	r2, r0, r2
 429 0148 6FEA0202 		mvn	r2, r2
 430 014c 0A40     		ands	r2, r2, r1
 431 014e DA61     		str	r2, [r3, #28]
 205:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 432              		.loc 1 205 0
 433 0150 7B68     		ldr	r3, [r7, #4]
 434 0152 5B68     		ldr	r3, [r3, #4]
 435 0154 7A68     		ldr	r2, [r7, #4]
 436 0156 5268     		ldr	r2, [r2, #4]
 437 0158 D169     		ldr	r1, [r2, #28]
 438 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 439 015c 02F01F00 		and	r0, r2, #31
 440 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 441 0162 4FEAC202 		lsl	r2, r2, #3
 442 0166 02F10302 		add	r2, r2, #3
 443 016a 00FA02F2 		lsl	r2, r0, r2
 444 016e 0A43     		orrs	r2, r2, r1
 445 0170 DA61     		str	r2, [r3, #28]
 446              	.L2:
 206:../Dave/Generated/src/IO004/IO004.c ****   }
 207:../Dave/Generated/src/IO004/IO004.c ****   else
 208:../Dave/Generated/src/IO004/IO004.c ****   {
 209:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 210:../Dave/Generated/src/IO004/IO004.c ****   }
 211:../Dave/Generated/src/IO004/IO004.c **** 
 212:../Dave/Generated/src/IO004/IO004.c **** }
 447              		.loc 1 212 0
 448 0172 07F11407 		add	r7, r7, #20
 449 0176 BD46     		mov	sp, r7
 450 0178 80BC     		pop	{r7}
 451 017a 7047     		bx	lr
 452              		.cfi_endproc
 453              	.LFE113:
 455              		.section	.text.IO004_EnableOutputDriver,"ax",%progbits
 456              		.align	2
 457              		.global	IO004_EnableOutputDriver
 458              		.thumb
 459              		.thumb_func
 461              	IO004_EnableOutputDriver:
 462              	.LFB114:
 213:../Dave/Generated/src/IO004/IO004.c **** 
 214:../Dave/Generated/src/IO004/IO004.c **** void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
 215:../Dave/Generated/src/IO004/IO004.c **** {
 463              		.loc 1 215 0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 16
 466              		@ frame_needed = 1, uses_anonymous_args = 0
 467              		@ link register save eliminated.
 468 0000 80B4     		push	{r7}
 469              	.LCFI5:
 470              		.cfi_def_cfa_offset 4
 471              		.cfi_offset 7, -4
 472 0002 85B0     		sub	sp, sp, #20
 473              	.LCFI6:
 474              		.cfi_def_cfa_offset 24
 475 0004 00AF     		add	r7, sp, #0
 476              	.LCFI7:
 477              		.cfi_def_cfa_register 7
 478 0006 7860     		str	r0, [r7, #4]
 479 0008 0B46     		mov	r3, r1
 480 000a FB70     		strb	r3, [r7, #3]
 216:../Dave/Generated/src/IO004/IO004.c **** 
 217:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 481              		.loc 1 217 0
 482 000c 7B68     		ldr	r3, [r7, #4]
 483 000e 5B78     		ldrb	r3, [r3, #1]
 484 0010 FB73     		strb	r3, [r7, #15]
 218:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 219:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 485              		.loc 1 219 0
 486 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 487 0014 032B     		cmp	r3, #3
 488 0016 23D8     		bhi	.L8
 220:../Dave/Generated/src/IO004/IO004.c ****   {
 221:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 489              		.loc 1 221 0
 490 0018 7B68     		ldr	r3, [r7, #4]
 491 001a 5B68     		ldr	r3, [r3, #4]
 492 001c 7A68     		ldr	r2, [r7, #4]
 493 001e 5268     		ldr	r2, [r2, #4]
 494 0020 1169     		ldr	r1, [r2, #16]
 495 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 496 0024 4FEAC202 		lsl	r2, r2, #3
 497 0028 02F10302 		add	r2, r2, #3
 498 002c 4FF01F00 		mov	r0, #31
 499 0030 00FA02F2 		lsl	r2, r0, r2
 500 0034 6FEA0202 		mvn	r2, r2
 501 0038 0A40     		ands	r2, r2, r1
 502 003a 1A61     		str	r2, [r3, #16]
 222:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 503              		.loc 1 222 0
 504 003c 7B68     		ldr	r3, [r7, #4]
 505 003e 5B68     		ldr	r3, [r3, #4]
 506 0040 7A68     		ldr	r2, [r7, #4]
 507 0042 5268     		ldr	r2, [r2, #4]
 508 0044 1169     		ldr	r1, [r2, #16]
 509 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 510 0048 02F01F00 		and	r0, r2, #31
 511 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 512 004e 4FEAC202 		lsl	r2, r2, #3
 513 0052 02F10302 		add	r2, r2, #3
 514 0056 00FA02F2 		lsl	r2, r0, r2
 515 005a 0A43     		orrs	r2, r2, r1
 516 005c 1A61     		str	r2, [r3, #16]
 517 005e 88E0     		b	.L7
 518              	.L8:
 223:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 519              		.loc 1 223 0
 520 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 521 0062 032B     		cmp	r3, #3
 522 0064 2AD9     		bls	.L10
 523              		.loc 1 223 0 is_stmt 0 discriminator 1
 524 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 525 0068 072B     		cmp	r3, #7
 526 006a 27D8     		bhi	.L10
 224:../Dave/Generated/src/IO004/IO004.c ****   {
 225:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 527              		.loc 1 225 0 is_stmt 1
 528 006c FB7B     		ldrb	r3, [r7, #15]
 529 006e A3F10403 		sub	r3, r3, #4
 530 0072 FB73     		strb	r3, [r7, #15]
 226:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 531              		.loc 1 226 0
 532 0074 7B68     		ldr	r3, [r7, #4]
 533 0076 5B68     		ldr	r3, [r3, #4]
 534 0078 7A68     		ldr	r2, [r7, #4]
 535 007a 5268     		ldr	r2, [r2, #4]
 536 007c 5169     		ldr	r1, [r2, #20]
 537 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 538 0080 4FEAC202 		lsl	r2, r2, #3
 539 0084 02F10302 		add	r2, r2, #3
 540 0088 4FF01F00 		mov	r0, #31
 541 008c 00FA02F2 		lsl	r2, r0, r2
 542 0090 6FEA0202 		mvn	r2, r2
 543 0094 0A40     		ands	r2, r2, r1
 544 0096 5A61     		str	r2, [r3, #20]
 227:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 545              		.loc 1 227 0
 546 0098 7B68     		ldr	r3, [r7, #4]
 547 009a 5B68     		ldr	r3, [r3, #4]
 548 009c 7A68     		ldr	r2, [r7, #4]
 549 009e 5268     		ldr	r2, [r2, #4]
 550 00a0 5169     		ldr	r1, [r2, #20]
 551 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 552 00a4 02F01F00 		and	r0, r2, #31
 553 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 554 00aa 4FEAC202 		lsl	r2, r2, #3
 555 00ae 02F10302 		add	r2, r2, #3
 556 00b2 00FA02F2 		lsl	r2, r0, r2
 557 00b6 0A43     		orrs	r2, r2, r1
 558 00b8 5A61     		str	r2, [r3, #20]
 559 00ba 5AE0     		b	.L7
 560              	.L10:
 228:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 561              		.loc 1 228 0
 562 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 563 00be 072B     		cmp	r3, #7
 564 00c0 2AD9     		bls	.L11
 565              		.loc 1 228 0 is_stmt 0 discriminator 1
 566 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 567 00c4 0B2B     		cmp	r3, #11
 568 00c6 27D8     		bhi	.L11
 229:../Dave/Generated/src/IO004/IO004.c ****   {
 230:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 569              		.loc 1 230 0 is_stmt 1
 570 00c8 FB7B     		ldrb	r3, [r7, #15]
 571 00ca A3F10803 		sub	r3, r3, #8
 572 00ce FB73     		strb	r3, [r7, #15]
 231:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 573              		.loc 1 231 0
 574 00d0 7B68     		ldr	r3, [r7, #4]
 575 00d2 5B68     		ldr	r3, [r3, #4]
 576 00d4 7A68     		ldr	r2, [r7, #4]
 577 00d6 5268     		ldr	r2, [r2, #4]
 578 00d8 9169     		ldr	r1, [r2, #24]
 579 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 580 00dc 4FEAC202 		lsl	r2, r2, #3
 581 00e0 02F10302 		add	r2, r2, #3
 582 00e4 4FF01F00 		mov	r0, #31
 583 00e8 00FA02F2 		lsl	r2, r0, r2
 584 00ec 6FEA0202 		mvn	r2, r2
 585 00f0 0A40     		ands	r2, r2, r1
 586 00f2 9A61     		str	r2, [r3, #24]
 232:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 587              		.loc 1 232 0
 588 00f4 7B68     		ldr	r3, [r7, #4]
 589 00f6 5B68     		ldr	r3, [r3, #4]
 590 00f8 7A68     		ldr	r2, [r7, #4]
 591 00fa 5268     		ldr	r2, [r2, #4]
 592 00fc 9169     		ldr	r1, [r2, #24]
 593 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 594 0100 02F01F00 		and	r0, r2, #31
 595 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 596 0106 4FEAC202 		lsl	r2, r2, #3
 597 010a 02F10302 		add	r2, r2, #3
 598 010e 00FA02F2 		lsl	r2, r0, r2
 599 0112 0A43     		orrs	r2, r2, r1
 600 0114 9A61     		str	r2, [r3, #24]
 601 0116 2CE0     		b	.L7
 602              	.L11:
 233:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 603              		.loc 1 233 0
 604 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 605 011a 0B2B     		cmp	r3, #11
 606 011c 29D9     		bls	.L7
 607              		.loc 1 233 0 is_stmt 0 discriminator 1
 608 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 609 0120 0F2B     		cmp	r3, #15
 610 0122 26D8     		bhi	.L7
 234:../Dave/Generated/src/IO004/IO004.c ****   {
 235:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 611              		.loc 1 235 0 is_stmt 1
 612 0124 FB7B     		ldrb	r3, [r7, #15]
 613 0126 A3F10C03 		sub	r3, r3, #12
 614 012a FB73     		strb	r3, [r7, #15]
 236:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 615              		.loc 1 236 0
 616 012c 7B68     		ldr	r3, [r7, #4]
 617 012e 5B68     		ldr	r3, [r3, #4]
 618 0130 7A68     		ldr	r2, [r7, #4]
 619 0132 5268     		ldr	r2, [r2, #4]
 620 0134 D169     		ldr	r1, [r2, #28]
 621 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 622 0138 4FEAC202 		lsl	r2, r2, #3
 623 013c 02F10302 		add	r2, r2, #3
 624 0140 4FF01F00 		mov	r0, #31
 625 0144 00FA02F2 		lsl	r2, r0, r2
 626 0148 6FEA0202 		mvn	r2, r2
 627 014c 0A40     		ands	r2, r2, r1
 628 014e DA61     		str	r2, [r3, #28]
 237:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 629              		.loc 1 237 0
 630 0150 7B68     		ldr	r3, [r7, #4]
 631 0152 5B68     		ldr	r3, [r3, #4]
 632 0154 7A68     		ldr	r2, [r7, #4]
 633 0156 5268     		ldr	r2, [r2, #4]
 634 0158 D169     		ldr	r1, [r2, #28]
 635 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 636 015c 02F01F00 		and	r0, r2, #31
 637 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 638 0162 4FEAC202 		lsl	r2, r2, #3
 639 0166 02F10302 		add	r2, r2, #3
 640 016a 00FA02F2 		lsl	r2, r0, r2
 641 016e 0A43     		orrs	r2, r2, r1
 642 0170 DA61     		str	r2, [r3, #28]
 643              	.L7:
 238:../Dave/Generated/src/IO004/IO004.c ****   }
 239:../Dave/Generated/src/IO004/IO004.c ****   else
 240:../Dave/Generated/src/IO004/IO004.c ****   {
 241:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 242:../Dave/Generated/src/IO004/IO004.c ****   }
 243:../Dave/Generated/src/IO004/IO004.c **** }
 644              		.loc 1 243 0
 645 0172 07F11407 		add	r7, r7, #20
 646 0176 BD46     		mov	sp, r7
 647 0178 80BC     		pop	{r7}
 648 017a 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE114:
 652              		.text
 653              	.Letext0:
 654              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 655              		.file 3 "C:\\Users\\jmass_000\\Documents\\Unicamp\\Phoenix\\Controle-e-Telemetria\\DAVE\\ControleI
 656              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 657              		.file 5 "C:\\Users\\jmass_000\\Documents\\Unicamp\\Phoenix\\Controle-e-Telemetria\\DAVE\\ControleI
DEFINED SYMBOLS
                            *ABS*:00000000 IO004.c
C:\Users\JMASS_~1\AppData\Local\Temp\ccoS5UCF.s:20     .text.IO004_Init:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccoS5UCF.s:25     .text.IO004_Init:00000000 IO004_Init
C:\Users\JMASS_~1\AppData\Local\Temp\ccoS5UCF.s:259    .text.IO004_DisableOutputDriver:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccoS5UCF.s:264    .text.IO004_DisableOutputDriver:00000000 IO004_DisableOutputDriver
C:\Users\JMASS_~1\AppData\Local\Temp\ccoS5UCF.s:456    .text.IO004_EnableOutputDriver:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccoS5UCF.s:461    .text.IO004_EnableOutputDriver:00000000 IO004_EnableOutputDriver
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.35166846b5321d4273ad8c4248893ac3
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.2b7f5ec7311f4adf3e25cf7854109544
                           .group:00000000 wm4.CCU4Global_Conf.h.63.a52fac0daa39b5f58343578312b4eb54
                           .group:00000000 wm4.PWMSP001.h.57.29b732b86baf3e81f49153f5f495912e

UNDEFINED SYMBOLS
IO004_Handle1
IO004_Handle2
IO004_Handle4
IO004_Handle5
IO004_Handle6
IO004_Handle7
