#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Feb 22 23:58:34 2024
# Process ID: 32652
# Current directory: D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5
# Command line: vivado.exe -log Proyecto_TADSE_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Proyecto_TADSE_wrapper.tcl -notrace
# Log file: D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5/Proyecto_TADSE_wrapper.vdi
# Journal file: D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5\vivado.jou
#-----------------------------------------------------------
source Proyecto_TADSE_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_Circuito_para_pruebas_0_0/Proyecto_TADSE_Circuito_para_pruebas_0_0.dcp' for cell 'Proyecto_TADSE_i/Circuito_para_pruebas_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.dcp' for cell 'Proyecto_TADSE_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.dcp' for cell 'Proyecto_TADSE_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.dcp' for cell 'Proyecto_TADSE_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.dcp' for cell 'Proyecto_TADSE_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xlconcat_0_0/Proyecto_TADSE_xlconcat_0_0.dcp' for cell 'Proyecto_TADSE_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xbar_1/Proyecto_TADSE_xbar_1.dcp' for cell 'Proyecto_TADSE_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_auto_pc_0/Proyecto_TADSE_auto_pc_0.dcp' for cell 'Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.xdc] for cell 'Proyecto_TADSE_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.xdc] for cell 'Proyecto_TADSE_i/processing_system7_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/xadc_wiz_0/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/xadc_wiz_0/U0'
Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0_board.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0_board.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.082 ; gain = 510.941
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1_board.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1_board.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xbar_1/Proyecto_TADSE_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_auto_pc_0/Proyecto_TADSE_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1090.504 ; gain = 819.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1090.504 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a82ede89

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 187883abc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.575 . Memory (MB): peak = 1095.891 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 52 cells.
Phase 2 Constant propagation | Checksum: 1dbd483e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1095.891 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 189 unconnected nets.
INFO: [Opt 31-11] Eliminated 176 unconnected cells.
Phase 3 Sweep | Checksum: 26e59e884

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.891 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1b2d624c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.891 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1095.891 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b2d624c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.891 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b2d624c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1095.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1095.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5/Proyecto_TADSE_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5/Proyecto_TADSE_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1095.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1095.891 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1039aa2fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: c1fa1c10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: c1fa1c10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.742 ; gain = 29.852
Phase 1 Placer Initialization | Checksum: c1fa1c10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e6de998f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e6de998f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad4b5bac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b7453596

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b7453596

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17b28ce8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ea3afb83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1998ce52f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 22b70f538

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 22b70f538

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 22b70f538

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.742 ; gain = 29.852
Phase 3 Detail Placement | Checksum: 22b70f538

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.742 ; gain = 29.852

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.674. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 143fefc02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1126.160 ; gain = 30.270
Phase 4.1 Post Commit Optimization | Checksum: 143fefc02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1126.160 ; gain = 30.270

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143fefc02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1126.160 ; gain = 30.270

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 143fefc02

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1126.160 ; gain = 30.270

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: bef231a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1126.160 ; gain = 30.270
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bef231a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1126.160 ; gain = 30.270
Ending Placer Task | Checksum: a0da8c76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1126.160 ; gain = 30.270
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.160 ; gain = 30.270
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.511 . Memory (MB): peak = 1126.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5/Proyecto_TADSE_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1126.234 ; gain = 0.074
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1126.234 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1126.234 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6743b972 ConstDB: 0 ShapeSum: 3996d304 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bd99b067

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.332 ; gain = 142.133

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bd99b067

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.332 ; gain = 142.133

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bd99b067

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1273.332 ; gain = 142.133

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bd99b067

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1273.332 ; gain = 142.133
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1990d97a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1277.297 ; gain = 146.098
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.509 | TNS=-13.561| WHS=-2.259 | THS=-69.372|

Phase 2 Router Initialization | Checksum: 1e76c3c05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.297 ; gain = 146.098

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27c47b4dc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1308.590 ; gain = 177.391

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 133fa56c3

Time (s): cpu = 00:05:11 ; elapsed = 00:04:31 . Memory (MB): peak = 1501.996 ; gain = 370.797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.450 | TNS=-23.095| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 239bba67f

Time (s): cpu = 00:05:11 ; elapsed = 00:04:31 . Memory (MB): peak = 1501.996 ; gain = 370.797

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 23fae3e68

Time (s): cpu = 00:05:11 ; elapsed = 00:04:31 . Memory (MB): peak = 1501.996 ; gain = 370.797
Phase 4.1.2 GlobIterForTiming | Checksum: 1dd205bfd

Time (s): cpu = 00:05:23 ; elapsed = 00:04:39 . Memory (MB): peak = 1501.996 ; gain = 370.797
Phase 4.1 Global Iteration 0 | Checksum: 1dd205bfd

Time (s): cpu = 00:05:23 ; elapsed = 00:04:39 . Memory (MB): peak = 1501.996 ; gain = 370.797

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a8ef347b

Time (s): cpu = 00:07:21 ; elapsed = 00:06:09 . Memory (MB): peak = 1660.121 ; gain = 528.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.364 | TNS=-22.724| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 11f8e0748

Time (s): cpu = 00:08:43 ; elapsed = 00:07:40 . Memory (MB): peak = 1660.121 ; gain = 528.922

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: da4b1ce7

Time (s): cpu = 00:08:43 ; elapsed = 00:07:40 . Memory (MB): peak = 1660.121 ; gain = 528.922
Phase 4.2.2 GlobIterForTiming | Checksum: 12b741a12

Time (s): cpu = 00:09:25 ; elapsed = 00:08:19 . Memory (MB): peak = 1660.121 ; gain = 528.922
Phase 4.2 Global Iteration 1 | Checksum: 12b741a12

Time (s): cpu = 00:09:25 ; elapsed = 00:08:19 . Memory (MB): peak = 1660.121 ; gain = 528.922

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1d55636bf

Time (s): cpu = 00:09:56 ; elapsed = 00:08:57 . Memory (MB): peak = 1660.121 ; gain = 528.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.472 | TNS=-23.727| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 181de3dde

Time (s): cpu = 00:09:56 ; elapsed = 00:08:57 . Memory (MB): peak = 1660.121 ; gain = 528.922
Phase 4 Rip-up And Reroute | Checksum: 181de3dde

Time (s): cpu = 00:09:56 ; elapsed = 00:08:57 . Memory (MB): peak = 1660.121 ; gain = 528.922

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c6437a03

Time (s): cpu = 00:09:56 ; elapsed = 00:08:58 . Memory (MB): peak = 1660.121 ; gain = 528.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.364 | TNS=-22.724| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1dba47067

Time (s): cpu = 00:09:56 ; elapsed = 00:08:58 . Memory (MB): peak = 1660.121 ; gain = 528.922

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dba47067

Time (s): cpu = 00:09:56 ; elapsed = 00:08:58 . Memory (MB): peak = 1660.121 ; gain = 528.922
Phase 5 Delay and Skew Optimization | Checksum: 1dba47067

Time (s): cpu = 00:09:56 ; elapsed = 00:08:58 . Memory (MB): peak = 1660.121 ; gain = 528.922

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11242712a

Time (s): cpu = 00:09:56 ; elapsed = 00:08:58 . Memory (MB): peak = 1660.121 ; gain = 528.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.364 | TNS=-22.654| WHS=-0.350 | THS=-1.693 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 12dbaa3d1

Time (s): cpu = 00:10:19 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586
Phase 6.1 Hold Fix Iter | Checksum: 12dbaa3d1

Time (s): cpu = 00:10:19 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586
WARNING: [Route 35-468] The router encountered 23 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I3
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I2
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I0
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_6/I2
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_3/I0
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I4
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_4/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/I3
	.. and 13 more pins.

Phase 6 Post Hold Fix | Checksum: 1b35738e2

Time (s): cpu = 00:10:19 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.927151 %
  Global Horizontal Routing Utilization  = 1.09567 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 143eb6b5e

Time (s): cpu = 00:10:19 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 143eb6b5e

Time (s): cpu = 00:10:19 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a3cd0bec

Time (s): cpu = 00:10:19 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 23e6af93c

Time (s): cpu = 00:10:20 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.299 | TNS=-42.170| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 23e6af93c

Time (s): cpu = 00:10:20 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:20 ; elapsed = 00:09:14 . Memory (MB): peak = 1776.785 ; gain = 645.586

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:23 ; elapsed = 00:09:16 . Memory (MB): peak = 1776.785 ; gain = 650.551
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1776.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5/Proyecto_TADSE_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5/Proyecto_TADSE_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/metastability-tool/embedded_hard/Proyecto_TADSE_IP_Custom/Proyecto_TADSE/Proyecto_TADSE.runs/impl_5/Proyecto_TADSE_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file Proyecto_TADSE_wrapper_power_routed.rpt -pb Proyecto_TADSE_wrapper_power_summary_routed.pb -rpx Proyecto_TADSE_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 00:08:49 2024...
