# IMX6UL_DDR3L_400MHz_1GB_16bit_V2.0 on EVK board
# ---- Enable all clocks ----
set32 0x020c4068 0xffffffff
set32 0x020c406c 0xffffffff
set32 0x020c4070 0xffffffff
set32 0x020c4074 0xffffffff
set32 0x020c4078 0xffffffff
set32 0x020c407c 0xffffffff
set32 0x020c4080 0xffffffff
 
# ---- Config IOMUX for ddr ----
set32 0x020E04B4 0x000C0000
set32 0x020E04AC 0x00000000
set32 0x020E027C 0x00000030
set32 0x020E0250 0x00000030
set32 0x020E024C 0x00000030
set32 0x020E0490 0x00000030
set32 0x020E0288 0x00000030
set32 0x020E0270 0x00000000
set32 0x020E0260 0x00000030
set32 0x020E0264 0x00000030
set32 0x020E04A0 0x00000030

set32 0x020E0494 0x00020000
set32 0x020E0280 0x00000030
set32 0x020E0284 0x00000030
set32 0x020E04B0 0x00020000
set32 0x020E0498 0x00000030
set32 0x020E04A4 0x00000030
set32 0x020E0244 0x00000030
set32 0x020E0248 0x00000030
  
# ---- Config DDR Controller Registers ----
set32 0x021B001C 0x00008000
set32 0x021B0800 0xA1390003
set32 0x021B080C 0x00000000
set32 0x021B083C 0x41570155
set32 0x021B0848 0x4040474A
set32 0x021B0850 0x40405550
set32 0x021B081C 0x33333333
set32 0x021B0820 0x33333333
  
set32 0x021B082C 0xf3333333
set32 0x021B0830 0xf3333333
set32 0x021B08C0 0x00921012
set32 0x021B08b8 0x00000800

# ---- Config MMDC init ----  
set32 0x021B0004 0x0002002D
set32 0x021B0008 0x1B333030
set32 0x021B000C 0x676B52F3
set32 0x021B0010 0xB66D0B63
set32 0x021B0014 0x01FF00DB
set32 0x021B0018 0x00201740
 
set32 0x021B001C 0x00008000
set32 0x021B002C 0x000026D2
set32 0x021B0030 0x006B1023
set32 0x021B0040 0x0000004F
set32 0x021B0000 0x84180000
set32 0x021B0890 0x23400A38
set32 0x021B001C 0x02008032
set32 0x021B001C 0x00008033
set32 0x021B001C 0x00048031
set32 0x021B001C 0x15208030
set32 0x021B001C 0x04008040
set32 0x021B0020 0x00000800
  
set32 0x021B0818 0x00000227
set32 0x021B0004 0x0002552D
set32 0x021B0404 0x00011006
set32 0x021B001C 0x00000000
