OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_19.12.59/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_19.12.59/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_19.12.59/tmp/routing/16-global.def
[INFO ODB-0128] Design: manual_macro_placement_test
[INFO ODB-0130]     Created 74 pins.
[INFO ODB-0131]     Created 27931 components and 104094 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 103880 connections.
[INFO ODB-0133]     Created 143 nets and 214 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_19.12.59/tmp/routing/16-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   manual_macro_placement_test
Die area:                 ( 0 0 ) ( 574200 584920 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     27931
Number of terminals:      74
Number of snets:          2
Number of nets:           143

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 42.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 145713.
[INFO DRT-0033] mcon shape region query size = 440432.
[INFO DRT-0033] met1 shape region query size = 59553.
[INFO DRT-0033] via shape region query size = 17150.
[INFO DRT-0033] met2 shape region query size = 10418.
[INFO DRT-0033] via2 shape region query size = 13720.
[INFO DRT-0033] met3 shape region query size = 10410.
[INFO DRT-0033] via3 shape region query size = 13720.
[INFO DRT-0033] met4 shape region query size = 3696.
[INFO DRT-0033] via4 shape region query size = 146.
[INFO DRT-0033] met5 shape region query size = 164.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 116 pins.
[INFO DRT-0081]   Complete 32 unique inst patterns.
[INFO DRT-0084]   Complete 69 groups.
#scanned instances     = 27931
#unique  instances     = 42
#stdCellGenAp          = 376
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 248
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 142
#instTermValidViaApCnt = 0
#macroGenAp            = 383
#macroValidPlanarAp    = 369
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 200.89 (MB), peak = 210.49 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     743

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 83 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 84 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 142.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 175.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 189.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 97.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 24.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 355 vertical wires in 2 frboxes and 274 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 19 vertical wires in 2 frboxes and 25 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 207.57 (MB), peak = 266.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 207.57 (MB), peak = 266.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 434.10 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 753.70 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 647.18 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 787.54 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 978.84 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:03, memory = 879.48 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:04, memory = 910.53 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:04, memory = 816.33 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:05, memory = 858.09 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:06, memory = 964.50 (MB).
[INFO DRT-0199]   Number of violations = 66.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 964.50 (MB), peak = 1001.44 (MB)
Total wire length = 35294 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12459 um.
Total wire length on LAYER met2 = 12707 um.
Total wire length on LAYER met3 = 4879 um.
Total wire length on LAYER met4 = 5248 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 480.
Up-via summary (total 480):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    206
           met2     90
           met3     42
           met4      0
----------------------
                   480


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 713.14 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 857.00 (MB).
    Completing 30% with 43 violations.
    elapsed time = 00:00:01, memory = 624.71 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:02, memory = 775.78 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:02, memory = 968.62 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 722.17 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 836.64 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:04, memory = 643.02 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:05, memory = 815.20 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:06, memory = 1033.00 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 1033.00 (MB), peak = 1042.59 (MB)
Total wire length = 35188 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12429 um.
Total wire length on LAYER met2 = 12640 um.
Total wire length on LAYER met3 = 4866 um.
Total wire length on LAYER met4 = 5251 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 476.
Up-via summary (total 476):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    202
           met2     90
           met3     42
           met4      0
----------------------
                   476


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1033.00 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1033.00 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 1033.08 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 1033.08 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 1033.08 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1033.08 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1033.08 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 1033.08 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 969.29 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:00, memory = 650.17 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 650.17 (MB), peak = 1042.59 (MB)
Total wire length = 35188 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12429 um.
Total wire length on LAYER met2 = 12640 um.
Total wire length on LAYER met3 = 4866 um.
Total wire length on LAYER met4 = 5251 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 476.
Up-via summary (total 476):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    202
           met2     90
           met3     42
           met4      0
----------------------
                   476


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 652.23 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 652.35 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 652.35 (MB), peak = 1042.59 (MB)
Total wire length = 35191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12430 um.
Total wire length on LAYER met2 = 12657 um.
Total wire length on LAYER met3 = 4868 um.
Total wire length on LAYER met4 = 5235 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 480.
Up-via summary (total 480):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    204
           met2     92
           met3     42
           met4      0
----------------------
                   480


[INFO DRT-0198] Complete detail routing.
Total wire length = 35191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12430 um.
Total wire length on LAYER met2 = 12657 um.
Total wire length on LAYER met3 = 4868 um.
Total wire length on LAYER met4 = 5235 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 480.
Up-via summary (total 480):.

----------------------
 FR_MASTERSLICE      0
            li1    142
           met1    204
           met2     92
           met3     42
           met4      0
----------------------
                   480


[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:13, memory = 652.35 (MB), peak = 1042.59 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_19.12.59/results/routing/manual_macro_placement_test.def
