// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/23/2022 13:54:50"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regFile (
	clock,
	Write1,
	Write1AD,
	Read1AD,
	Read2AD,
	Read1,
	Read2,
	OUTall);
input 	clock;
input 	[15:0] Write1;
input 	[2:0] Write1AD;
input 	[2:0] Read1AD;
input 	[2:0] Read2AD;
output 	[15:0] Read1;
output 	[15:0] Read2;
output 	[127:0] OUTall;

// Design Ports Information
// Read1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[2]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[3]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[4]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[5]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[6]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[8]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[9]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[11]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[12]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[13]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1[15]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[1]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[2]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[3]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[4]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[6]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[7]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[8]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[9]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[10]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[11]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[12]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[13]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[14]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read2[15]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[0]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[3]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[4]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[5]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[6]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[7]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[8]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[9]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[10]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[11]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[12]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[13]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[14]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[15]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[16]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[17]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[18]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[19]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[20]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[21]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[22]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[23]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[24]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[25]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[26]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[27]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[28]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[29]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[30]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[31]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[32]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[33]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[34]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[35]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[36]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[37]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[38]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[39]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[40]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[41]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[42]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[43]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[44]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[45]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[46]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[47]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[48]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[49]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[50]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[51]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[52]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[53]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[54]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[55]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[56]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[57]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[58]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[59]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[60]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[61]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[62]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[63]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[64]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[65]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[66]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[67]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[68]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[69]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[70]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[71]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[72]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[73]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[74]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[75]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[76]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[77]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[78]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[79]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[80]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[81]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[82]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[83]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[84]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[85]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[86]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[87]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[88]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[89]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[90]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[91]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[92]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[93]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[94]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[95]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[96]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[97]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[98]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[99]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[100]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[101]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[102]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[103]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[104]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[105]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[106]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[107]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[108]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[109]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[110]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[111]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[112]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[113]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[114]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[115]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[116]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[117]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[118]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[119]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[120]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[121]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[122]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[123]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[124]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[125]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[126]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTall[127]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read1AD[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read1AD[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read1AD[0]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read2AD[1]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read2AD[2]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read2AD[0]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1AD[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1AD[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1AD[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[4]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[6]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[9]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[10]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[11]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[12]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[13]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[14]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write1[15]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \G9|Mux15~1_combout ;
wire \G9|Mux13~0_combout ;
wire \G9|Mux13~1_combout ;
wire \G9|Mux11~0_combout ;
wire \G9|Mux11~1_combout ;
wire \G9|Mux8~0_combout ;
wire \G9|Mux8~1_combout ;
wire \G9|Mux4~0_combout ;
wire \G9|Mux2~0_combout ;
wire \G9|Mux2~1_combout ;
wire \G9|Mux1~0_combout ;
wire \G9|Mux0~0_combout ;
wire \G9|Mux0~1_combout ;
wire \G10|Mux15~1_combout ;
wire \G10|Mux12~0_combout ;
wire \G10|Mux11~0_combout ;
wire \G10|Mux3~0_combout ;
wire \G10|Mux0~0_combout ;
wire \G10|Mux0~1_combout ;
wire \G2|reg_loop:0:REG0|p4~0_combout ;
wire \G8|reg_loop:0:REG0|p4~0_combout ;
wire \G2|reg_loop:1:REG0|p4~0_combout ;
wire \G2|reg_loop:2:REG0|p1~0_combout ;
wire \G6|reg_loop:2:REG0|p4~0_combout ;
wire \G8|reg_loop:2:REG0|p4~0_combout ;
wire \G3|reg_loop:3:REG0|p1~0_combout ;
wire \G2|reg_loop:4:REG0|p1~0_combout ;
wire \G6|reg_loop:4:REG0|p4~0_combout ;
wire \G3|reg_loop:5:REG0|p1~0_combout ;
wire \G4|reg_loop:5:REG0|p1~0_combout ;
wire \G7|reg_loop:5:REG0|p1~0_combout ;
wire \G8|reg_loop:5:REG0|p1~0_combout ;
wire \G5|reg_loop:6:REG0|p4~0_combout ;
wire \G8|reg_loop:6:REG0|p4~0_combout ;
wire \G4|reg_loop:7:REG0|p4~0_combout ;
wire \G3|reg_loop:8:REG0|p4~0_combout ;
wire \G2|reg_loop:9:REG0|p4~0_combout ;
wire \G3|reg_loop:11:REG0|p4~0_combout ;
wire \G6|reg_loop:11:REG0|p1~0_combout ;
wire \G4|reg_loop:12:REG0|p4~0_combout ;
wire \G2|reg_loop:12:REG0|p4~0_combout ;
wire \G3|reg_loop:13:REG0|p1~0_combout ;
wire \G4|reg_loop:13:REG0|p1~0_combout ;
wire \G2|reg_loop:13:REG0|p1~0_combout ;
wire \G5|reg_loop:13:REG0|p4~0_combout ;
wire \G3|reg_loop:14:REG0|p1~0_combout ;
wire \G4|reg_loop:14:REG0|p1~0_combout ;
wire \G2|reg_loop:14:REG0|p1~0_combout ;
wire \G7|reg_loop:14:REG0|p1~0_combout ;
wire \G8|reg_loop:14:REG0|p4~0_combout ;
wire \G2|reg_loop:15:REG0|p1~0_combout ;
wire \clock~combout ;
wire \G0|Mux3~3_combout ;
wire \G0|Mux3~3clkctrl_outclk ;
wire \G7|reg_loop:0:REG0|p4~0_combout ;
wire \G7|reg_loop:0:REG0|p1~0_combout ;
wire \G7|reg_loop:0:REG0|p5~0_combout ;
wire \G0|Mux3~6_combout ;
wire \G8|reg_loop:0:REG0|p1~0_combout ;
wire \G8|reg_loop:0:REG0|p5~0_combout ;
wire \G9|Mux15~2_combout ;
wire \G9|Mux15~3_combout ;
wire \G0|Mux3~2_combout ;
wire \G2|reg_loop:0:REG0|p1~0_combout ;
wire \G2|reg_loop:0:REG0|p5~0_combout ;
wire \G9|Mux15~5_combout ;
wire \G0|Mux3~1_combout ;
wire \G4|reg_loop:0:REG0|p1~0_combout ;
wire \G0|Mux3~1clkctrl_outclk ;
wire \G4|reg_loop:0:REG0|p4~0_combout ;
wire \G4|reg_loop:0:REG0|p5~0_combout ;
wire \G0|Mux3~0_combout ;
wire \G0|Mux3~0clkctrl_outclk ;
wire \G3|reg_loop:0:REG0|p4~0_combout ;
wire \G3|reg_loop:0:REG0|p1~0_combout ;
wire \G3|reg_loop:0:REG0|p5~0_combout ;
wire \G9|Mux15~0_combout ;
wire \G9|Mux15~combout ;
wire \G9|Mux15~4_combout ;
wire \G0|Mux3~4_combout ;
wire \G0|Mux3~4clkctrl_outclk ;
wire \G6|reg_loop:1:REG0|p4~0_combout ;
wire \G6|reg_loop:1:REG0|p1~0_combout ;
wire \G6|reg_loop:1:REG0|p5~0_combout ;
wire \G0|Mux3~5_combout ;
wire \G0|Mux3~5clkctrl_outclk ;
wire \G5|reg_loop:1:REG0|p4~0_combout ;
wire \G5|reg_loop:1:REG0|p1~0_combout ;
wire \G5|reg_loop:1:REG0|p5~0_combout ;
wire \G9|Mux14~0_combout ;
wire \G7|reg_loop:1:REG0|p1~0_combout ;
wire \G7|reg_loop:1:REG0|p4~0_combout ;
wire \G7|reg_loop:1:REG0|p5~0_combout ;
wire \G9|Mux14~1_combout ;
wire \G9|Mux14~2_combout ;
wire \G4|reg_loop:1:REG0|p1~0_combout ;
wire \G4|reg_loop:1:REG0|p4~0_combout ;
wire \G4|reg_loop:1:REG0|p5~0_combout ;
wire \G3|reg_loop:1:REG0|p1~0_combout ;
wire \G3|reg_loop:1:REG0|p4~0_combout ;
wire \G3|reg_loop:1:REG0|p5~0_combout ;
wire \G9|Mux14~combout ;
wire \G3|reg_loop:2:REG0|p1~0_combout ;
wire \G3|reg_loop:2:REG0|p4~0_combout ;
wire \G3|reg_loop:2:REG0|p5~0_combout ;
wire \G4|reg_loop:2:REG0|p4~0_combout ;
wire \G4|reg_loop:2:REG0|p1~0_combout ;
wire \G4|reg_loop:2:REG0|p5~0_combout ;
wire \G0|Mux3~2clkctrl_outclk ;
wire \G2|reg_loop:2:REG0|p4~0_combout ;
wire \G2|reg_loop:2:REG0|p5~0_combout ;
wire \G9|Mux13~2_combout ;
wire \G9|Mux13~combout ;
wire \G4|reg_loop:3:REG0|p4~0_combout ;
wire \G4|reg_loop:3:REG0|p1~0_combout ;
wire \G4|reg_loop:3:REG0|p5~0_combout ;
wire \G3|reg_loop:3:REG0|p4~0_combout ;
wire \G3|reg_loop:3:REG0|p5~0_combout ;
wire \G2|reg_loop:3:REG0|p4~0_combout ;
wire \G2|reg_loop:3:REG0|p1~0_combout ;
wire \G2|reg_loop:3:REG0|p5~0_combout ;
wire \G7|reg_loop:3:REG0|p1~0_combout ;
wire \G7|reg_loop:3:REG0|p4~0_combout ;
wire \G7|reg_loop:3:REG0|p5~0_combout ;
wire \G5|reg_loop:3:REG0|p4~0_combout ;
wire \G5|reg_loop:3:REG0|p1~0_combout ;
wire \G5|reg_loop:3:REG0|p5~0_combout ;
wire \G6|reg_loop:3:REG0|p1~0_combout ;
wire \G6|reg_loop:3:REG0|p4~0_combout ;
wire \G6|reg_loop:3:REG0|p5~0_combout ;
wire \G9|Mux12~0_combout ;
wire \G8|reg_loop:3:REG0|p1~0_combout ;
wire \G0|Mux3~6clkctrl_outclk ;
wire \G8|reg_loop:3:REG0|p4~0_combout ;
wire \G8|reg_loop:3:REG0|p5~0_combout ;
wire \G9|Mux12~1_combout ;
wire \G9|Mux12~2_combout ;
wire \G9|Mux12~combout ;
wire \G2|reg_loop:4:REG0|p4~0_combout ;
wire \G2|reg_loop:4:REG0|p5~0_combout ;
wire \G9|Mux11~2_combout ;
wire \G4|reg_loop:4:REG0|p4~0_combout ;
wire \G4|reg_loop:4:REG0|p1~0_combout ;
wire \G4|reg_loop:4:REG0|p5~0_combout ;
wire \G3|reg_loop:4:REG0|p1~0_combout ;
wire \G3|reg_loop:4:REG0|p4~0_combout ;
wire \G3|reg_loop:4:REG0|p5~0_combout ;
wire \G9|Mux11~combout ;
wire \G4|reg_loop:5:REG0|p4~0_combout ;
wire \G4|reg_loop:5:REG0|p5~0_combout ;
wire \G3|reg_loop:5:REG0|p4~0_combout ;
wire \G3|reg_loop:5:REG0|p5~0_combout ;
wire \G7|reg_loop:5:REG0|p4~0_combout ;
wire \G7|reg_loop:5:REG0|p5~0_combout ;
wire \G5|reg_loop:5:REG0|p4~0_combout ;
wire \G5|reg_loop:5:REG0|p1~0_combout ;
wire \G5|reg_loop:5:REG0|p5~0_combout ;
wire \G9|Mux10~0_combout ;
wire \G8|reg_loop:5:REG0|p4~0_combout ;
wire \G8|reg_loop:5:REG0|p5~0_combout ;
wire \G9|Mux10~1_combout ;
wire \G2|reg_loop:5:REG0|p1~0_combout ;
wire \G2|reg_loop:5:REG0|p4~0_combout ;
wire \G2|reg_loop:5:REG0|p5~0_combout ;
wire \G9|Mux10~2_combout ;
wire \G9|Mux10~combout ;
wire \G8|reg_loop:6:REG0|p1~0_combout ;
wire \G8|reg_loop:6:REG0|p5~0_combout ;
wire \G7|reg_loop:6:REG0|p4~0_combout ;
wire \G7|reg_loop:6:REG0|p1~0_combout ;
wire \G7|reg_loop:6:REG0|p5~0_combout ;
wire \G9|Mux9~0_combout ;
wire \G9|Mux9~1_combout ;
wire \G9|Mux9~2_combout ;
wire \G4|reg_loop:6:REG0|p4~0_combout ;
wire \G4|reg_loop:6:REG0|p1~0_combout ;
wire \G4|reg_loop:6:REG0|p5~0_combout ;
wire \G3|reg_loop:6:REG0|p1~0_combout ;
wire \G3|reg_loop:6:REG0|p4~0_combout ;
wire \G3|reg_loop:6:REG0|p5~0_combout ;
wire \G9|Mux9~combout ;
wire \G3|reg_loop:7:REG0|p1~0_combout ;
wire \G3|reg_loop:7:REG0|p4~0_combout ;
wire \G3|reg_loop:7:REG0|p5~0_combout ;
wire \G4|reg_loop:7:REG0|p1~0_combout ;
wire \G4|reg_loop:7:REG0|p5~0_combout ;
wire \G2|reg_loop:7:REG0|p4~0_combout ;
wire \G2|reg_loop:7:REG0|p1~0_combout ;
wire \G2|reg_loop:7:REG0|p5~0_combout ;
wire \G9|Mux8~2_combout ;
wire \G9|Mux8~combout ;
wire \G3|reg_loop:8:REG0|p1~0_combout ;
wire \G3|reg_loop:8:REG0|p5~0_combout ;
wire \G6|reg_loop:8:REG0|p1~0_combout ;
wire \G6|reg_loop:8:REG0|p4~0_combout ;
wire \G6|reg_loop:8:REG0|p5~0_combout ;
wire \G5|reg_loop:8:REG0|p1~0_combout ;
wire \G5|reg_loop:8:REG0|p4~0_combout ;
wire \G5|reg_loop:8:REG0|p5~0_combout ;
wire \G7|reg_loop:8:REG0|p4~0_combout ;
wire \G7|reg_loop:8:REG0|p1~0_combout ;
wire \G7|reg_loop:8:REG0|p5~0_combout ;
wire \G9|Mux7~0_combout ;
wire \G9|Mux7~1_combout ;
wire \G2|reg_loop:8:REG0|p4~0_combout ;
wire \G2|reg_loop:8:REG0|p1~0_combout ;
wire \G2|reg_loop:8:REG0|p5~0_combout ;
wire \G9|Mux7~2_combout ;
wire \G4|reg_loop:8:REG0|p4~0_combout ;
wire \G4|reg_loop:8:REG0|p1~0_combout ;
wire \G4|reg_loop:8:REG0|p5~0_combout ;
wire \G9|Mux7~combout ;
wire \G3|reg_loop:9:REG0|p1~0_combout ;
wire \G3|reg_loop:9:REG0|p4~0_combout ;
wire \G3|reg_loop:9:REG0|p5~0_combout ;
wire \G2|reg_loop:9:REG0|p1~0_combout ;
wire \G2|reg_loop:9:REG0|p5~0_combout ;
wire \G7|reg_loop:9:REG0|p1~0_combout ;
wire \G7|reg_loop:9:REG0|p4~0_combout ;
wire \G7|reg_loop:9:REG0|p5~0_combout ;
wire \G5|reg_loop:9:REG0|p1~0_combout ;
wire \G5|reg_loop:9:REG0|p4~0_combout ;
wire \G5|reg_loop:9:REG0|p5~0_combout ;
wire \G9|Mux6~0_combout ;
wire \G9|Mux6~1_combout ;
wire \G9|Mux6~2_combout ;
wire \G4|reg_loop:9:REG0|p1~0_combout ;
wire \G4|reg_loop:9:REG0|p4~0_combout ;
wire \G4|reg_loop:9:REG0|p5~0_combout ;
wire \G9|Mux6~combout ;
wire \G3|reg_loop:10:REG0|p1~0_combout ;
wire \G3|reg_loop:10:REG0|p4~0_combout ;
wire \G3|reg_loop:10:REG0|p5~0_combout ;
wire \G7|reg_loop:10:REG0|p1~0_combout ;
wire \G7|reg_loop:10:REG0|p4~0_combout ;
wire \G7|reg_loop:10:REG0|p5~0_combout ;
wire \G9|Mux5~0_combout ;
wire \G8|reg_loop:10:REG0|p1~0_combout ;
wire \G8|reg_loop:10:REG0|p4~0_combout ;
wire \G8|reg_loop:10:REG0|p5~0_combout ;
wire \G9|Mux5~1_combout ;
wire \G9|Mux5~2_combout ;
wire \G4|reg_loop:10:REG0|p4~0_combout ;
wire \G4|reg_loop:10:REG0|p1~0_combout ;
wire \G4|reg_loop:10:REG0|p5~0_combout ;
wire \G9|Mux5~combout ;
wire \G3|reg_loop:11:REG0|p1~0_combout ;
wire \G3|reg_loop:11:REG0|p5~0_combout ;
wire \G4|reg_loop:11:REG0|p1~0_combout ;
wire \G4|reg_loop:11:REG0|p4~0_combout ;
wire \G4|reg_loop:11:REG0|p5~0_combout ;
wire \G8|reg_loop:11:REG0|p1~0_combout ;
wire \G8|reg_loop:11:REG0|p4~0_combout ;
wire \G8|reg_loop:11:REG0|p5~0_combout ;
wire \G7|reg_loop:11:REG0|p1~0_combout ;
wire \G7|reg_loop:11:REG0|p4~0_combout ;
wire \G7|reg_loop:11:REG0|p5~0_combout ;
wire \G9|Mux4~1_combout ;
wire \G9|Mux4~2_combout ;
wire \G9|Mux4~combout ;
wire \G5|reg_loop:12:REG0|p1~0_combout ;
wire \G5|reg_loop:12:REG0|p4~0_combout ;
wire \G5|reg_loop:12:REG0|p5~0_combout ;
wire \G7|reg_loop:12:REG0|p4~0_combout ;
wire \G7|reg_loop:12:REG0|p1~0_combout ;
wire \G7|reg_loop:12:REG0|p5~0_combout ;
wire \G9|Mux3~0_combout ;
wire \G6|reg_loop:12:REG0|p1~0_combout ;
wire \G6|reg_loop:12:REG0|p4~0_combout ;
wire \G6|reg_loop:12:REG0|p5~0_combout ;
wire \G8|reg_loop:12:REG0|p1~0_combout ;
wire \G8|reg_loop:12:REG0|p4~0_combout ;
wire \G8|reg_loop:12:REG0|p5~0_combout ;
wire \G9|Mux3~1_combout ;
wire \G9|Mux3~2_combout ;
wire \G3|reg_loop:12:REG0|p1~0_combout ;
wire \G3|reg_loop:12:REG0|p4~0_combout ;
wire \G3|reg_loop:12:REG0|p5~0_combout ;
wire \G4|reg_loop:12:REG0|p1~0_combout ;
wire \G4|reg_loop:12:REG0|p5~0_combout ;
wire \G9|Mux3~combout ;
wire \G4|reg_loop:13:REG0|p4~0_combout ;
wire \G4|reg_loop:13:REG0|p5~0_combout ;
wire \G3|reg_loop:13:REG0|p4~0_combout ;
wire \G3|reg_loop:13:REG0|p5~0_combout ;
wire \G2|reg_loop:13:REG0|p4~0_combout ;
wire \G2|reg_loop:13:REG0|p5~0_combout ;
wire \G9|Mux2~2_combout ;
wire \G9|Mux2~combout ;
wire \G4|reg_loop:14:REG0|p4~0_combout ;
wire \G4|reg_loop:14:REG0|p5~0_combout ;
wire \G3|reg_loop:14:REG0|p4~0_combout ;
wire \G3|reg_loop:14:REG0|p5~0_combout ;
wire \G8|reg_loop:14:REG0|p1~0_combout ;
wire \G8|reg_loop:14:REG0|p5~0_combout ;
wire \G6|reg_loop:14:REG0|p4~0_combout ;
wire \G6|reg_loop:14:REG0|p1~0_combout ;
wire \G6|reg_loop:14:REG0|p5~0_combout ;
wire \G9|Mux1~1_combout ;
wire \G2|reg_loop:14:REG0|p4~0_combout ;
wire \G2|reg_loop:14:REG0|p5~0_combout ;
wire \G9|Mux1~2_combout ;
wire \G9|Mux1~combout ;
wire \G3|reg_loop:15:REG0|p1~0_combout ;
wire \G3|reg_loop:15:REG0|p4~0_combout ;
wire \G3|reg_loop:15:REG0|p5~0_combout ;
wire \G4|reg_loop:15:REG0|p1~0_combout ;
wire \G4|reg_loop:15:REG0|p4~0_combout ;
wire \G4|reg_loop:15:REG0|p5~0_combout ;
wire \G2|reg_loop:15:REG0|p4~0_combout ;
wire \G2|reg_loop:15:REG0|p5~0_combout ;
wire \G9|Mux0~2_combout ;
wire \G9|Mux0~combout ;
wire \G10|Mux15~2_combout ;
wire \G10|Mux15~3_combout ;
wire \G10|Mux15~5_combout ;
wire \G10|Mux15~0_combout ;
wire \G10|Mux15~combout ;
wire \G2|reg_loop:1:REG0|p1~0_combout ;
wire \G2|reg_loop:1:REG0|p5~0_combout ;
wire \G10|Mux14~0_combout ;
wire \G10|Mux14~1_combout ;
wire \G10|Mux14~2_combout ;
wire \G10|Mux14~combout ;
wire \G6|reg_loop:2:REG0|p1~0_combout ;
wire \G6|reg_loop:2:REG0|p5~0_combout ;
wire \G7|reg_loop:2:REG0|p1~0_combout ;
wire \G7|reg_loop:2:REG0|p4~0_combout ;
wire \G7|reg_loop:2:REG0|p5~0_combout ;
wire \G10|Mux13~0_combout ;
wire \G8|reg_loop:2:REG0|p1~0_combout ;
wire \G8|reg_loop:2:REG0|p5~0_combout ;
wire \G10|Mux13~1_combout ;
wire \G10|Mux13~2_combout ;
wire \G10|Mux13~combout ;
wire \G10|Mux12~1_combout ;
wire \G10|Mux12~2_combout ;
wire \G10|Mux12~combout ;
wire \G10|Mux15~4_combout ;
wire \G6|reg_loop:4:REG0|p1~0_combout ;
wire \G6|reg_loop:4:REG0|p5~0_combout ;
wire \G8|reg_loop:4:REG0|p4~0_combout ;
wire \G8|reg_loop:4:REG0|p1~0_combout ;
wire \G8|reg_loop:4:REG0|p5~0_combout ;
wire \G10|Mux11~1_combout ;
wire \G10|Mux11~2_combout ;
wire \G10|Mux11~combout ;
wire \G10|Mux10~0_combout ;
wire \G10|Mux10~1_combout ;
wire \G10|Mux10~2_combout ;
wire \G10|Mux10~combout ;
wire \G2|reg_loop:6:REG0|p4~0_combout ;
wire \G2|reg_loop:6:REG0|p1~0_combout ;
wire \G2|reg_loop:6:REG0|p5~0_combout ;
wire \G5|reg_loop:6:REG0|p1~0_combout ;
wire \G5|reg_loop:6:REG0|p5~0_combout ;
wire \G10|Mux9~0_combout ;
wire \G10|Mux9~1_combout ;
wire \G10|Mux9~2_combout ;
wire \G10|Mux9~combout ;
wire \G7|reg_loop:7:REG0|p4~0_combout ;
wire \G7|reg_loop:7:REG0|p1~0_combout ;
wire \G7|reg_loop:7:REG0|p5~0_combout ;
wire \G5|reg_loop:7:REG0|p4~0_combout ;
wire \G5|reg_loop:7:REG0|p1~0_combout ;
wire \G5|reg_loop:7:REG0|p5~0_combout ;
wire \G10|Mux8~0_combout ;
wire \G10|Mux8~1_combout ;
wire \G10|Mux8~2_combout ;
wire \G10|Mux8~combout ;
wire \G10|Mux7~0_combout ;
wire \G10|Mux7~1_combout ;
wire \G10|Mux7~2_combout ;
wire \G10|Mux7~combout ;
wire \G6|reg_loop:9:REG0|p1~0_combout ;
wire \G6|reg_loop:9:REG0|p4~0_combout ;
wire \G6|reg_loop:9:REG0|p5~0_combout ;
wire \G10|Mux6~0_combout ;
wire \G10|Mux6~1_combout ;
wire \G10|Mux6~2_combout ;
wire \G10|Mux6~combout ;
wire \G10|Mux5~0_combout ;
wire \G10|Mux5~1_combout ;
wire \G10|Mux5~2_combout ;
wire \G10|Mux5~combout ;
wire \G5|reg_loop:11:REG0|p1~0_combout ;
wire \G5|reg_loop:11:REG0|p4~0_combout ;
wire \G5|reg_loop:11:REG0|p5~0_combout ;
wire \G6|reg_loop:11:REG0|p4~0_combout ;
wire \G6|reg_loop:11:REG0|p5~0_combout ;
wire \G10|Mux4~0_combout ;
wire \G10|Mux4~1_combout ;
wire \G2|reg_loop:11:REG0|p1~0_combout ;
wire \G2|reg_loop:11:REG0|p4~0_combout ;
wire \G2|reg_loop:11:REG0|p5~0_combout ;
wire \G10|Mux4~2_combout ;
wire \G10|Mux4~combout ;
wire \G10|Mux3~1_combout ;
wire \G2|reg_loop:12:REG0|p1~0_combout ;
wire \G2|reg_loop:12:REG0|p5~0_combout ;
wire \G10|Mux3~2_combout ;
wire \G10|Mux3~combout ;
wire \G8|reg_loop:13:REG0|p1~0_combout ;
wire \G8|reg_loop:13:REG0|p4~0_combout ;
wire \G8|reg_loop:13:REG0|p5~0_combout ;
wire \G5|reg_loop:13:REG0|p1~0_combout ;
wire \G5|reg_loop:13:REG0|p5~0_combout ;
wire \G10|Mux2~0_combout ;
wire \G10|Mux2~1_combout ;
wire \G10|Mux2~2_combout ;
wire \G10|Mux2~combout ;
wire \G5|reg_loop:14:REG0|p4~0_combout ;
wire \G5|reg_loop:14:REG0|p1~0_combout ;
wire \G5|reg_loop:14:REG0|p5~0_combout ;
wire \G7|reg_loop:14:REG0|p4~0_combout ;
wire \G7|reg_loop:14:REG0|p5~0_combout ;
wire \G10|Mux1~0_combout ;
wire \G10|Mux1~1_combout ;
wire \G10|Mux1~2_combout ;
wire \G10|Mux1~combout ;
wire \G10|Mux0~2_combout ;
wire \G10|Mux0~combout ;
wire \G2|reg_loop:10:REG0|p4~0_combout ;
wire \G2|reg_loop:10:REG0|p1~0_combout ;
wire \G2|reg_loop:10:REG0|p5~0_combout ;
wire \G5|reg_loop:0:REG0|p4~0_combout ;
wire \G5|reg_loop:0:REG0|p1~0_combout ;
wire \G5|reg_loop:0:REG0|p5~0_combout ;
wire \G5|reg_loop:2:REG0|p1~0_combout ;
wire \G5|reg_loop:2:REG0|p4~0_combout ;
wire \G5|reg_loop:2:REG0|p5~0_combout ;
wire \G5|reg_loop:4:REG0|p4~0_combout ;
wire \G5|reg_loop:4:REG0|p1~0_combout ;
wire \G5|reg_loop:4:REG0|p5~0_combout ;
wire \G5|reg_loop:10:REG0|p1~0_combout ;
wire \G5|reg_loop:10:REG0|p4~0_combout ;
wire \G5|reg_loop:10:REG0|p5~0_combout ;
wire \G5|reg_loop:15:REG0|p4~0_combout ;
wire \G5|reg_loop:15:REG0|p1~0_combout ;
wire \G5|reg_loop:15:REG0|p5~0_combout ;
wire \G6|reg_loop:0:REG0|p4~0_combout ;
wire \G6|reg_loop:0:REG0|p1~0_combout ;
wire \G6|reg_loop:0:REG0|p5~0_combout ;
wire \G6|reg_loop:5:REG0|p1~0_combout ;
wire \G6|reg_loop:5:REG0|p4~0_combout ;
wire \G6|reg_loop:5:REG0|p5~0_combout ;
wire \G6|reg_loop:6:REG0|p4~0_combout ;
wire \G6|reg_loop:6:REG0|p1~0_combout ;
wire \G6|reg_loop:6:REG0|p5~0_combout ;
wire \G6|reg_loop:7:REG0|p1~0_combout ;
wire \G6|reg_loop:7:REG0|p4~0_combout ;
wire \G6|reg_loop:7:REG0|p5~0_combout ;
wire \G6|reg_loop:10:REG0|p1~0_combout ;
wire \G6|reg_loop:10:REG0|p4~0_combout ;
wire \G6|reg_loop:10:REG0|p5~0_combout ;
wire \G6|reg_loop:13:REG0|p1~0_combout ;
wire \G6|reg_loop:13:REG0|p4~0_combout ;
wire \G6|reg_loop:13:REG0|p5~0_combout ;
wire \G6|reg_loop:15:REG0|p4~0_combout ;
wire \G6|reg_loop:15:REG0|p1~0_combout ;
wire \G6|reg_loop:15:REG0|p5~0_combout ;
wire \G7|reg_loop:4:REG0|p4~0_combout ;
wire \G7|reg_loop:4:REG0|p1~0_combout ;
wire \G7|reg_loop:4:REG0|p5~0_combout ;
wire \G7|reg_loop:13:REG0|p1~0_combout ;
wire \G7|reg_loop:13:REG0|p4~0_combout ;
wire \G7|reg_loop:13:REG0|p5~0_combout ;
wire \G7|reg_loop:15:REG0|p4~0_combout ;
wire \G7|reg_loop:15:REG0|p1~0_combout ;
wire \G7|reg_loop:15:REG0|p5~0_combout ;
wire \G8|reg_loop:1:REG0|p1~0_combout ;
wire \G8|reg_loop:1:REG0|p4~0_combout ;
wire \G8|reg_loop:1:REG0|p5~0_combout ;
wire \G8|reg_loop:7:REG0|p4~0_combout ;
wire \G8|reg_loop:7:REG0|p1~0_combout ;
wire \G8|reg_loop:7:REG0|p5~0_combout ;
wire \G8|reg_loop:8:REG0|p1~0_combout ;
wire \G8|reg_loop:8:REG0|p4~0_combout ;
wire \G8|reg_loop:8:REG0|p5~0_combout ;
wire \G8|reg_loop:9:REG0|p1~0_combout ;
wire \G8|reg_loop:9:REG0|p4~0_combout ;
wire \G8|reg_loop:9:REG0|p5~0_combout ;
wire \G8|reg_loop:15:REG0|p1~0_combout ;
wire \G8|reg_loop:15:REG0|p4~0_combout ;
wire \G8|reg_loop:15:REG0|p5~0_combout ;
wire [2:0] \Write1AD~combout ;
wire [15:0] \Write1~combout ;
wire [2:0] \Read2AD~combout ;
wire [2:0] \Read1AD~combout ;


// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \G9|Mux15~1 (
// Equation(s):
// \G9|Mux15~1_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0])))) # (!\Read1AD~combout [1] & ((\Read1AD~combout [0] & ((!\G6|reg_loop:0:REG0|p5~0_combout ))) # (!\Read1AD~combout [0] & (!\G5|reg_loop:0:REG0|p5~0_combout ))))

	.dataa(\G5|reg_loop:0:REG0|p5~0_combout ),
	.datab(\Read1AD~combout [1]),
	.datac(\Read1AD~combout [0]),
	.datad(\G6|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux15~1 .lut_mask = 16'hC1F1;
defparam \G9|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \G9|Mux13~0 (
// Equation(s):
// \G9|Mux13~0_combout  = (\Read1AD~combout [0] & (((\Read1AD~combout [1])))) # (!\Read1AD~combout [0] & ((\Read1AD~combout [1] & ((!\G7|reg_loop:2:REG0|p5~0_combout ))) # (!\Read1AD~combout [1] & (!\G5|reg_loop:2:REG0|p5~0_combout ))))

	.dataa(\G5|reg_loop:2:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:2:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux13~0 .lut_mask = 16'hF305;
defparam \G9|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \G9|Mux13~1 (
// Equation(s):
// \G9|Mux13~1_combout  = (\Read1AD~combout [0] & ((\G9|Mux13~0_combout  & ((!\G8|reg_loop:2:REG0|p5~0_combout ))) # (!\G9|Mux13~0_combout  & (!\G6|reg_loop:2:REG0|p5~0_combout )))) # (!\Read1AD~combout [0] & (((\G9|Mux13~0_combout ))))

	.dataa(\Read1AD~combout [0]),
	.datab(\G6|reg_loop:2:REG0|p5~0_combout ),
	.datac(\G9|Mux13~0_combout ),
	.datad(\G8|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux13~1 .lut_mask = 16'h52F2;
defparam \G9|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \G9|Mux11~0 (
// Equation(s):
// \G9|Mux11~0_combout  = (\Read1AD~combout [0] & (((\Read1AD~combout [1])))) # (!\Read1AD~combout [0] & ((\Read1AD~combout [1] & (!\G7|reg_loop:4:REG0|p5~0_combout )) # (!\Read1AD~combout [1] & ((!\G5|reg_loop:4:REG0|p5~0_combout )))))

	.dataa(\G7|reg_loop:4:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:4:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux11~0 .lut_mask = 16'hF503;
defparam \G9|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \G9|Mux11~1 (
// Equation(s):
// \G9|Mux11~1_combout  = (\Read1AD~combout [0] & ((\G9|Mux11~0_combout  & ((!\G8|reg_loop:4:REG0|p5~0_combout ))) # (!\G9|Mux11~0_combout  & (!\G6|reg_loop:4:REG0|p5~0_combout )))) # (!\Read1AD~combout [0] & (((\G9|Mux11~0_combout ))))

	.dataa(\Read1AD~combout [0]),
	.datab(\G6|reg_loop:4:REG0|p5~0_combout ),
	.datac(\G8|reg_loop:4:REG0|p5~0_combout ),
	.datad(\G9|Mux11~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux11~1 .lut_mask = 16'h5F22;
defparam \G9|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \G9|Mux8~0 (
// Equation(s):
// \G9|Mux8~0_combout  = (\Read1AD~combout [0] & (((\Read1AD~combout [1])) # (!\G6|reg_loop:7:REG0|p5~0_combout ))) # (!\Read1AD~combout [0] & (((!\Read1AD~combout [1] & !\G5|reg_loop:7:REG0|p5~0_combout ))))

	.dataa(\G6|reg_loop:7:REG0|p5~0_combout ),
	.datab(\Read1AD~combout [0]),
	.datac(\Read1AD~combout [1]),
	.datad(\G5|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux8~0 .lut_mask = 16'hC4C7;
defparam \G9|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \G9|Mux8~1 (
// Equation(s):
// \G9|Mux8~1_combout  = (\G9|Mux8~0_combout  & (((!\G8|reg_loop:7:REG0|p5~0_combout ) # (!\Read1AD~combout [1])))) # (!\G9|Mux8~0_combout  & (!\G7|reg_loop:7:REG0|p5~0_combout  & (\Read1AD~combout [1])))

	.dataa(\G9|Mux8~0_combout ),
	.datab(\G7|reg_loop:7:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [1]),
	.datad(\G8|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux8~1 .lut_mask = 16'h1ABA;
defparam \G9|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \G9|Mux4~0 (
// Equation(s):
// \G9|Mux4~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0])))) # (!\Read1AD~combout [1] & ((\Read1AD~combout [0] & (!\G6|reg_loop:11:REG0|p5~0_combout )) # (!\Read1AD~combout [0] & ((!\G5|reg_loop:11:REG0|p5~0_combout )))))

	.dataa(\Read1AD~combout [1]),
	.datab(\G6|reg_loop:11:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\G5|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux4~0 .lut_mask = 16'hB0B5;
defparam \G9|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \G9|Mux2~0 (
// Equation(s):
// \G9|Mux2~0_combout  = (\Read1AD~combout [0] & (((\Read1AD~combout [1])) # (!\G6|reg_loop:13:REG0|p5~0_combout ))) # (!\Read1AD~combout [0] & (((!\G5|reg_loop:13:REG0|p5~0_combout  & !\Read1AD~combout [1]))))

	.dataa(\G6|reg_loop:13:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:13:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux2~0 .lut_mask = 16'hF053;
defparam \G9|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \G9|Mux2~1 (
// Equation(s):
// \G9|Mux2~1_combout  = (\G9|Mux2~0_combout  & (((!\Read1AD~combout [1]) # (!\G8|reg_loop:13:REG0|p5~0_combout )))) # (!\G9|Mux2~0_combout  & (!\G7|reg_loop:13:REG0|p5~0_combout  & ((\Read1AD~combout [1]))))

	.dataa(\G7|reg_loop:13:REG0|p5~0_combout ),
	.datab(\G8|reg_loop:13:REG0|p5~0_combout ),
	.datac(\G9|Mux2~0_combout ),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux2~1 .lut_mask = 16'h35F0;
defparam \G9|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \G9|Mux1~0 (
// Equation(s):
// \G9|Mux1~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0]) # (!\G7|reg_loop:14:REG0|p5~0_combout )))) # (!\Read1AD~combout [1] & (!\G5|reg_loop:14:REG0|p5~0_combout  & ((!\Read1AD~combout [0]))))

	.dataa(\Read1AD~combout [1]),
	.datab(\G5|reg_loop:14:REG0|p5~0_combout ),
	.datac(\G7|reg_loop:14:REG0|p5~0_combout ),
	.datad(\Read1AD~combout [0]),
	.cin(gnd),
	.combout(\G9|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux1~0 .lut_mask = 16'hAA1B;
defparam \G9|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \G9|Mux0~0 (
// Equation(s):
// \G9|Mux0~0_combout  = (\Read1AD~combout [0] & (((\Read1AD~combout [1])) # (!\G6|reg_loop:15:REG0|p5~0_combout ))) # (!\Read1AD~combout [0] & (((!\G5|reg_loop:15:REG0|p5~0_combout  & !\Read1AD~combout [1]))))

	.dataa(\G6|reg_loop:15:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:15:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux0~0 .lut_mask = 16'hF053;
defparam \G9|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \G9|Mux0~1 (
// Equation(s):
// \G9|Mux0~1_combout  = (\Read1AD~combout [1] & ((\G9|Mux0~0_combout  & (!\G8|reg_loop:15:REG0|p5~0_combout )) # (!\G9|Mux0~0_combout  & ((!\G7|reg_loop:15:REG0|p5~0_combout ))))) # (!\Read1AD~combout [1] & (((\G9|Mux0~0_combout ))))

	.dataa(\G8|reg_loop:15:REG0|p5~0_combout ),
	.datab(\Read1AD~combout [1]),
	.datac(\G9|Mux0~0_combout ),
	.datad(\G7|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux0~1 .lut_mask = 16'h707C;
defparam \G9|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \G10|Mux15~1 (
// Equation(s):
// \G10|Mux15~1_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])))) # (!\Read2AD~combout [1] & ((\Read2AD~combout [0] & ((!\G6|reg_loop:0:REG0|p5~0_combout ))) # (!\Read2AD~combout [0] & (!\G5|reg_loop:0:REG0|p5~0_combout ))))

	.dataa(\G5|reg_loop:0:REG0|p5~0_combout ),
	.datab(\G6|reg_loop:0:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux15~1 .lut_mask = 16'hF305;
defparam \G10|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \G10|Mux12~0 (
// Equation(s):
// \G10|Mux12~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])))) # (!\Read2AD~combout [1] & ((\Read2AD~combout [0] & ((!\G6|reg_loop:3:REG0|p5~0_combout ))) # (!\Read2AD~combout [0] & (!\G5|reg_loop:3:REG0|p5~0_combout ))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G5|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G6|reg_loop:3:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux12~0 .lut_mask = 16'hAF11;
defparam \G10|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \G10|Mux11~0 (
// Equation(s):
// \G10|Mux11~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0]) # (!\G7|reg_loop:4:REG0|p5~0_combout )))) # (!\Read2AD~combout [1] & (!\G5|reg_loop:4:REG0|p5~0_combout  & ((!\Read2AD~combout [0]))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G5|reg_loop:4:REG0|p5~0_combout ),
	.datac(\G7|reg_loop:4:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux11~0 .lut_mask = 16'hAA1B;
defparam \G10|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \G10|Mux3~0 (
// Equation(s):
// \G10|Mux3~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0]) # (!\G7|reg_loop:12:REG0|p5~0_combout )))) # (!\Read2AD~combout [1] & (!\G5|reg_loop:12:REG0|p5~0_combout  & (!\Read2AD~combout [0])))

	.dataa(\Read2AD~combout [1]),
	.datab(\G5|reg_loop:12:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [0]),
	.datad(\G7|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux3~0 .lut_mask = 16'hA1AB;
defparam \G10|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \G10|Mux0~0 (
// Equation(s):
// \G10|Mux0~0_combout  = (\Read2AD~combout [0] & (((\Read2AD~combout [1]) # (!\G6|reg_loop:15:REG0|p5~0_combout )))) # (!\Read2AD~combout [0] & (!\G5|reg_loop:15:REG0|p5~0_combout  & ((!\Read2AD~combout [1]))))

	.dataa(\Read2AD~combout [0]),
	.datab(\G5|reg_loop:15:REG0|p5~0_combout ),
	.datac(\G6|reg_loop:15:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [1]),
	.cin(gnd),
	.combout(\G10|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux0~0 .lut_mask = 16'hAA1B;
defparam \G10|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \G10|Mux0~1 (
// Equation(s):
// \G10|Mux0~1_combout  = (\Read2AD~combout [1] & ((\G10|Mux0~0_combout  & (!\G8|reg_loop:15:REG0|p5~0_combout )) # (!\G10|Mux0~0_combout  & ((!\G7|reg_loop:15:REG0|p5~0_combout ))))) # (!\Read2AD~combout [1] & (((\G10|Mux0~0_combout ))))

	.dataa(\G8|reg_loop:15:REG0|p5~0_combout ),
	.datab(\Read2AD~combout [1]),
	.datac(\G10|Mux0~0_combout ),
	.datad(\G7|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux0~1 .lut_mask = 16'h707C;
defparam \G10|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \G2|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:0:REG0|p4~0_combout  = (\Write1~combout [0] & ((\G2|reg_loop:0:REG0|p4~0_combout ) # ((\G2|reg_loop:0:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:0:REG0|p4~0_combout ),
	.datab(\G2|reg_loop:0:REG0|p1~0_combout ),
	.datac(\G0|Mux3~2clkctrl_outclk ),
	.datad(\Write1~combout [0]),
	.cin(gnd),
	.combout(\G2|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:0:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \G2|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \G8|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:0:REG0|p4~0_combout  = (\Write1~combout [0] & ((\G8|reg_loop:0:REG0|p1~0_combout ) # ((\G8|reg_loop:0:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\Write1~combout [0]),
	.datab(\G8|reg_loop:0:REG0|p1~0_combout ),
	.datac(\G8|reg_loop:0:REG0|p4~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:0:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G8|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \G2|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:1:REG0|p4~0_combout  = (\Write1~combout [1] & ((\G2|reg_loop:1:REG0|p4~0_combout ) # ((\G2|reg_loop:1:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:1:REG0|p4~0_combout ),
	.datab(\Write1~combout [1]),
	.datac(\G2|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:1:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G2|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \G2|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:2:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:2:REG0|p1~0_combout ) # (\G2|reg_loop:2:REG0|p4~0_combout )))

	.dataa(\G2|reg_loop:2:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:2:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G2|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \G6|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:2:REG0|p4~0_combout  = (\Write1~combout [2] & ((\G6|reg_loop:2:REG0|p4~0_combout ) # ((\G6|reg_loop:2:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:2:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:2:REG0|p1~0_combout ),
	.datac(\Write1~combout [2]),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:2:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G6|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \G8|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:2:REG0|p4~0_combout  = (\Write1~combout [2] & ((\G8|reg_loop:2:REG0|p4~0_combout ) # ((\G8|reg_loop:2:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:2:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:2:REG0|p1~0_combout ),
	.datac(\Write1~combout [2]),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:2:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G8|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \G3|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:3:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:3:REG0|p1~0_combout ) # (\G3|reg_loop:3:REG0|p4~0_combout )))

	.dataa(\G3|reg_loop:3:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:3:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G3|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:3:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G3|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \G2|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:4:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:4:REG0|p1~0_combout ) # (\G2|reg_loop:4:REG0|p4~0_combout )))

	.dataa(\G2|reg_loop:4:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:4:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G2|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \G6|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:4:REG0|p4~0_combout  = (\Write1~combout [4] & ((\G6|reg_loop:4:REG0|p4~0_combout ) # ((\G6|reg_loop:4:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:4:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:4:REG0|p1~0_combout ),
	.datac(\Write1~combout [4]),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:4:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G6|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \G3|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:5:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:5:REG0|p1~0_combout ) # (\G3|reg_loop:5:REG0|p4~0_combout )))

	.dataa(\G3|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G3|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:5:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G3|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \G4|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:5:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:5:REG0|p1~0_combout ) # (\G4|reg_loop:5:REG0|p4~0_combout )))

	.dataa(\G4|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G4|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:5:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G4|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \G7|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:5:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:5:REG0|p1~0_combout ) # (\G7|reg_loop:5:REG0|p4~0_combout )))

	.dataa(\G7|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G0|Mux3~3_combout ),
	.datac(vcc),
	.datad(\G7|reg_loop:5:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:5:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \G7|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \G8|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:5:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:5:REG0|p4~0_combout ) # (\G8|reg_loop:5:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G8|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:5:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:5:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G8|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \G5|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:6:REG0|p4~0_combout  = (\Write1~combout [6] & ((\G5|reg_loop:6:REG0|p1~0_combout ) # ((\G5|reg_loop:6:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [6]),
	.datab(\G5|reg_loop:6:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:6:REG0|p4~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:6:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \G8|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:6:REG0|p4~0_combout  = (\Write1~combout [6] & ((\G8|reg_loop:6:REG0|p1~0_combout ) # ((\G8|reg_loop:6:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:6:REG0|p1~0_combout ),
	.datab(\Write1~combout [6]),
	.datac(\G8|reg_loop:6:REG0|p4~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:6:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G8|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \G4|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:7:REG0|p4~0_combout  = (\Write1~combout [7] & ((\G4|reg_loop:7:REG0|p4~0_combout ) # ((\G4|reg_loop:7:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:7:REG0|p4~0_combout ),
	.datab(\Write1~combout [7]),
	.datac(\G4|reg_loop:7:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:7:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G4|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \G3|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:8:REG0|p4~0_combout  = (\Write1~combout [8] & ((\G3|reg_loop:8:REG0|p4~0_combout ) # ((\G3|reg_loop:8:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:8:REG0|p4~0_combout ),
	.datab(\Write1~combout [8]),
	.datac(\G3|reg_loop:8:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:8:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G3|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \G2|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:9:REG0|p4~0_combout  = (\Write1~combout [9] & ((\G2|reg_loop:9:REG0|p4~0_combout ) # ((\G2|reg_loop:9:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:9:REG0|p4~0_combout ),
	.datab(\G2|reg_loop:9:REG0|p1~0_combout ),
	.datac(\Write1~combout [9]),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:9:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G2|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \G3|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:11:REG0|p4~0_combout  = (\Write1~combout [11] & ((\G3|reg_loop:11:REG0|p4~0_combout ) # ((\G3|reg_loop:11:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:11:REG0|p4~0_combout ),
	.datab(\G3|reg_loop:11:REG0|p1~0_combout ),
	.datac(\Write1~combout [11]),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:11:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G3|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \G6|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:11:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:11:REG0|p1~0_combout ) # (\G6|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\G6|reg_loop:11:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:11:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G6|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \G4|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:12:REG0|p4~0_combout  = (\Write1~combout [12] & ((\G4|reg_loop:12:REG0|p4~0_combout ) # ((\G4|reg_loop:12:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:12:REG0|p4~0_combout ),
	.datab(\Write1~combout [12]),
	.datac(\G4|reg_loop:12:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:12:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G4|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \G2|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:12:REG0|p4~0_combout  = (\Write1~combout [12] & ((\G2|reg_loop:12:REG0|p4~0_combout ) # ((\G2|reg_loop:12:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:12:REG0|p4~0_combout ),
	.datab(\Write1~combout [12]),
	.datac(\G0|Mux3~2clkctrl_outclk ),
	.datad(\G2|reg_loop:12:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:12:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \G2|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \G3|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:13:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:13:REG0|p4~0_combout ) # (\G3|reg_loop:13:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:13:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\G3|reg_loop:13:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:13:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \G3|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \G4|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:13:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:13:REG0|p1~0_combout ) # (\G4|reg_loop:13:REG0|p4~0_combout )))

	.dataa(\G4|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G4|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:13:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G4|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \G2|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:13:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:13:REG0|p1~0_combout ) # (\G2|reg_loop:13:REG0|p4~0_combout )))

	.dataa(\G2|reg_loop:13:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:13:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G2|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \G5|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:13:REG0|p4~0_combout  = (\Write1~combout [13] & ((\G5|reg_loop:13:REG0|p4~0_combout ) # ((\G5|reg_loop:13:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\G5|reg_loop:13:REG0|p4~0_combout ),
	.datab(\G5|reg_loop:13:REG0|p1~0_combout ),
	.datac(\Write1~combout [13]),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:13:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G5|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \G3|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:14:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:14:REG0|p4~0_combout ) # (\G3|reg_loop:14:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G3|reg_loop:14:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:14:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:14:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \G3|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \G4|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:14:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:14:REG0|p4~0_combout ) # (\G4|reg_loop:14:REG0|p1~0_combout )))

	.dataa(\G4|reg_loop:14:REG0|p4~0_combout ),
	.datab(\G0|Mux3~1_combout ),
	.datac(vcc),
	.datad(\G4|reg_loop:14:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:14:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \G4|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \G2|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:14:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:14:REG0|p1~0_combout ) # (\G2|reg_loop:14:REG0|p4~0_combout )))

	.dataa(\G2|reg_loop:14:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:14:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G2|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \G7|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:14:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:14:REG0|p1~0_combout ) # (\G7|reg_loop:14:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G7|reg_loop:14:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:14:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G7|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \G8|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:14:REG0|p4~0_combout  = (\Write1~combout [14] & ((\G8|reg_loop:14:REG0|p4~0_combout ) # ((\G8|reg_loop:14:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:14:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:14:REG0|p1~0_combout ),
	.datac(\Write1~combout [14]),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:14:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G8|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \G2|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:15:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:15:REG0|p4~0_combout ) # (\G2|reg_loop:15:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G2|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:15:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:15:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G2|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1AD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1AD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1AD[2]));
// synopsys translate_off
defparam \Write1AD[2]~I .input_async_reset = "none";
defparam \Write1AD[2]~I .input_power_up = "low";
defparam \Write1AD[2]~I .input_register_mode = "none";
defparam \Write1AD[2]~I .input_sync_reset = "none";
defparam \Write1AD[2]~I .oe_async_reset = "none";
defparam \Write1AD[2]~I .oe_power_up = "low";
defparam \Write1AD[2]~I .oe_register_mode = "none";
defparam \Write1AD[2]~I .oe_sync_reset = "none";
defparam \Write1AD[2]~I .operation_mode = "input";
defparam \Write1AD[2]~I .output_async_reset = "none";
defparam \Write1AD[2]~I .output_power_up = "low";
defparam \Write1AD[2]~I .output_register_mode = "none";
defparam \Write1AD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1AD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1AD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1AD[1]));
// synopsys translate_off
defparam \Write1AD[1]~I .input_async_reset = "none";
defparam \Write1AD[1]~I .input_power_up = "low";
defparam \Write1AD[1]~I .input_register_mode = "none";
defparam \Write1AD[1]~I .input_sync_reset = "none";
defparam \Write1AD[1]~I .oe_async_reset = "none";
defparam \Write1AD[1]~I .oe_power_up = "low";
defparam \Write1AD[1]~I .oe_register_mode = "none";
defparam \Write1AD[1]~I .oe_sync_reset = "none";
defparam \Write1AD[1]~I .operation_mode = "input";
defparam \Write1AD[1]~I .output_async_reset = "none";
defparam \Write1AD[1]~I .output_power_up = "low";
defparam \Write1AD[1]~I .output_register_mode = "none";
defparam \Write1AD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1AD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1AD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1AD[0]));
// synopsys translate_off
defparam \Write1AD[0]~I .input_async_reset = "none";
defparam \Write1AD[0]~I .input_power_up = "low";
defparam \Write1AD[0]~I .input_register_mode = "none";
defparam \Write1AD[0]~I .input_sync_reset = "none";
defparam \Write1AD[0]~I .oe_async_reset = "none";
defparam \Write1AD[0]~I .oe_power_up = "low";
defparam \Write1AD[0]~I .oe_register_mode = "none";
defparam \Write1AD[0]~I .oe_sync_reset = "none";
defparam \Write1AD[0]~I .operation_mode = "input";
defparam \Write1AD[0]~I .output_async_reset = "none";
defparam \Write1AD[0]~I .output_power_up = "low";
defparam \Write1AD[0]~I .output_register_mode = "none";
defparam \Write1AD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N4
cycloneii_lcell_comb \G0|Mux3~3 (
// Equation(s):
// \G0|Mux3~3_combout  = (\Write1AD~combout [2] & (\clock~combout  & (\Write1AD~combout [1] & !\Write1AD~combout [0])))

	.dataa(\Write1AD~combout [2]),
	.datab(\clock~combout ),
	.datac(\Write1AD~combout [1]),
	.datad(\Write1AD~combout [0]),
	.cin(gnd),
	.combout(\G0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \G0|Mux3~3 .lut_mask = 16'h0080;
defparam \G0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \G0|Mux3~3clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\G0|Mux3~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\G0|Mux3~3clkctrl_outclk ));
// synopsys translate_off
defparam \G0|Mux3~3clkctrl .clock_type = "global clock";
defparam \G0|Mux3~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \G7|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:0:REG0|p4~0_combout  = (\Write1~combout [0] & ((\G7|reg_loop:0:REG0|p4~0_combout ) # ((\G7|reg_loop:0:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [0]),
	.datab(\G7|reg_loop:0:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:0:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:0:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G7|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \G7|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:0:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:0:REG0|p1~0_combout ) # (\G7|reg_loop:0:REG0|p4~0_combout )))

	.dataa(\G7|reg_loop:0:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G7|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \G7|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:0:REG0|p5~0_combout  = (!\G7|reg_loop:0:REG0|p1~0_combout  & ((\G7|reg_loop:0:REG0|p5~0_combout ) # ((!\G7|reg_loop:0:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:0:REG0|p4~0_combout ),
	.datab(\G7|reg_loop:0:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:0:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G7|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N2
cycloneii_lcell_comb \G0|Mux3~6 (
// Equation(s):
// \G0|Mux3~6_combout  = (\Write1AD~combout [2] & (\clock~combout  & (\Write1AD~combout [1] & \Write1AD~combout [0])))

	.dataa(\Write1AD~combout [2]),
	.datab(\clock~combout ),
	.datac(\Write1AD~combout [1]),
	.datad(\Write1AD~combout [0]),
	.cin(gnd),
	.combout(\G0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \G0|Mux3~6 .lut_mask = 16'h8000;
defparam \G0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \G8|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:0:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:0:REG0|p4~0_combout ) # (\G8|reg_loop:0:REG0|p1~0_combout )))

	.dataa(\G8|reg_loop:0:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G8|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \G8|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:0:REG0|p5~0_combout  = (!\G8|reg_loop:0:REG0|p1~0_combout  & ((\G8|reg_loop:0:REG0|p5~0_combout ) # ((!\G8|reg_loop:0:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:0:REG0|p4~0_combout ),
	.datab(\G0|Mux3~6_combout ),
	.datac(\G8|reg_loop:0:REG0|p5~0_combout ),
	.datad(\G8|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:0:REG0|p5~0 .lut_mask = 16'h00F4;
defparam \G8|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read1AD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read1AD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1AD[1]));
// synopsys translate_off
defparam \Read1AD[1]~I .input_async_reset = "none";
defparam \Read1AD[1]~I .input_power_up = "low";
defparam \Read1AD[1]~I .input_register_mode = "none";
defparam \Read1AD[1]~I .input_sync_reset = "none";
defparam \Read1AD[1]~I .oe_async_reset = "none";
defparam \Read1AD[1]~I .oe_power_up = "low";
defparam \Read1AD[1]~I .oe_register_mode = "none";
defparam \Read1AD[1]~I .oe_sync_reset = "none";
defparam \Read1AD[1]~I .operation_mode = "input";
defparam \Read1AD[1]~I .output_async_reset = "none";
defparam \Read1AD[1]~I .output_power_up = "low";
defparam \Read1AD[1]~I .output_register_mode = "none";
defparam \Read1AD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \G9|Mux15~2 (
// Equation(s):
// \G9|Mux15~2_combout  = (\G9|Mux15~1_combout  & (((!\Read1AD~combout [1]) # (!\G8|reg_loop:0:REG0|p5~0_combout )))) # (!\G9|Mux15~1_combout  & (!\G7|reg_loop:0:REG0|p5~0_combout  & ((\Read1AD~combout [1]))))

	.dataa(\G9|Mux15~1_combout ),
	.datab(\G7|reg_loop:0:REG0|p5~0_combout ),
	.datac(\G8|reg_loop:0:REG0|p5~0_combout ),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux15~2 .lut_mask = 16'h1BAA;
defparam \G9|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read1AD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read1AD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1AD[0]));
// synopsys translate_off
defparam \Read1AD[0]~I .input_async_reset = "none";
defparam \Read1AD[0]~I .input_power_up = "low";
defparam \Read1AD[0]~I .input_register_mode = "none";
defparam \Read1AD[0]~I .input_sync_reset = "none";
defparam \Read1AD[0]~I .oe_async_reset = "none";
defparam \Read1AD[0]~I .oe_power_up = "low";
defparam \Read1AD[0]~I .oe_register_mode = "none";
defparam \Read1AD[0]~I .oe_sync_reset = "none";
defparam \Read1AD[0]~I .operation_mode = "input";
defparam \Read1AD[0]~I .output_async_reset = "none";
defparam \Read1AD[0]~I .output_power_up = "low";
defparam \Read1AD[0]~I .output_register_mode = "none";
defparam \Read1AD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read1AD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read1AD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1AD[2]));
// synopsys translate_off
defparam \Read1AD[2]~I .input_async_reset = "none";
defparam \Read1AD[2]~I .input_power_up = "low";
defparam \Read1AD[2]~I .input_register_mode = "none";
defparam \Read1AD[2]~I .input_sync_reset = "none";
defparam \Read1AD[2]~I .oe_async_reset = "none";
defparam \Read1AD[2]~I .oe_power_up = "low";
defparam \Read1AD[2]~I .oe_register_mode = "none";
defparam \Read1AD[2]~I .oe_sync_reset = "none";
defparam \Read1AD[2]~I .operation_mode = "input";
defparam \Read1AD[2]~I .output_async_reset = "none";
defparam \Read1AD[2]~I .output_power_up = "low";
defparam \Read1AD[2]~I .output_register_mode = "none";
defparam \Read1AD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \G9|Mux15~3 (
// Equation(s):
// \G9|Mux15~3_combout  = (\Read1AD~combout [2]) # ((\Read1AD~combout [0] & !\Read1AD~combout [1]))

	.dataa(vcc),
	.datab(\Read1AD~combout [0]),
	.datac(\Read1AD~combout [1]),
	.datad(\Read1AD~combout [2]),
	.cin(gnd),
	.combout(\G9|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux15~3 .lut_mask = 16'hFF0C;
defparam \G9|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N0
cycloneii_lcell_comb \G0|Mux3~2 (
// Equation(s):
// \G0|Mux3~2_combout  = (!\Write1AD~combout [2] & (\clock~combout  & (!\Write1AD~combout [1] & \Write1AD~combout [0])))

	.dataa(\Write1AD~combout [2]),
	.datab(\clock~combout ),
	.datac(\Write1AD~combout [1]),
	.datad(\Write1AD~combout [0]),
	.cin(gnd),
	.combout(\G0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \G0|Mux3~2 .lut_mask = 16'h0400;
defparam \G0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \G2|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:0:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:0:REG0|p4~0_combout ) # (\G2|reg_loop:0:REG0|p1~0_combout )))

	.dataa(\G2|reg_loop:0:REG0|p4~0_combout ),
	.datab(\G2|reg_loop:0:REG0|p1~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G2|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:0:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G2|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \G2|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:0:REG0|p5~0_combout  = (!\G2|reg_loop:0:REG0|p1~0_combout  & ((\G2|reg_loop:0:REG0|p5~0_combout ) # ((!\G2|reg_loop:0:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:0:REG0|p4~0_combout ),
	.datab(\G2|reg_loop:0:REG0|p1~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:0:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G2|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \G9|Mux15~5 (
// Equation(s):
// \G9|Mux15~5_combout  = (\G9|Mux15~4_combout  & ((\G9|Mux15~2_combout ) # ((!\G9|Mux15~3_combout )))) # (!\G9|Mux15~4_combout  & (((\G9|Mux15~3_combout  & !\G2|reg_loop:0:REG0|p5~0_combout ))))

	.dataa(\G9|Mux15~4_combout ),
	.datab(\G9|Mux15~2_combout ),
	.datac(\G9|Mux15~3_combout ),
	.datad(\G2|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux15~5 .lut_mask = 16'h8ADA;
defparam \G9|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N20
cycloneii_lcell_comb \G0|Mux3~1 (
// Equation(s):
// \G0|Mux3~1_combout  = (!\Write1AD~combout [2] & (\clock~combout  & (\Write1AD~combout [1] & \Write1AD~combout [0])))

	.dataa(\Write1AD~combout [2]),
	.datab(\clock~combout ),
	.datac(\Write1AD~combout [1]),
	.datad(\Write1AD~combout [0]),
	.cin(gnd),
	.combout(\G0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \G0|Mux3~1 .lut_mask = 16'h4000;
defparam \G0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \G4|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:0:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:0:REG0|p1~0_combout ) # (\G4|reg_loop:0:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~1_combout ),
	.datac(\G4|reg_loop:0:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:0:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G4|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \G0|Mux3~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\G0|Mux3~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\G0|Mux3~1clkctrl_outclk ));
// synopsys translate_off
defparam \G0|Mux3~1clkctrl .clock_type = "global clock";
defparam \G0|Mux3~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \G4|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:0:REG0|p4~0_combout  = (\Write1~combout [0] & ((\G4|reg_loop:0:REG0|p4~0_combout ) # ((\G4|reg_loop:0:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\Write1~combout [0]),
	.datab(\G4|reg_loop:0:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:0:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:0:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G4|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \G4|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:0:REG0|p5~0_combout  = (!\G4|reg_loop:0:REG0|p1~0_combout  & ((\G4|reg_loop:0:REG0|p5~0_combout ) # ((!\G4|reg_loop:0:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:0:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:0:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:0:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:0:REG0|p5~0 .lut_mask = 16'h0B0A;
defparam \G4|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[0]));
// synopsys translate_off
defparam \Write1[0]~I .input_async_reset = "none";
defparam \Write1[0]~I .input_power_up = "low";
defparam \Write1[0]~I .input_register_mode = "none";
defparam \Write1[0]~I .input_sync_reset = "none";
defparam \Write1[0]~I .oe_async_reset = "none";
defparam \Write1[0]~I .oe_power_up = "low";
defparam \Write1[0]~I .oe_register_mode = "none";
defparam \Write1[0]~I .oe_sync_reset = "none";
defparam \Write1[0]~I .operation_mode = "input";
defparam \Write1[0]~I .output_async_reset = "none";
defparam \Write1[0]~I .output_power_up = "low";
defparam \Write1[0]~I .output_register_mode = "none";
defparam \Write1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N26
cycloneii_lcell_comb \G0|Mux3~0 (
// Equation(s):
// \G0|Mux3~0_combout  = (!\Write1AD~combout [2] & (\clock~combout  & (\Write1AD~combout [1] & !\Write1AD~combout [0])))

	.dataa(\Write1AD~combout [2]),
	.datab(\clock~combout ),
	.datac(\Write1AD~combout [1]),
	.datad(\Write1AD~combout [0]),
	.cin(gnd),
	.combout(\G0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \G0|Mux3~0 .lut_mask = 16'h0040;
defparam \G0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \G0|Mux3~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\G0|Mux3~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\G0|Mux3~0clkctrl_outclk ));
// synopsys translate_off
defparam \G0|Mux3~0clkctrl .clock_type = "global clock";
defparam \G0|Mux3~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \G3|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:0:REG0|p4~0_combout  = (\Write1~combout [0] & ((\G3|reg_loop:0:REG0|p1~0_combout ) # ((\G3|reg_loop:0:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:0:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:0:REG0|p4~0_combout ),
	.datac(\Write1~combout [0]),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:0:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G3|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \G3|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:0:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:0:REG0|p4~0_combout ) # (\G3|reg_loop:0:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G3|reg_loop:0:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G3|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \G3|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:0:REG0|p5~0_combout  = (!\G3|reg_loop:0:REG0|p1~0_combout  & ((\G3|reg_loop:0:REG0|p5~0_combout ) # ((!\G3|reg_loop:0:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:0:REG0|p5~0_combout ),
	.datab(\G3|reg_loop:0:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:0:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G3|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \G9|Mux15~0 (
// Equation(s):
// \G9|Mux15~0_combout  = (!\Read1AD~combout [2] & \Read1AD~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Read1AD~combout [2]),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux15~0 .lut_mask = 16'h0F00;
defparam \G9|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \G9|Mux15 (
// Equation(s):
// \G9|Mux15~combout  = (\G9|Mux15~5_combout  & (((!\G9|Mux15~0_combout )) # (!\G4|reg_loop:0:REG0|p5~0_combout ))) # (!\G9|Mux15~5_combout  & (((!\G3|reg_loop:0:REG0|p5~0_combout  & \G9|Mux15~0_combout ))))

	.dataa(\G9|Mux15~5_combout ),
	.datab(\G4|reg_loop:0:REG0|p5~0_combout ),
	.datac(\G3|reg_loop:0:REG0|p5~0_combout ),
	.datad(\G9|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux15 .lut_mask = 16'h27AA;
defparam \G9|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \G9|Mux15~4 (
// Equation(s):
// \G9|Mux15~4_combout  = (\Read1AD~combout [2]) # ((\Read1AD~combout [1] & \Read1AD~combout [0]))

	.dataa(\Read1AD~combout [1]),
	.datab(vcc),
	.datac(\Read1AD~combout [0]),
	.datad(\Read1AD~combout [2]),
	.cin(gnd),
	.combout(\G9|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux15~4 .lut_mask = 16'hFFA0;
defparam \G9|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[1]));
// synopsys translate_off
defparam \Write1[1]~I .input_async_reset = "none";
defparam \Write1[1]~I .input_power_up = "low";
defparam \Write1[1]~I .input_register_mode = "none";
defparam \Write1[1]~I .input_sync_reset = "none";
defparam \Write1[1]~I .oe_async_reset = "none";
defparam \Write1[1]~I .oe_power_up = "low";
defparam \Write1[1]~I .oe_register_mode = "none";
defparam \Write1[1]~I .oe_sync_reset = "none";
defparam \Write1[1]~I .operation_mode = "input";
defparam \Write1[1]~I .output_async_reset = "none";
defparam \Write1[1]~I .output_power_up = "low";
defparam \Write1[1]~I .output_register_mode = "none";
defparam \Write1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N22
cycloneii_lcell_comb \G0|Mux3~4 (
// Equation(s):
// \G0|Mux3~4_combout  = (\Write1AD~combout [2] & (\clock~combout  & (!\Write1AD~combout [1] & \Write1AD~combout [0])))

	.dataa(\Write1AD~combout [2]),
	.datab(\clock~combout ),
	.datac(\Write1AD~combout [1]),
	.datad(\Write1AD~combout [0]),
	.cin(gnd),
	.combout(\G0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \G0|Mux3~4 .lut_mask = 16'h0800;
defparam \G0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \G0|Mux3~4clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\G0|Mux3~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\G0|Mux3~4clkctrl_outclk ));
// synopsys translate_off
defparam \G0|Mux3~4clkctrl .clock_type = "global clock";
defparam \G0|Mux3~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \G6|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:1:REG0|p4~0_combout  = (\Write1~combout [1] & ((\G6|reg_loop:1:REG0|p1~0_combout ) # ((\G6|reg_loop:1:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:1:REG0|p1~0_combout ),
	.datab(\Write1~combout [1]),
	.datac(\G6|reg_loop:1:REG0|p4~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:1:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G6|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \G6|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:1:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:1:REG0|p4~0_combout ) # (\G6|reg_loop:1:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~4_combout ),
	.datab(vcc),
	.datac(\G6|reg_loop:1:REG0|p4~0_combout ),
	.datad(\G6|reg_loop:1:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:1:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G6|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \G6|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:1:REG0|p5~0_combout  = (!\G6|reg_loop:1:REG0|p1~0_combout  & ((\G6|reg_loop:1:REG0|p5~0_combout ) # ((\G0|Mux3~4_combout  & !\G6|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~4_combout ),
	.datab(\G6|reg_loop:1:REG0|p5~0_combout ),
	.datac(\G6|reg_loop:1:REG0|p4~0_combout ),
	.datad(\G6|reg_loop:1:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:1:REG0|p5~0 .lut_mask = 16'h00CE;
defparam \G6|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N6
cycloneii_lcell_comb \G0|Mux3~5 (
// Equation(s):
// \G0|Mux3~5_combout  = (\Write1AD~combout [2] & (\clock~combout  & (!\Write1AD~combout [1] & !\Write1AD~combout [0])))

	.dataa(\Write1AD~combout [2]),
	.datab(\clock~combout ),
	.datac(\Write1AD~combout [1]),
	.datad(\Write1AD~combout [0]),
	.cin(gnd),
	.combout(\G0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \G0|Mux3~5 .lut_mask = 16'h0008;
defparam \G0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \G0|Mux3~5clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\G0|Mux3~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\G0|Mux3~5clkctrl_outclk ));
// synopsys translate_off
defparam \G0|Mux3~5clkctrl .clock_type = "global clock";
defparam \G0|Mux3~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \G5|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:1:REG0|p4~0_combout  = (\Write1~combout [1] & ((\G5|reg_loop:1:REG0|p4~0_combout ) # ((\G5|reg_loop:1:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\G5|reg_loop:1:REG0|p4~0_combout ),
	.datab(\Write1~combout [1]),
	.datac(\G5|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:1:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G5|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \G5|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:1:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:1:REG0|p1~0_combout ) # (\G5|reg_loop:1:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~5_combout ),
	.datab(vcc),
	.datac(\G5|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G5|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:1:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G5|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \G5|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:1:REG0|p5~0_combout  = (!\G5|reg_loop:1:REG0|p1~0_combout  & ((\G5|reg_loop:1:REG0|p5~0_combout ) # ((!\G5|reg_loop:1:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:1:REG0|p4~0_combout ),
	.datab(\G5|reg_loop:1:REG0|p5~0_combout ),
	.datac(\G5|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:1:REG0|p5~0 .lut_mask = 16'h0D0C;
defparam \G5|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \G9|Mux14~0 (
// Equation(s):
// \G9|Mux14~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0])))) # (!\Read1AD~combout [1] & ((\Read1AD~combout [0] & (!\G6|reg_loop:1:REG0|p5~0_combout )) # (!\Read1AD~combout [0] & ((!\G5|reg_loop:1:REG0|p5~0_combout )))))

	.dataa(\Read1AD~combout [1]),
	.datab(\G6|reg_loop:1:REG0|p5~0_combout ),
	.datac(\G5|reg_loop:1:REG0|p5~0_combout ),
	.datad(\Read1AD~combout [0]),
	.cin(gnd),
	.combout(\G9|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux14~0 .lut_mask = 16'hBB05;
defparam \G9|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \G7|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:1:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:1:REG0|p1~0_combout ) # (\G7|reg_loop:1:REG0|p4~0_combout )))

	.dataa(\G7|reg_loop:1:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:1:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G7|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \G7|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:1:REG0|p4~0_combout  = (\Write1~combout [1] & ((\G7|reg_loop:1:REG0|p4~0_combout ) # ((\G7|reg_loop:1:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [1]),
	.datab(\G7|reg_loop:1:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3clkctrl_outclk ),
	.datad(\G7|reg_loop:1:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:1:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \G7|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \G7|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:1:REG0|p5~0_combout  = (!\G7|reg_loop:1:REG0|p1~0_combout  & ((\G7|reg_loop:1:REG0|p5~0_combout ) # ((!\G7|reg_loop:1:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:1:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:1:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:1:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G7|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \G9|Mux14~1 (
// Equation(s):
// \G9|Mux14~1_combout  = (\G9|Mux14~0_combout  & (((!\Read1AD~combout [1])) # (!\G8|reg_loop:1:REG0|p5~0_combout ))) # (!\G9|Mux14~0_combout  & (((\Read1AD~combout [1] & !\G7|reg_loop:1:REG0|p5~0_combout ))))

	.dataa(\G8|reg_loop:1:REG0|p5~0_combout ),
	.datab(\G9|Mux14~0_combout ),
	.datac(\Read1AD~combout [1]),
	.datad(\G7|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux14~1 .lut_mask = 16'h4C7C;
defparam \G9|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \G9|Mux14~2 (
// Equation(s):
// \G9|Mux14~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & ((\G9|Mux14~1_combout ))) # (!\G9|Mux15~4_combout  & (!\G2|reg_loop:1:REG0|p5~0_combout )))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G2|reg_loop:1:REG0|p5~0_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux15~4_combout ),
	.datad(\G9|Mux14~1_combout ),
	.cin(gnd),
	.combout(\G9|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux14~2 .lut_mask = 16'hF434;
defparam \G9|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneii_lcell_comb \G4|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:1:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:1:REG0|p1~0_combout ) # (\G4|reg_loop:1:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G4|reg_loop:1:REG0|p1~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:1:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G4|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneii_lcell_comb \G4|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:1:REG0|p4~0_combout  = (\Write1~combout [1] & ((\G4|reg_loop:1:REG0|p4~0_combout ) # ((\G4|reg_loop:1:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\Write1~combout [1]),
	.datab(\G4|reg_loop:1:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:1:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G4|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneii_lcell_comb \G4|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:1:REG0|p5~0_combout  = (!\G4|reg_loop:1:REG0|p1~0_combout  & ((\G4|reg_loop:1:REG0|p5~0_combout ) # ((!\G4|reg_loop:1:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:1:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:1:REG0|p4~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:1:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:1:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G4|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneii_lcell_comb \G3|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:1:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:1:REG0|p4~0_combout ) # (\G3|reg_loop:1:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:1:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:1:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G3|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:1:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G3|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneii_lcell_comb \G3|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:1:REG0|p4~0_combout  = (\Write1~combout [1] & ((\G3|reg_loop:1:REG0|p4~0_combout ) # ((\G3|reg_loop:1:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\Write1~combout [1]),
	.datab(\G3|reg_loop:1:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:1:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G3|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneii_lcell_comb \G3|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:1:REG0|p5~0_combout  = (!\G3|reg_loop:1:REG0|p1~0_combout  & ((\G3|reg_loop:1:REG0|p5~0_combout ) # ((\G0|Mux3~0_combout  & !\G3|reg_loop:1:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:1:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G3|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:1:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G3|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \G9|Mux14 (
// Equation(s):
// \G9|Mux14~combout  = (\G9|Mux14~2_combout  & (((!\G9|Mux15~0_combout )) # (!\G4|reg_loop:1:REG0|p5~0_combout ))) # (!\G9|Mux14~2_combout  & (((\G9|Mux15~0_combout  & !\G3|reg_loop:1:REG0|p5~0_combout ))))

	.dataa(\G9|Mux14~2_combout ),
	.datab(\G4|reg_loop:1:REG0|p5~0_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G3|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux14 .lut_mask = 16'h2A7A;
defparam \G9|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[2]));
// synopsys translate_off
defparam \Write1[2]~I .input_async_reset = "none";
defparam \Write1[2]~I .input_power_up = "low";
defparam \Write1[2]~I .input_register_mode = "none";
defparam \Write1[2]~I .input_sync_reset = "none";
defparam \Write1[2]~I .oe_async_reset = "none";
defparam \Write1[2]~I .oe_power_up = "low";
defparam \Write1[2]~I .oe_register_mode = "none";
defparam \Write1[2]~I .oe_sync_reset = "none";
defparam \Write1[2]~I .operation_mode = "input";
defparam \Write1[2]~I .output_async_reset = "none";
defparam \Write1[2]~I .output_power_up = "low";
defparam \Write1[2]~I .output_register_mode = "none";
defparam \Write1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \G3|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:2:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:2:REG0|p1~0_combout ) # (\G3|reg_loop:2:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~0_combout ),
	.datab(vcc),
	.datac(\G3|reg_loop:2:REG0|p1~0_combout ),
	.datad(\G3|reg_loop:2:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:2:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G3|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \G3|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:2:REG0|p4~0_combout  = (\Write1~combout [2] & ((\G3|reg_loop:2:REG0|p4~0_combout ) # ((\G3|reg_loop:2:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:2:REG0|p4~0_combout ),
	.datab(\Write1~combout [2]),
	.datac(\G3|reg_loop:2:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:2:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G3|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \G3|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:2:REG0|p5~0_combout  = (!\G3|reg_loop:2:REG0|p1~0_combout  & ((\G3|reg_loop:2:REG0|p5~0_combout ) # ((\G0|Mux3~0_combout  & !\G3|reg_loop:2:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:2:REG0|p1~0_combout ),
	.datad(\G3|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:2:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G3|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \G4|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:2:REG0|p4~0_combout  = (\Write1~combout [2] & ((\G4|reg_loop:2:REG0|p1~0_combout ) # ((\G4|reg_loop:2:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:2:REG0|p1~0_combout ),
	.datab(\Write1~combout [2]),
	.datac(\G4|reg_loop:2:REG0|p4~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:2:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G4|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneii_lcell_comb \G4|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:2:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:2:REG0|p4~0_combout ) # (\G4|reg_loop:2:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G4|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:2:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:2:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \G4|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \G4|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:2:REG0|p5~0_combout  = (!\G4|reg_loop:2:REG0|p1~0_combout  & ((\G4|reg_loop:2:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:2:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~1_combout ),
	.datab(\G4|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:2:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:2:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G4|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \G0|Mux3~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\G0|Mux3~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\G0|Mux3~2clkctrl_outclk ));
// synopsys translate_off
defparam \G0|Mux3~2clkctrl .clock_type = "global clock";
defparam \G0|Mux3~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \G2|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:2:REG0|p4~0_combout  = (\Write1~combout [2] & ((\G2|reg_loop:2:REG0|p1~0_combout ) # ((\G2|reg_loop:2:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:2:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:2:REG0|p4~0_combout ),
	.datac(\Write1~combout [2]),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:2:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G2|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \G2|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:2:REG0|p5~0_combout  = (!\G2|reg_loop:2:REG0|p1~0_combout  & ((\G2|reg_loop:2:REG0|p5~0_combout ) # ((!\G2|reg_loop:2:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:2:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:2:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G2|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \G9|Mux13~2 (
// Equation(s):
// \G9|Mux13~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & (\G9|Mux13~1_combout )) # (!\G9|Mux15~4_combout  & ((!\G2|reg_loop:2:REG0|p5~0_combout ))))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G9|Mux13~1_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux15~4_combout ),
	.datad(\G2|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux13~2 .lut_mask = 16'hB0BC;
defparam \G9|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneii_lcell_comb \G9|Mux13 (
// Equation(s):
// \G9|Mux13~combout  = (\G9|Mux15~0_combout  & ((\G9|Mux13~2_combout  & ((!\G4|reg_loop:2:REG0|p5~0_combout ))) # (!\G9|Mux13~2_combout  & (!\G3|reg_loop:2:REG0|p5~0_combout )))) # (!\G9|Mux15~0_combout  & (((\G9|Mux13~2_combout ))))

	.dataa(\G3|reg_loop:2:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:2:REG0|p5~0_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G9|Mux13~2_combout ),
	.cin(gnd),
	.combout(\G9|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux13 .lut_mask = 16'h3F50;
defparam \G9|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[3]));
// synopsys translate_off
defparam \Write1[3]~I .input_async_reset = "none";
defparam \Write1[3]~I .input_power_up = "low";
defparam \Write1[3]~I .input_register_mode = "none";
defparam \Write1[3]~I .input_sync_reset = "none";
defparam \Write1[3]~I .oe_async_reset = "none";
defparam \Write1[3]~I .oe_power_up = "low";
defparam \Write1[3]~I .oe_register_mode = "none";
defparam \Write1[3]~I .oe_sync_reset = "none";
defparam \Write1[3]~I .operation_mode = "input";
defparam \Write1[3]~I .output_async_reset = "none";
defparam \Write1[3]~I .output_power_up = "low";
defparam \Write1[3]~I .output_register_mode = "none";
defparam \Write1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \G4|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:3:REG0|p4~0_combout  = (\Write1~combout [3] & ((\G4|reg_loop:3:REG0|p1~0_combout ) # ((\G4|reg_loop:3:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:3:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:3:REG0|p4~0_combout ),
	.datac(\Write1~combout [3]),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:3:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G4|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \G4|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:3:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:3:REG0|p1~0_combout ) # (\G4|reg_loop:3:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~1_combout ),
	.datac(\G4|reg_loop:3:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:3:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:3:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G4|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \G4|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:3:REG0|p5~0_combout  = (!\G4|reg_loop:3:REG0|p1~0_combout  & ((\G4|reg_loop:3:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\G4|reg_loop:3:REG0|p5~0_combout ),
	.datab(\G0|Mux3~1_combout ),
	.datac(\G4|reg_loop:3:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:3:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:3:REG0|p5~0 .lut_mask = 16'h0A0E;
defparam \G4|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \G3|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:3:REG0|p4~0_combout  = (\Write1~combout [3] & ((\G3|reg_loop:3:REG0|p1~0_combout ) # ((\G3|reg_loop:3:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:3:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:3:REG0|p4~0_combout ),
	.datac(\Write1~combout [3]),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:3:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G3|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \G3|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:3:REG0|p5~0_combout  = (!\G3|reg_loop:3:REG0|p1~0_combout  & ((\G3|reg_loop:3:REG0|p5~0_combout ) # ((!\G3|reg_loop:3:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:3:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:3:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:3:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:3:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G3|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \G2|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:3:REG0|p4~0_combout  = (\Write1~combout [3] & ((\G2|reg_loop:3:REG0|p1~0_combout ) # ((\G2|reg_loop:3:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\Write1~combout [3]),
	.datab(\G2|reg_loop:3:REG0|p1~0_combout ),
	.datac(\G2|reg_loop:3:REG0|p4~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:3:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G2|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \G2|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:3:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:3:REG0|p4~0_combout ) # (\G2|reg_loop:3:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:3:REG0|p4~0_combout ),
	.datad(\G2|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:3:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G2|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \G2|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:3:REG0|p5~0_combout  = (!\G2|reg_loop:3:REG0|p1~0_combout  & ((\G2|reg_loop:3:REG0|p5~0_combout ) # ((\G0|Mux3~2_combout  & !\G2|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~2_combout ),
	.datab(\G2|reg_loop:3:REG0|p1~0_combout ),
	.datac(\G2|reg_loop:3:REG0|p4~0_combout ),
	.datad(\G2|reg_loop:3:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:3:REG0|p5~0 .lut_mask = 16'h3302;
defparam \G2|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \G7|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:3:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:3:REG0|p4~0_combout ) # (\G7|reg_loop:3:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~3_combout ),
	.datab(vcc),
	.datac(\G7|reg_loop:3:REG0|p4~0_combout ),
	.datad(\G7|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:3:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G7|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \G7|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:3:REG0|p4~0_combout  = (\Write1~combout [3] & ((\G7|reg_loop:3:REG0|p4~0_combout ) # ((\G7|reg_loop:3:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:3:REG0|p4~0_combout ),
	.datab(\Write1~combout [3]),
	.datac(\G7|reg_loop:3:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:3:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G7|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \G7|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:3:REG0|p5~0_combout  = (!\G7|reg_loop:3:REG0|p1~0_combout  & ((\G7|reg_loop:3:REG0|p5~0_combout ) # ((\G0|Mux3~3_combout  & !\G7|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~3_combout ),
	.datab(\G7|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G7|reg_loop:3:REG0|p4~0_combout ),
	.datad(\G7|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:3:REG0|p5~0 .lut_mask = 16'h00CE;
defparam \G7|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \G5|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:3:REG0|p4~0_combout  = (\Write1~combout [3] & ((\G5|reg_loop:3:REG0|p4~0_combout ) # ((\G5|reg_loop:3:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\G5|reg_loop:3:REG0|p4~0_combout ),
	.datab(\Write1~combout [3]),
	.datac(\G5|reg_loop:3:REG0|p1~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:3:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G5|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \G5|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:3:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:3:REG0|p1~0_combout ) # (\G5|reg_loop:3:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~5_combout ),
	.datab(vcc),
	.datac(\G5|reg_loop:3:REG0|p1~0_combout ),
	.datad(\G5|reg_loop:3:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:3:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G5|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \G5|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:3:REG0|p5~0_combout  = (!\G5|reg_loop:3:REG0|p1~0_combout  & ((\G5|reg_loop:3:REG0|p5~0_combout ) # ((!\G5|reg_loop:3:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:3:REG0|p4~0_combout ),
	.datab(\G5|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G5|reg_loop:3:REG0|p1~0_combout ),
	.datad(\G0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:3:REG0|p5~0 .lut_mask = 16'h0D0C;
defparam \G5|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \G6|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:3:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:3:REG0|p4~0_combout ) # (\G6|reg_loop:3:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~4_combout ),
	.datac(\G6|reg_loop:3:REG0|p4~0_combout ),
	.datad(\G6|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:3:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G6|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \G6|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:3:REG0|p4~0_combout  = (\Write1~combout [3] & ((\G6|reg_loop:3:REG0|p4~0_combout ) # ((\G6|reg_loop:3:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:3:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:3:REG0|p1~0_combout ),
	.datac(\Write1~combout [3]),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:3:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G6|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \G6|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:3:REG0|p5~0_combout  = (!\G6|reg_loop:3:REG0|p1~0_combout  & ((\G6|reg_loop:3:REG0|p5~0_combout ) # ((\G0|Mux3~4_combout  & !\G6|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\G6|reg_loop:3:REG0|p5~0_combout ),
	.datab(\G0|Mux3~4_combout ),
	.datac(\G6|reg_loop:3:REG0|p4~0_combout ),
	.datad(\G6|reg_loop:3:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:3:REG0|p5~0 .lut_mask = 16'h00AE;
defparam \G6|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \G9|Mux12~0 (
// Equation(s):
// \G9|Mux12~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0])))) # (!\Read1AD~combout [1] & ((\Read1AD~combout [0] & ((!\G6|reg_loop:3:REG0|p5~0_combout ))) # (!\Read1AD~combout [0] & (!\G5|reg_loop:3:REG0|p5~0_combout ))))

	.dataa(\Read1AD~combout [1]),
	.datab(\G5|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G6|reg_loop:3:REG0|p5~0_combout ),
	.datad(\Read1AD~combout [0]),
	.cin(gnd),
	.combout(\G9|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux12~0 .lut_mask = 16'hAF11;
defparam \G9|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \G8|reg_loop:3:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:3:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:3:REG0|p4~0_combout ) # (\G8|reg_loop:3:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~6_combout ),
	.datab(\G8|reg_loop:3:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:3:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G8|reg_loop:3:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:3:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G8|reg_loop:3:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \G0|Mux3~6clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\G0|Mux3~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\G0|Mux3~6clkctrl_outclk ));
// synopsys translate_off
defparam \G0|Mux3~6clkctrl .clock_type = "global clock";
defparam \G0|Mux3~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \G8|reg_loop:3:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:3:REG0|p4~0_combout  = (\Write1~combout [3] & ((\G8|reg_loop:3:REG0|p4~0_combout ) # ((\G8|reg_loop:3:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:3:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:3:REG0|p1~0_combout ),
	.datac(\G0|Mux3~6clkctrl_outclk ),
	.datad(\Write1~combout [3]),
	.cin(gnd),
	.combout(\G8|reg_loop:3:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:3:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \G8|reg_loop:3:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \G8|reg_loop:3:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:3:REG0|p5~0_combout  = (!\G8|reg_loop:3:REG0|p1~0_combout  & ((\G8|reg_loop:3:REG0|p5~0_combout ) # ((\G0|Mux3~6_combout  & !\G8|reg_loop:3:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~6_combout ),
	.datab(\G8|reg_loop:3:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:3:REG0|p1~0_combout ),
	.datad(\G8|reg_loop:3:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:3:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:3:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G8|reg_loop:3:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \G9|Mux12~1 (
// Equation(s):
// \G9|Mux12~1_combout  = (\Read1AD~combout [1] & ((\G9|Mux12~0_combout  & ((!\G8|reg_loop:3:REG0|p5~0_combout ))) # (!\G9|Mux12~0_combout  & (!\G7|reg_loop:3:REG0|p5~0_combout )))) # (!\Read1AD~combout [1] & (((\G9|Mux12~0_combout ))))

	.dataa(\Read1AD~combout [1]),
	.datab(\G7|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G9|Mux12~0_combout ),
	.datad(\G8|reg_loop:3:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux12~1 .lut_mask = 16'h52F2;
defparam \G9|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \G9|Mux12~2 (
// Equation(s):
// \G9|Mux12~2_combout  = (\G9|Mux15~4_combout  & (((\G9|Mux12~1_combout ) # (!\G9|Mux15~3_combout )))) # (!\G9|Mux15~4_combout  & (!\G2|reg_loop:3:REG0|p5~0_combout  & (\G9|Mux15~3_combout )))

	.dataa(\G9|Mux15~4_combout ),
	.datab(\G2|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G9|Mux15~3_combout ),
	.datad(\G9|Mux12~1_combout ),
	.cin(gnd),
	.combout(\G9|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux12~2 .lut_mask = 16'hBA1A;
defparam \G9|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \G9|Mux12 (
// Equation(s):
// \G9|Mux12~combout  = (\G9|Mux15~0_combout  & ((\G9|Mux12~2_combout  & (!\G4|reg_loop:3:REG0|p5~0_combout )) # (!\G9|Mux12~2_combout  & ((!\G3|reg_loop:3:REG0|p5~0_combout ))))) # (!\G9|Mux15~0_combout  & (((\G9|Mux12~2_combout ))))

	.dataa(\G4|reg_loop:3:REG0|p5~0_combout ),
	.datab(\G3|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G9|Mux12~2_combout ),
	.cin(gnd),
	.combout(\G9|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux12 .lut_mask = 16'h5F30;
defparam \G9|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[4]));
// synopsys translate_off
defparam \Write1[4]~I .input_async_reset = "none";
defparam \Write1[4]~I .input_power_up = "low";
defparam \Write1[4]~I .input_register_mode = "none";
defparam \Write1[4]~I .input_sync_reset = "none";
defparam \Write1[4]~I .oe_async_reset = "none";
defparam \Write1[4]~I .oe_power_up = "low";
defparam \Write1[4]~I .oe_register_mode = "none";
defparam \Write1[4]~I .oe_sync_reset = "none";
defparam \Write1[4]~I .operation_mode = "input";
defparam \Write1[4]~I .output_async_reset = "none";
defparam \Write1[4]~I .output_power_up = "low";
defparam \Write1[4]~I .output_register_mode = "none";
defparam \Write1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \G2|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:4:REG0|p4~0_combout  = (\Write1~combout [4] & ((\G2|reg_loop:4:REG0|p1~0_combout ) # ((\G2|reg_loop:4:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:4:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:4:REG0|p4~0_combout ),
	.datac(\Write1~combout [4]),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:4:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G2|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \G2|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:4:REG0|p5~0_combout  = (!\G2|reg_loop:4:REG0|p1~0_combout  & ((\G2|reg_loop:4:REG0|p5~0_combout ) # ((!\G2|reg_loop:4:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:4:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:4:REG0|p4~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:4:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G2|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \G9|Mux11~2 (
// Equation(s):
// \G9|Mux11~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & (\G9|Mux11~1_combout )) # (!\G9|Mux15~4_combout  & ((!\G2|reg_loop:4:REG0|p5~0_combout ))))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G9|Mux11~1_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux15~4_combout ),
	.datad(\G2|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux11~2 .lut_mask = 16'hB0BC;
defparam \G9|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \G4|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:4:REG0|p4~0_combout  = (\Write1~combout [4] & ((\G4|reg_loop:4:REG0|p1~0_combout ) # ((\G4|reg_loop:4:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:4:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:4:REG0|p4~0_combout ),
	.datac(\Write1~combout [4]),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:4:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G4|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \G4|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:4:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:4:REG0|p1~0_combout ) # (\G4|reg_loop:4:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~1_combout ),
	.datab(vcc),
	.datac(\G4|reg_loop:4:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:4:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G4|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \G4|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:4:REG0|p5~0_combout  = (!\G4|reg_loop:4:REG0|p1~0_combout  & ((\G4|reg_loop:4:REG0|p5~0_combout ) # ((!\G4|reg_loop:4:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:4:REG0|p4~0_combout ),
	.datab(\G4|reg_loop:4:REG0|p5~0_combout ),
	.datac(\G4|reg_loop:4:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:4:REG0|p5~0 .lut_mask = 16'h0D0C;
defparam \G4|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \G3|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:4:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:4:REG0|p1~0_combout ) # (\G3|reg_loop:4:REG0|p4~0_combout )))

	.dataa(\G3|reg_loop:4:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:4:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G3|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \G3|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:4:REG0|p4~0_combout  = (\Write1~combout [4] & ((\G3|reg_loop:4:REG0|p4~0_combout ) # ((\G3|reg_loop:4:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\Write1~combout [4]),
	.datab(\G3|reg_loop:4:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:4:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:4:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G3|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \G3|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:4:REG0|p5~0_combout  = (!\G3|reg_loop:4:REG0|p1~0_combout  & ((\G3|reg_loop:4:REG0|p5~0_combout ) # ((\G0|Mux3~0_combout  & !\G3|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\G3|reg_loop:4:REG0|p1~0_combout ),
	.datab(\G0|Mux3~0_combout ),
	.datac(\G3|reg_loop:4:REG0|p5~0_combout ),
	.datad(\G3|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:4:REG0|p5~0 .lut_mask = 16'h5054;
defparam \G3|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \G9|Mux11 (
// Equation(s):
// \G9|Mux11~combout  = (\G9|Mux11~2_combout  & (((!\G9|Mux15~0_combout )) # (!\G4|reg_loop:4:REG0|p5~0_combout ))) # (!\G9|Mux11~2_combout  & (((!\G3|reg_loop:4:REG0|p5~0_combout  & \G9|Mux15~0_combout ))))

	.dataa(\G9|Mux11~2_combout ),
	.datab(\G4|reg_loop:4:REG0|p5~0_combout ),
	.datac(\G3|reg_loop:4:REG0|p5~0_combout ),
	.datad(\G9|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux11 .lut_mask = 16'h27AA;
defparam \G9|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[5]));
// synopsys translate_off
defparam \Write1[5]~I .input_async_reset = "none";
defparam \Write1[5]~I .input_power_up = "low";
defparam \Write1[5]~I .input_register_mode = "none";
defparam \Write1[5]~I .input_sync_reset = "none";
defparam \Write1[5]~I .oe_async_reset = "none";
defparam \Write1[5]~I .oe_power_up = "low";
defparam \Write1[5]~I .oe_register_mode = "none";
defparam \Write1[5]~I .oe_sync_reset = "none";
defparam \Write1[5]~I .operation_mode = "input";
defparam \Write1[5]~I .output_async_reset = "none";
defparam \Write1[5]~I .output_power_up = "low";
defparam \Write1[5]~I .output_register_mode = "none";
defparam \Write1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \G4|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:5:REG0|p4~0_combout  = (\Write1~combout [5] & ((\G4|reg_loop:5:REG0|p1~0_combout ) # ((\G4|reg_loop:5:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:5:REG0|p4~0_combout ),
	.datac(\Write1~combout [5]),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:5:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G4|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \G4|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:5:REG0|p5~0_combout  = (!\G4|reg_loop:5:REG0|p1~0_combout  & ((\G4|reg_loop:5:REG0|p5~0_combout ) # ((!\G4|reg_loop:5:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:5:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G4|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \G3|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:5:REG0|p4~0_combout  = (\Write1~combout [5] & ((\G3|reg_loop:5:REG0|p1~0_combout ) # ((\G3|reg_loop:5:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:5:REG0|p4~0_combout ),
	.datac(\Write1~combout [5]),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:5:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G3|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \G3|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:5:REG0|p5~0_combout  = (!\G3|reg_loop:5:REG0|p1~0_combout  & ((\G3|reg_loop:5:REG0|p5~0_combout ) # ((!\G3|reg_loop:5:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:5:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G3|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \G7|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:5:REG0|p4~0_combout  = (\Write1~combout [5] & ((\G7|reg_loop:5:REG0|p1~0_combout ) # ((\G7|reg_loop:5:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3clkctrl_outclk ),
	.datad(\Write1~combout [5]),
	.cin(gnd),
	.combout(\G7|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:5:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \G7|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \G7|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:5:REG0|p5~0_combout  = (!\G7|reg_loop:5:REG0|p1~0_combout  & ((\G7|reg_loop:5:REG0|p5~0_combout ) # ((!\G7|reg_loop:5:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:5:REG0|p5~0_combout ),
	.datad(\G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:5:REG0|p5~0 .lut_mask = 16'h5150;
defparam \G7|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \G5|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:5:REG0|p4~0_combout  = (\Write1~combout [5] & ((\G5|reg_loop:5:REG0|p1~0_combout ) # ((\G5|reg_loop:5:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [5]),
	.datab(\G5|reg_loop:5:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:5:REG0|p4~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:5:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \G5|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:5:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:5:REG0|p4~0_combout ) # (\G5|reg_loop:5:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~5_combout ),
	.datab(vcc),
	.datac(\G5|reg_loop:5:REG0|p4~0_combout ),
	.datad(\G5|reg_loop:5:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:5:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G5|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \G5|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:5:REG0|p5~0_combout  = (!\G5|reg_loop:5:REG0|p1~0_combout  & ((\G5|reg_loop:5:REG0|p5~0_combout ) # ((\G0|Mux3~5_combout  & !\G5|reg_loop:5:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:5:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:5:REG0|p4~0_combout ),
	.datad(\G5|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:5:REG0|p5~0 .lut_mask = 16'h3302;
defparam \G5|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \G9|Mux10~0 (
// Equation(s):
// \G9|Mux10~0_combout  = (\Read1AD~combout [0] & (((\Read1AD~combout [1])) # (!\G6|reg_loop:5:REG0|p5~0_combout ))) # (!\Read1AD~combout [0] & (((!\G5|reg_loop:5:REG0|p5~0_combout  & !\Read1AD~combout [1]))))

	.dataa(\G6|reg_loop:5:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:5:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux10~0 .lut_mask = 16'hF053;
defparam \G9|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \G8|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:5:REG0|p4~0_combout  = (\Write1~combout [5] & ((\G8|reg_loop:5:REG0|p1~0_combout ) # ((\G8|reg_loop:5:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:5:REG0|p1~0_combout ),
	.datab(\Write1~combout [5]),
	.datac(\G8|reg_loop:5:REG0|p4~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:5:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G8|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \G8|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:5:REG0|p5~0_combout  = (!\G8|reg_loop:5:REG0|p1~0_combout  & ((\G8|reg_loop:5:REG0|p5~0_combout ) # ((!\G8|reg_loop:5:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G8|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:5:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G8|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \G9|Mux10~1 (
// Equation(s):
// \G9|Mux10~1_combout  = (\Read1AD~combout [1] & ((\G9|Mux10~0_combout  & ((!\G8|reg_loop:5:REG0|p5~0_combout ))) # (!\G9|Mux10~0_combout  & (!\G7|reg_loop:5:REG0|p5~0_combout )))) # (!\Read1AD~combout [1] & (((\G9|Mux10~0_combout ))))

	.dataa(\Read1AD~combout [1]),
	.datab(\G7|reg_loop:5:REG0|p5~0_combout ),
	.datac(\G9|Mux10~0_combout ),
	.datad(\G8|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux10~1 .lut_mask = 16'h52F2;
defparam \G9|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \G2|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:5:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:5:REG0|p4~0_combout ) # (\G2|reg_loop:5:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~2_combout ),
	.datab(\G2|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G2|reg_loop:5:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G2|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:5:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G2|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \G2|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:5:REG0|p4~0_combout  = (\Write1~combout [5] & ((\G2|reg_loop:5:REG0|p4~0_combout ) # ((\G2|reg_loop:5:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\Write1~combout [5]),
	.datab(\G2|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G2|reg_loop:5:REG0|p1~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:5:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G2|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \G2|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:5:REG0|p5~0_combout  = (!\G2|reg_loop:5:REG0|p1~0_combout  & ((\G2|reg_loop:5:REG0|p5~0_combout ) # ((!\G2|reg_loop:5:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:5:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G2|reg_loop:5:REG0|p5~0_combout ),
	.datad(\G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:5:REG0|p5~0 .lut_mask = 16'h5150;
defparam \G2|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \G9|Mux10~2 (
// Equation(s):
// \G9|Mux10~2_combout  = (\G9|Mux15~4_combout  & ((\G9|Mux10~1_combout ) # ((!\G9|Mux15~3_combout )))) # (!\G9|Mux15~4_combout  & (((\G9|Mux15~3_combout  & !\G2|reg_loop:5:REG0|p5~0_combout ))))

	.dataa(\G9|Mux15~4_combout ),
	.datab(\G9|Mux10~1_combout ),
	.datac(\G9|Mux15~3_combout ),
	.datad(\G2|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux10~2 .lut_mask = 16'h8ADA;
defparam \G9|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \G9|Mux10 (
// Equation(s):
// \G9|Mux10~combout  = (\G9|Mux10~2_combout  & (((!\G9|Mux15~0_combout )) # (!\G4|reg_loop:5:REG0|p5~0_combout ))) # (!\G9|Mux10~2_combout  & (((!\G3|reg_loop:5:REG0|p5~0_combout  & \G9|Mux15~0_combout ))))

	.dataa(\G4|reg_loop:5:REG0|p5~0_combout ),
	.datab(\G3|reg_loop:5:REG0|p5~0_combout ),
	.datac(\G9|Mux10~2_combout ),
	.datad(\G9|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux10 .lut_mask = 16'h53F0;
defparam \G9|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \G8|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:6:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:6:REG0|p4~0_combout ) # (\G8|reg_loop:6:REG0|p1~0_combout )))

	.dataa(\G8|reg_loop:6:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G8|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \G8|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:6:REG0|p5~0_combout  = (!\G8|reg_loop:6:REG0|p1~0_combout  & ((\G8|reg_loop:6:REG0|p5~0_combout ) # ((!\G8|reg_loop:6:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:6:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:6:REG0|p5~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:6:REG0|p5~0 .lut_mask = 16'h00DC;
defparam \G8|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[6]));
// synopsys translate_off
defparam \Write1[6]~I .input_async_reset = "none";
defparam \Write1[6]~I .input_power_up = "low";
defparam \Write1[6]~I .input_register_mode = "none";
defparam \Write1[6]~I .input_sync_reset = "none";
defparam \Write1[6]~I .oe_async_reset = "none";
defparam \Write1[6]~I .oe_power_up = "low";
defparam \Write1[6]~I .oe_register_mode = "none";
defparam \Write1[6]~I .oe_sync_reset = "none";
defparam \Write1[6]~I .operation_mode = "input";
defparam \Write1[6]~I .output_async_reset = "none";
defparam \Write1[6]~I .output_power_up = "low";
defparam \Write1[6]~I .output_register_mode = "none";
defparam \Write1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \G7|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:6:REG0|p4~0_combout  = (\Write1~combout [6] & ((\G7|reg_loop:6:REG0|p1~0_combout ) # ((\G7|reg_loop:6:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:6:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:6:REG0|p4~0_combout ),
	.datac(\Write1~combout [6]),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:6:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G7|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \G7|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:6:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:6:REG0|p1~0_combout ) # (\G7|reg_loop:6:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G7|reg_loop:6:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G7|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \G7|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:6:REG0|p5~0_combout  = (!\G7|reg_loop:6:REG0|p1~0_combout  & ((\G7|reg_loop:6:REG0|p5~0_combout ) # ((\G0|Mux3~3_combout  & !\G7|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\G7|reg_loop:6:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:6:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:6:REG0|p5~0 .lut_mask = 16'h2232;
defparam \G7|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \G9|Mux9~0 (
// Equation(s):
// \G9|Mux9~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0]) # (!\G7|reg_loop:6:REG0|p5~0_combout )))) # (!\Read1AD~combout [1] & (!\G5|reg_loop:6:REG0|p5~0_combout  & ((!\Read1AD~combout [0]))))

	.dataa(\G5|reg_loop:6:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:6:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [1]),
	.datad(\Read1AD~combout [0]),
	.cin(gnd),
	.combout(\G9|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux9~0 .lut_mask = 16'hF035;
defparam \G9|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \G9|Mux9~1 (
// Equation(s):
// \G9|Mux9~1_combout  = (\Read1AD~combout [0] & ((\G9|Mux9~0_combout  & ((!\G8|reg_loop:6:REG0|p5~0_combout ))) # (!\G9|Mux9~0_combout  & (!\G6|reg_loop:6:REG0|p5~0_combout )))) # (!\Read1AD~combout [0] & (((\G9|Mux9~0_combout ))))

	.dataa(\G6|reg_loop:6:REG0|p5~0_combout ),
	.datab(\G8|reg_loop:6:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\G9|Mux9~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux9~1 .lut_mask = 16'h3F50;
defparam \G9|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \G9|Mux9~2 (
// Equation(s):
// \G9|Mux9~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & ((\G9|Mux9~1_combout ))) # (!\G9|Mux15~4_combout  & (!\G2|reg_loop:6:REG0|p5~0_combout )))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G2|reg_loop:6:REG0|p5~0_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux9~1_combout ),
	.datad(\G9|Mux15~4_combout ),
	.cin(gnd),
	.combout(\G9|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux9~2 .lut_mask = 16'hF344;
defparam \G9|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \G4|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:6:REG0|p4~0_combout  = (\Write1~combout [6] & ((\G4|reg_loop:6:REG0|p4~0_combout ) # ((\G4|reg_loop:6:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:6:REG0|p4~0_combout ),
	.datab(\G4|reg_loop:6:REG0|p1~0_combout ),
	.datac(\Write1~combout [6]),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:6:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G4|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \G4|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:6:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:6:REG0|p4~0_combout ) # (\G4|reg_loop:6:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G4|reg_loop:6:REG0|p4~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G4|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \G4|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:6:REG0|p5~0_combout  = (!\G4|reg_loop:6:REG0|p1~0_combout  & ((\G4|reg_loop:6:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\G4|reg_loop:6:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:6:REG0|p1~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:6:REG0|p5~0 .lut_mask = 16'h2232;
defparam \G4|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \G3|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:6:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:6:REG0|p4~0_combout ) # (\G3|reg_loop:6:REG0|p1~0_combout )))

	.dataa(\G3|reg_loop:6:REG0|p4~0_combout ),
	.datab(\G3|reg_loop:6:REG0|p1~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G3|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:6:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G3|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \G3|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:6:REG0|p4~0_combout  = (\Write1~combout [6] & ((\G3|reg_loop:6:REG0|p4~0_combout ) # ((\G3|reg_loop:6:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:6:REG0|p4~0_combout ),
	.datab(\Write1~combout [6]),
	.datac(\G3|reg_loop:6:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:6:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G3|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \G3|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:6:REG0|p5~0_combout  = (!\G3|reg_loop:6:REG0|p1~0_combout  & ((\G3|reg_loop:6:REG0|p5~0_combout ) # ((\G0|Mux3~0_combout  & !\G3|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:6:REG0|p1~0_combout ),
	.datac(\G3|reg_loop:6:REG0|p5~0_combout ),
	.datad(\G3|reg_loop:6:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:6:REG0|p5~0 .lut_mask = 16'h3032;
defparam \G3|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \G9|Mux9 (
// Equation(s):
// \G9|Mux9~combout  = (\G9|Mux9~2_combout  & (((!\G9|Mux15~0_combout )) # (!\G4|reg_loop:6:REG0|p5~0_combout ))) # (!\G9|Mux9~2_combout  & (((\G9|Mux15~0_combout  & !\G3|reg_loop:6:REG0|p5~0_combout ))))

	.dataa(\G9|Mux9~2_combout ),
	.datab(\G4|reg_loop:6:REG0|p5~0_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G3|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux9 .lut_mask = 16'h2A7A;
defparam \G9|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[7]));
// synopsys translate_off
defparam \Write1[7]~I .input_async_reset = "none";
defparam \Write1[7]~I .input_power_up = "low";
defparam \Write1[7]~I .input_register_mode = "none";
defparam \Write1[7]~I .input_sync_reset = "none";
defparam \Write1[7]~I .oe_async_reset = "none";
defparam \Write1[7]~I .oe_power_up = "low";
defparam \Write1[7]~I .oe_register_mode = "none";
defparam \Write1[7]~I .oe_sync_reset = "none";
defparam \Write1[7]~I .operation_mode = "input";
defparam \Write1[7]~I .output_async_reset = "none";
defparam \Write1[7]~I .output_power_up = "low";
defparam \Write1[7]~I .output_register_mode = "none";
defparam \Write1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \G3|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:7:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:7:REG0|p1~0_combout ) # (\G3|reg_loop:7:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~0_combout ),
	.datab(vcc),
	.datac(\G3|reg_loop:7:REG0|p1~0_combout ),
	.datad(\G3|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:7:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G3|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \G3|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:7:REG0|p4~0_combout  = (\Write1~combout [7] & ((\G3|reg_loop:7:REG0|p4~0_combout ) # ((\G3|reg_loop:7:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:7:REG0|p4~0_combout ),
	.datab(\Write1~combout [7]),
	.datac(\G3|reg_loop:7:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:7:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G3|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \G3|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:7:REG0|p5~0_combout  = (!\G3|reg_loop:7:REG0|p1~0_combout  & ((\G3|reg_loop:7:REG0|p5~0_combout ) # ((\G0|Mux3~0_combout  & !\G3|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:7:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:7:REG0|p1~0_combout ),
	.datad(\G3|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:7:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G3|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \G4|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:7:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:7:REG0|p4~0_combout ) # (\G4|reg_loop:7:REG0|p1~0_combout )))

	.dataa(\G4|reg_loop:7:REG0|p4~0_combout ),
	.datab(\G4|reg_loop:7:REG0|p1~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G4|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:7:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G4|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \G4|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:7:REG0|p5~0_combout  = (!\G4|reg_loop:7:REG0|p1~0_combout  & ((\G4|reg_loop:7:REG0|p5~0_combout ) # ((!\G4|reg_loop:7:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:7:REG0|p4~0_combout ),
	.datab(\G4|reg_loop:7:REG0|p1~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:7:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G4|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \G2|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:7:REG0|p4~0_combout  = (\Write1~combout [7] & ((\G2|reg_loop:7:REG0|p4~0_combout ) # ((\G2|reg_loop:7:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:7:REG0|p4~0_combout ),
	.datab(\Write1~combout [7]),
	.datac(\G2|reg_loop:7:REG0|p1~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:7:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G2|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \G2|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:7:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:7:REG0|p1~0_combout ) # (\G2|reg_loop:7:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~2_combout ),
	.datab(\G2|reg_loop:7:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\G2|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:7:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \G2|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \G2|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:7:REG0|p5~0_combout  = (!\G2|reg_loop:7:REG0|p1~0_combout  & ((\G2|reg_loop:7:REG0|p5~0_combout ) # ((!\G2|reg_loop:7:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:7:REG0|p4~0_combout ),
	.datab(\G2|reg_loop:7:REG0|p1~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:7:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G2|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \G9|Mux8~2 (
// Equation(s):
// \G9|Mux8~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & (\G9|Mux8~1_combout )) # (!\G9|Mux15~4_combout  & ((!\G2|reg_loop:7:REG0|p5~0_combout ))))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G9|Mux8~1_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux15~4_combout ),
	.datad(\G2|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux8~2 .lut_mask = 16'hB0BC;
defparam \G9|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \G9|Mux8 (
// Equation(s):
// \G9|Mux8~combout  = (\G9|Mux8~2_combout  & (((!\G9|Mux15~0_combout ) # (!\G4|reg_loop:7:REG0|p5~0_combout )))) # (!\G9|Mux8~2_combout  & (!\G3|reg_loop:7:REG0|p5~0_combout  & ((\G9|Mux15~0_combout ))))

	.dataa(\G3|reg_loop:7:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:7:REG0|p5~0_combout ),
	.datac(\G9|Mux8~2_combout ),
	.datad(\G9|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux8 .lut_mask = 16'h35F0;
defparam \G9|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \G3|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:8:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:8:REG0|p4~0_combout ) # (\G3|reg_loop:8:REG0|p1~0_combout )))

	.dataa(\G3|reg_loop:8:REG0|p4~0_combout ),
	.datab(\G0|Mux3~0_combout ),
	.datac(\G3|reg_loop:8:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G3|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:8:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \G3|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneii_lcell_comb \G3|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:8:REG0|p5~0_combout  = (!\G3|reg_loop:8:REG0|p1~0_combout  & ((\G3|reg_loop:8:REG0|p5~0_combout ) # ((!\G3|reg_loop:8:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:8:REG0|p4~0_combout ),
	.datab(\G3|reg_loop:8:REG0|p1~0_combout ),
	.datac(\G3|reg_loop:8:REG0|p5~0_combout ),
	.datad(\G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:8:REG0|p5~0 .lut_mask = 16'h3130;
defparam \G3|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \G6|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:8:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:8:REG0|p1~0_combout ) # (\G6|reg_loop:8:REG0|p4~0_combout )))

	.dataa(\G6|reg_loop:8:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G6|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:8:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G6|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \G6|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:8:REG0|p4~0_combout  = (\Write1~combout [8] & ((\G6|reg_loop:8:REG0|p4~0_combout ) # ((\G6|reg_loop:8:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\Write1~combout [8]),
	.datab(\G6|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G6|reg_loop:8:REG0|p1~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:8:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G6|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \G6|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:8:REG0|p5~0_combout  = (!\G6|reg_loop:8:REG0|p1~0_combout  & ((\G6|reg_loop:8:REG0|p5~0_combout ) # ((!\G6|reg_loop:8:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:8:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:8:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G6|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \G5|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:8:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:8:REG0|p4~0_combout ) # (\G5|reg_loop:8:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G5|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G5|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \G5|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:8:REG0|p4~0_combout  = (\Write1~combout [8] & ((\G5|reg_loop:8:REG0|p1~0_combout ) # ((\G5|reg_loop:8:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [8]),
	.datab(\G5|reg_loop:8:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:8:REG0|p4~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:8:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \G5|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:8:REG0|p5~0_combout  = (!\G5|reg_loop:8:REG0|p1~0_combout  & ((\G5|reg_loop:8:REG0|p5~0_combout ) # ((!\G5|reg_loop:8:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:8:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:8:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G5|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[8]));
// synopsys translate_off
defparam \Write1[8]~I .input_async_reset = "none";
defparam \Write1[8]~I .input_power_up = "low";
defparam \Write1[8]~I .input_register_mode = "none";
defparam \Write1[8]~I .input_sync_reset = "none";
defparam \Write1[8]~I .oe_async_reset = "none";
defparam \Write1[8]~I .oe_power_up = "low";
defparam \Write1[8]~I .oe_register_mode = "none";
defparam \Write1[8]~I .oe_sync_reset = "none";
defparam \Write1[8]~I .operation_mode = "input";
defparam \Write1[8]~I .output_async_reset = "none";
defparam \Write1[8]~I .output_power_up = "low";
defparam \Write1[8]~I .output_register_mode = "none";
defparam \Write1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \G7|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:8:REG0|p4~0_combout  = (\Write1~combout [8] & ((\G7|reg_loop:8:REG0|p4~0_combout ) # ((\G7|reg_loop:8:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:8:REG0|p4~0_combout ),
	.datab(\Write1~combout [8]),
	.datac(\G7|reg_loop:8:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:8:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G7|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \G7|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:8:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:8:REG0|p1~0_combout ) # (\G7|reg_loop:8:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G7|reg_loop:8:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G7|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \G7|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:8:REG0|p5~0_combout  = (!\G7|reg_loop:8:REG0|p1~0_combout  & ((\G7|reg_loop:8:REG0|p5~0_combout ) # ((!\G7|reg_loop:8:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:8:REG0|p4~0_combout ),
	.datab(\G7|reg_loop:8:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:8:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G7|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \G9|Mux7~0 (
// Equation(s):
// \G9|Mux7~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0]) # (!\G7|reg_loop:8:REG0|p5~0_combout )))) # (!\Read1AD~combout [1] & (!\G5|reg_loop:8:REG0|p5~0_combout  & (!\Read1AD~combout [0])))

	.dataa(\Read1AD~combout [1]),
	.datab(\G5|reg_loop:8:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\G7|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux7~0 .lut_mask = 16'hA1AB;
defparam \G9|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \G9|Mux7~1 (
// Equation(s):
// \G9|Mux7~1_combout  = (\Read1AD~combout [0] & ((\G9|Mux7~0_combout  & (!\G8|reg_loop:8:REG0|p5~0_combout )) # (!\G9|Mux7~0_combout  & ((!\G6|reg_loop:8:REG0|p5~0_combout ))))) # (!\Read1AD~combout [0] & (((\G9|Mux7~0_combout ))))

	.dataa(\G8|reg_loop:8:REG0|p5~0_combout ),
	.datab(\G6|reg_loop:8:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\G9|Mux7~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux7~1 .lut_mask = 16'h5F30;
defparam \G9|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \G2|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:8:REG0|p4~0_combout  = (\Write1~combout [8] & ((\G2|reg_loop:8:REG0|p4~0_combout ) # ((\G2|reg_loop:8:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:8:REG0|p4~0_combout ),
	.datab(\Write1~combout [8]),
	.datac(\G2|reg_loop:8:REG0|p1~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:8:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G2|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \G2|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:8:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:8:REG0|p1~0_combout ) # (\G2|reg_loop:8:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~2_combout ),
	.datab(vcc),
	.datac(\G2|reg_loop:8:REG0|p1~0_combout ),
	.datad(\G2|reg_loop:8:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:8:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G2|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \G2|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:8:REG0|p5~0_combout  = (!\G2|reg_loop:8:REG0|p1~0_combout  & ((\G2|reg_loop:8:REG0|p5~0_combout ) # ((!\G2|reg_loop:8:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:8:REG0|p4~0_combout ),
	.datab(\G2|reg_loop:8:REG0|p5~0_combout ),
	.datac(\G2|reg_loop:8:REG0|p1~0_combout ),
	.datad(\G0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:8:REG0|p5~0 .lut_mask = 16'h0D0C;
defparam \G2|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \G9|Mux7~2 (
// Equation(s):
// \G9|Mux7~2_combout  = (\G9|Mux15~4_combout  & (((\G9|Mux7~1_combout )) # (!\G9|Mux15~3_combout ))) # (!\G9|Mux15~4_combout  & (\G9|Mux15~3_combout  & ((!\G2|reg_loop:8:REG0|p5~0_combout ))))

	.dataa(\G9|Mux15~4_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux7~1_combout ),
	.datad(\G2|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux7~2 .lut_mask = 16'hA2E6;
defparam \G9|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneii_lcell_comb \G4|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:8:REG0|p4~0_combout  = (\Write1~combout [8] & ((\G4|reg_loop:8:REG0|p4~0_combout ) # ((\G4|reg_loop:8:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:8:REG0|p4~0_combout ),
	.datab(\G4|reg_loop:8:REG0|p1~0_combout ),
	.datac(\Write1~combout [8]),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:8:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G4|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \G4|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:8:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:8:REG0|p4~0_combout ) # (\G4|reg_loop:8:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G4|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G4|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \G4|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:8:REG0|p5~0_combout  = (!\G4|reg_loop:8:REG0|p1~0_combout  & ((\G4|reg_loop:8:REG0|p5~0_combout ) # ((!\G4|reg_loop:8:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:8:REG0|p4~0_combout ),
	.datab(\G4|reg_loop:8:REG0|p1~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:8:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G4|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \G9|Mux7 (
// Equation(s):
// \G9|Mux7~combout  = (\G9|Mux7~2_combout  & (((!\G4|reg_loop:8:REG0|p5~0_combout ) # (!\G9|Mux15~0_combout )))) # (!\G9|Mux7~2_combout  & (!\G3|reg_loop:8:REG0|p5~0_combout  & (\G9|Mux15~0_combout )))

	.dataa(\G3|reg_loop:8:REG0|p5~0_combout ),
	.datab(\G9|Mux7~2_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G4|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux7 .lut_mask = 16'h1CDC;
defparam \G9|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneii_lcell_comb \G3|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:9:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:9:REG0|p1~0_combout ) # (\G3|reg_loop:9:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~0_combout ),
	.datac(\G3|reg_loop:9:REG0|p1~0_combout ),
	.datad(\G3|reg_loop:9:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:9:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G3|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \G3|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:9:REG0|p4~0_combout  = (\Write1~combout [9] & ((\G3|reg_loop:9:REG0|p4~0_combout ) # ((\G3|reg_loop:9:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\Write1~combout [9]),
	.datab(\G3|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:9:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:9:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G3|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \G3|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:9:REG0|p5~0_combout  = (!\G3|reg_loop:9:REG0|p1~0_combout  & ((\G3|reg_loop:9:REG0|p5~0_combout ) # ((!\G3|reg_loop:9:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G3|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:9:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:9:REG0|p5~0 .lut_mask = 16'h0B0A;
defparam \G3|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \G2|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:9:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:9:REG0|p4~0_combout ) # (\G2|reg_loop:9:REG0|p1~0_combout )))

	.dataa(\G2|reg_loop:9:REG0|p4~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(vcc),
	.datad(\G2|reg_loop:9:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:9:REG0|p1~0 .lut_mask = 16'hCC88;
defparam \G2|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \G2|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:9:REG0|p5~0_combout  = (!\G2|reg_loop:9:REG0|p1~0_combout  & ((\G2|reg_loop:9:REG0|p5~0_combout ) # ((!\G2|reg_loop:9:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:9:REG0|p4~0_combout ),
	.datab(\G2|reg_loop:9:REG0|p1~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:9:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G2|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \G7|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:9:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:9:REG0|p4~0_combout ) # (\G7|reg_loop:9:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~3_combout ),
	.datab(\G7|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:9:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G7|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:9:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G7|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \G7|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:9:REG0|p4~0_combout  = (\Write1~combout [9] & ((\G7|reg_loop:9:REG0|p4~0_combout ) # ((\G7|reg_loop:9:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [9]),
	.datab(\G7|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:9:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:9:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G7|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \G7|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:9:REG0|p5~0_combout  = (!\G7|reg_loop:9:REG0|p1~0_combout  & ((\G7|reg_loop:9:REG0|p5~0_combout ) # ((\G0|Mux3~3_combout  & !\G7|reg_loop:9:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~3_combout ),
	.datab(\G7|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:9:REG0|p1~0_combout ),
	.datad(\G7|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:9:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G7|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \G5|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:9:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:9:REG0|p4~0_combout ) # (\G5|reg_loop:9:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G5|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:9:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:9:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G5|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \G5|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:9:REG0|p4~0_combout  = (\Write1~combout [9] & ((\G5|reg_loop:9:REG0|p1~0_combout ) # ((\G5|reg_loop:9:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [9]),
	.datab(\G5|reg_loop:9:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:9:REG0|p4~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:9:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \G5|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:9:REG0|p5~0_combout  = (!\G5|reg_loop:9:REG0|p1~0_combout  & ((\G5|reg_loop:9:REG0|p5~0_combout ) # ((!\G5|reg_loop:9:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:9:REG0|p1~0_combout ),
	.datab(\G5|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:9:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G5|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \G9|Mux6~0 (
// Equation(s):
// \G9|Mux6~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0])))) # (!\Read1AD~combout [1] & ((\Read1AD~combout [0] & (!\G6|reg_loop:9:REG0|p5~0_combout )) # (!\Read1AD~combout [0] & ((!\G5|reg_loop:9:REG0|p5~0_combout )))))

	.dataa(\G6|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:9:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [1]),
	.datad(\Read1AD~combout [0]),
	.cin(gnd),
	.combout(\G9|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux6~0 .lut_mask = 16'hF503;
defparam \G9|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \G9|Mux6~1 (
// Equation(s):
// \G9|Mux6~1_combout  = (\Read1AD~combout [1] & ((\G9|Mux6~0_combout  & (!\G8|reg_loop:9:REG0|p5~0_combout )) # (!\G9|Mux6~0_combout  & ((!\G7|reg_loop:9:REG0|p5~0_combout ))))) # (!\Read1AD~combout [1] & (((\G9|Mux6~0_combout ))))

	.dataa(\G8|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:9:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [1]),
	.datad(\G9|Mux6~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux6~1 .lut_mask = 16'h5F30;
defparam \G9|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \G9|Mux6~2 (
// Equation(s):
// \G9|Mux6~2_combout  = (\G9|Mux15~4_combout  & (((\G9|Mux6~1_combout )) # (!\G9|Mux15~3_combout ))) # (!\G9|Mux15~4_combout  & (\G9|Mux15~3_combout  & (!\G2|reg_loop:9:REG0|p5~0_combout )))

	.dataa(\G9|Mux15~4_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G2|reg_loop:9:REG0|p5~0_combout ),
	.datad(\G9|Mux6~1_combout ),
	.cin(gnd),
	.combout(\G9|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux6~2 .lut_mask = 16'hAE26;
defparam \G9|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneii_lcell_comb \G4|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:9:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:9:REG0|p4~0_combout ) # (\G4|reg_loop:9:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~1_combout ),
	.datab(\G4|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:9:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G4|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:9:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G4|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneii_lcell_comb \G4|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:9:REG0|p4~0_combout  = (\Write1~combout [9] & ((\G4|reg_loop:9:REG0|p4~0_combout ) # ((\G4|reg_loop:9:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\Write1~combout [9]),
	.datab(\G4|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:9:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:9:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G4|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneii_lcell_comb \G4|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:9:REG0|p5~0_combout  = (!\G4|reg_loop:9:REG0|p1~0_combout  & ((\G4|reg_loop:9:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:9:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~1_combout ),
	.datab(\G4|reg_loop:9:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:9:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:9:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G4|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneii_lcell_comb \G9|Mux6 (
// Equation(s):
// \G9|Mux6~combout  = (\G9|Mux15~0_combout  & ((\G9|Mux6~2_combout  & ((!\G4|reg_loop:9:REG0|p5~0_combout ))) # (!\G9|Mux6~2_combout  & (!\G3|reg_loop:9:REG0|p5~0_combout )))) # (!\G9|Mux15~0_combout  & (((\G9|Mux6~2_combout ))))

	.dataa(\G3|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G9|Mux15~0_combout ),
	.datac(\G9|Mux6~2_combout ),
	.datad(\G4|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux6 .lut_mask = 16'h34F4;
defparam \G9|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \G3|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:10:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:10:REG0|p1~0_combout ) # (\G3|reg_loop:10:REG0|p4~0_combout )))

	.dataa(\G3|reg_loop:10:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:10:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G3|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \G3|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:10:REG0|p4~0_combout  = (\Write1~combout [10] & ((\G3|reg_loop:10:REG0|p4~0_combout ) # ((\G3|reg_loop:10:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\Write1~combout [10]),
	.datab(\G3|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:10:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G3|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \G3|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:10:REG0|p5~0_combout  = (!\G3|reg_loop:10:REG0|p1~0_combout  & ((\G3|reg_loop:10:REG0|p5~0_combout ) # ((!\G3|reg_loop:10:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:10:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:10:REG0|p5~0_combout ),
	.datad(\G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:10:REG0|p5~0 .lut_mask = 16'h5150;
defparam \G3|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \G7|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:10:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:10:REG0|p1~0_combout ) # (\G7|reg_loop:10:REG0|p4~0_combout )))

	.dataa(\G7|reg_loop:10:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G7|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:10:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G7|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \G7|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:10:REG0|p4~0_combout  = (\Write1~combout [10] & ((\G7|reg_loop:10:REG0|p4~0_combout ) # ((\G7|reg_loop:10:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [10]),
	.datab(\G7|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:10:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G7|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \G7|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:10:REG0|p5~0_combout  = (!\G7|reg_loop:10:REG0|p1~0_combout  & ((\G7|reg_loop:10:REG0|p5~0_combout ) # ((!\G7|reg_loop:10:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:10:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:10:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G7|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \G9|Mux5~0 (
// Equation(s):
// \G9|Mux5~0_combout  = (\Read1AD~combout [0] & (((\Read1AD~combout [1])))) # (!\Read1AD~combout [0] & ((\Read1AD~combout [1] & ((!\G7|reg_loop:10:REG0|p5~0_combout ))) # (!\Read1AD~combout [1] & (!\G5|reg_loop:10:REG0|p5~0_combout ))))

	.dataa(\G5|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:10:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\Read1AD~combout [1]),
	.cin(gnd),
	.combout(\G9|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux5~0 .lut_mask = 16'hF305;
defparam \G9|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \G8|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:10:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:10:REG0|p4~0_combout ) # (\G8|reg_loop:10:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G8|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:10:REG0|p1~0 .lut_mask = 16'hFC00;
defparam \G8|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \G8|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:10:REG0|p4~0_combout  = (\Write1~combout [10] & ((\G8|reg_loop:10:REG0|p4~0_combout ) # ((\G8|reg_loop:10:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\Write1~combout [10]),
	.datab(\G8|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:10:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G8|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \G8|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:10:REG0|p5~0_combout  = (!\G8|reg_loop:10:REG0|p1~0_combout  & ((\G8|reg_loop:10:REG0|p5~0_combout ) # ((!\G8|reg_loop:10:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G8|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:10:REG0|p5~0 .lut_mask = 16'h0B0A;
defparam \G8|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \G9|Mux5~1 (
// Equation(s):
// \G9|Mux5~1_combout  = (\G9|Mux5~0_combout  & (((!\G8|reg_loop:10:REG0|p5~0_combout ) # (!\Read1AD~combout [0])))) # (!\G9|Mux5~0_combout  & (!\G6|reg_loop:10:REG0|p5~0_combout  & (\Read1AD~combout [0])))

	.dataa(\G6|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G9|Mux5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\G8|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux5~1 .lut_mask = 16'h1CDC;
defparam \G9|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \G9|Mux5~2 (
// Equation(s):
// \G9|Mux5~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & ((\G9|Mux5~1_combout ))) # (!\G9|Mux15~4_combout  & (!\G2|reg_loop:10:REG0|p5~0_combout )))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G2|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux15~4_combout ),
	.datad(\G9|Mux5~1_combout ),
	.cin(gnd),
	.combout(\G9|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux5~2 .lut_mask = 16'hF434;
defparam \G9|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \G4|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:10:REG0|p4~0_combout  = (\Write1~combout [10] & ((\G4|reg_loop:10:REG0|p4~0_combout ) # ((\G4|reg_loop:10:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\Write1~combout [10]),
	.datab(\G4|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:10:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G4|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \G4|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:10:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:10:REG0|p1~0_combout ) # (\G4|reg_loop:10:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G4|reg_loop:10:REG0|p1~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:10:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G4|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \G4|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:10:REG0|p5~0_combout  = (!\G4|reg_loop:10:REG0|p1~0_combout  & ((\G4|reg_loop:10:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~1_combout ),
	.datab(\G4|reg_loop:10:REG0|p1~0_combout ),
	.datac(\G4|reg_loop:10:REG0|p5~0_combout ),
	.datad(\G4|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:10:REG0|p5~0 .lut_mask = 16'h3032;
defparam \G4|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \G9|Mux5 (
// Equation(s):
// \G9|Mux5~combout  = (\G9|Mux5~2_combout  & (((!\G4|reg_loop:10:REG0|p5~0_combout ) # (!\G9|Mux15~0_combout )))) # (!\G9|Mux5~2_combout  & (!\G3|reg_loop:10:REG0|p5~0_combout  & (\G9|Mux15~0_combout )))

	.dataa(\G3|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G9|Mux5~2_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G4|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux5 .lut_mask = 16'h1CDC;
defparam \G9|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \G3|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:11:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:11:REG0|p4~0_combout ) # (\G3|reg_loop:11:REG0|p1~0_combout )))

	.dataa(\G3|reg_loop:11:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:11:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G3|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \G3|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:11:REG0|p5~0_combout  = (!\G3|reg_loop:11:REG0|p1~0_combout  & ((\G3|reg_loop:11:REG0|p5~0_combout ) # ((!\G3|reg_loop:11:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:11:REG0|p4~0_combout ),
	.datab(\G3|reg_loop:11:REG0|p1~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:11:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G3|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[11]));
// synopsys translate_off
defparam \Write1[11]~I .input_async_reset = "none";
defparam \Write1[11]~I .input_power_up = "low";
defparam \Write1[11]~I .input_register_mode = "none";
defparam \Write1[11]~I .input_sync_reset = "none";
defparam \Write1[11]~I .oe_async_reset = "none";
defparam \Write1[11]~I .oe_power_up = "low";
defparam \Write1[11]~I .oe_register_mode = "none";
defparam \Write1[11]~I .oe_sync_reset = "none";
defparam \Write1[11]~I .operation_mode = "input";
defparam \Write1[11]~I .output_async_reset = "none";
defparam \Write1[11]~I .output_power_up = "low";
defparam \Write1[11]~I .output_register_mode = "none";
defparam \Write1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \G4|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:11:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:11:REG0|p1~0_combout ) # (\G4|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~1_combout ),
	.datab(vcc),
	.datac(\G4|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:11:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G4|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \G4|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:11:REG0|p4~0_combout  = (\Write1~combout [11] & ((\G4|reg_loop:11:REG0|p4~0_combout ) # ((\G4|reg_loop:11:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:11:REG0|p4~0_combout ),
	.datab(\Write1~combout [11]),
	.datac(\G4|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:11:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G4|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \G4|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:11:REG0|p5~0_combout  = (!\G4|reg_loop:11:REG0|p1~0_combout  & ((\G4|reg_loop:11:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~1_combout ),
	.datab(\G4|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G4|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:11:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G4|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \G8|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:11:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:11:REG0|p1~0_combout ) # (\G8|reg_loop:11:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G8|reg_loop:11:REG0|p1~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:11:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G8|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \G8|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:11:REG0|p4~0_combout  = (\Write1~combout [11] & ((\G8|reg_loop:11:REG0|p4~0_combout ) # ((\G8|reg_loop:11:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\Write1~combout [11]),
	.datab(\G8|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:11:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G8|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \G8|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:11:REG0|p5~0_combout  = (!\G8|reg_loop:11:REG0|p1~0_combout  & ((\G8|reg_loop:11:REG0|p5~0_combout ) # ((\G0|Mux3~6_combout  & !\G8|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~6_combout ),
	.datab(\G8|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G8|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:11:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G8|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \G7|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:11:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:11:REG0|p4~0_combout ) # (\G7|reg_loop:11:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~3_combout ),
	.datab(\G7|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:11:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G7|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:11:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G7|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \G7|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:11:REG0|p4~0_combout  = (\Write1~combout [11] & ((\G7|reg_loop:11:REG0|p4~0_combout ) # ((\G7|reg_loop:11:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [11]),
	.datab(\G7|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:11:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G7|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \G7|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:11:REG0|p5~0_combout  = (!\G7|reg_loop:11:REG0|p1~0_combout  & ((\G7|reg_loop:11:REG0|p5~0_combout ) # ((\G0|Mux3~3_combout  & !\G7|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~3_combout ),
	.datab(\G7|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G7|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:11:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G7|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \G9|Mux4~1 (
// Equation(s):
// \G9|Mux4~1_combout  = (\G9|Mux4~0_combout  & (((!\Read1AD~combout [1])) # (!\G8|reg_loop:11:REG0|p5~0_combout ))) # (!\G9|Mux4~0_combout  & (((\Read1AD~combout [1] & !\G7|reg_loop:11:REG0|p5~0_combout ))))

	.dataa(\G9|Mux4~0_combout ),
	.datab(\G8|reg_loop:11:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [1]),
	.datad(\G7|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux4~1 .lut_mask = 16'h2A7A;
defparam \G9|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \G9|Mux4~2 (
// Equation(s):
// \G9|Mux4~2_combout  = (\G9|Mux15~4_combout  & (((\G9|Mux4~1_combout ) # (!\G9|Mux15~3_combout )))) # (!\G9|Mux15~4_combout  & (!\G2|reg_loop:11:REG0|p5~0_combout  & ((\G9|Mux15~3_combout ))))

	.dataa(\G2|reg_loop:11:REG0|p5~0_combout ),
	.datab(\G9|Mux4~1_combout ),
	.datac(\G9|Mux15~4_combout ),
	.datad(\G9|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G9|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux4~2 .lut_mask = 16'hC5F0;
defparam \G9|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \G9|Mux4 (
// Equation(s):
// \G9|Mux4~combout  = (\G9|Mux4~2_combout  & (((!\G9|Mux15~0_combout ) # (!\G4|reg_loop:11:REG0|p5~0_combout )))) # (!\G9|Mux4~2_combout  & (!\G3|reg_loop:11:REG0|p5~0_combout  & ((\G9|Mux15~0_combout ))))

	.dataa(\G3|reg_loop:11:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:11:REG0|p5~0_combout ),
	.datac(\G9|Mux4~2_combout ),
	.datad(\G9|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux4 .lut_mask = 16'h35F0;
defparam \G9|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \G5|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:12:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:12:REG0|p1~0_combout ) # (\G5|reg_loop:12:REG0|p4~0_combout )))

	.dataa(\G5|reg_loop:12:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:12:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G5|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \G5|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:12:REG0|p4~0_combout  = (\Write1~combout [12] & ((\G5|reg_loop:12:REG0|p1~0_combout ) # ((\G5|reg_loop:12:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [12]),
	.datab(\G5|reg_loop:12:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:12:REG0|p4~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:12:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \G5|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:12:REG0|p5~0_combout  = (!\G5|reg_loop:12:REG0|p1~0_combout  & ((\G5|reg_loop:12:REG0|p5~0_combout ) # ((\G0|Mux3~5_combout  & !\G5|reg_loop:12:REG0|p4~0_combout ))))

	.dataa(\G5|reg_loop:12:REG0|p1~0_combout ),
	.datab(\G5|reg_loop:12:REG0|p5~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:12:REG0|p5~0 .lut_mask = 16'h4454;
defparam \G5|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \G7|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:12:REG0|p4~0_combout  = (\Write1~combout [12] & ((\G7|reg_loop:12:REG0|p1~0_combout ) # ((\G7|reg_loop:12:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [12]),
	.datab(\G7|reg_loop:12:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3clkctrl_outclk ),
	.datad(\G7|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:12:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \G7|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \G7|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:12:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:12:REG0|p4~0_combout ) # (\G7|reg_loop:12:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~3_combout ),
	.datac(\G7|reg_loop:12:REG0|p4~0_combout ),
	.datad(\G7|reg_loop:12:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:12:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G7|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \G7|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:12:REG0|p5~0_combout  = (!\G7|reg_loop:12:REG0|p1~0_combout  & ((\G7|reg_loop:12:REG0|p5~0_combout ) # ((!\G7|reg_loop:12:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:12:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:12:REG0|p1~0_combout ),
	.datac(\G7|reg_loop:12:REG0|p4~0_combout ),
	.datad(\G0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:12:REG0|p5~0 .lut_mask = 16'h2322;
defparam \G7|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \G9|Mux3~0 (
// Equation(s):
// \G9|Mux3~0_combout  = (\Read1AD~combout [1] & (((\Read1AD~combout [0]) # (!\G7|reg_loop:12:REG0|p5~0_combout )))) # (!\Read1AD~combout [1] & (!\G5|reg_loop:12:REG0|p5~0_combout  & (!\Read1AD~combout [0])))

	.dataa(\Read1AD~combout [1]),
	.datab(\G5|reg_loop:12:REG0|p5~0_combout ),
	.datac(\Read1AD~combout [0]),
	.datad(\G7|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux3~0 .lut_mask = 16'hA1AB;
defparam \G9|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \G6|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:12:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:12:REG0|p1~0_combout ) # (\G6|reg_loop:12:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~4_combout ),
	.datac(\G6|reg_loop:12:REG0|p1~0_combout ),
	.datad(\G6|reg_loop:12:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:12:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G6|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \G6|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:12:REG0|p4~0_combout  = (\Write1~combout [12] & ((\G6|reg_loop:12:REG0|p4~0_combout ) # ((\G6|reg_loop:12:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\Write1~combout [12]),
	.datab(\G6|reg_loop:12:REG0|p4~0_combout ),
	.datac(\G6|reg_loop:12:REG0|p1~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:12:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G6|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \G6|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:12:REG0|p5~0_combout  = (!\G6|reg_loop:12:REG0|p1~0_combout  & ((\G6|reg_loop:12:REG0|p5~0_combout ) # ((!\G6|reg_loop:12:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:12:REG0|p5~0_combout ),
	.datab(\G6|reg_loop:12:REG0|p4~0_combout ),
	.datac(\G6|reg_loop:12:REG0|p1~0_combout ),
	.datad(\G0|Mux3~4_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:12:REG0|p5~0 .lut_mask = 16'h0B0A;
defparam \G6|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \G8|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:12:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:12:REG0|p4~0_combout ) # (\G8|reg_loop:12:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G8|reg_loop:12:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:12:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:12:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G8|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \G8|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:12:REG0|p4~0_combout  = (\Write1~combout [12] & ((\G8|reg_loop:12:REG0|p1~0_combout ) # ((\G8|reg_loop:12:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\Write1~combout [12]),
	.datab(\G8|reg_loop:12:REG0|p1~0_combout ),
	.datac(\G8|reg_loop:12:REG0|p4~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:12:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G8|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \G8|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:12:REG0|p5~0_combout  = (!\G8|reg_loop:12:REG0|p1~0_combout  & ((\G8|reg_loop:12:REG0|p5~0_combout ) # ((!\G8|reg_loop:12:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:12:REG0|p5~0_combout ),
	.datab(\G8|reg_loop:12:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:12:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:12:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G8|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \G9|Mux3~1 (
// Equation(s):
// \G9|Mux3~1_combout  = (\Read1AD~combout [0] & ((\G9|Mux3~0_combout  & ((!\G8|reg_loop:12:REG0|p5~0_combout ))) # (!\G9|Mux3~0_combout  & (!\G6|reg_loop:12:REG0|p5~0_combout )))) # (!\Read1AD~combout [0] & (\G9|Mux3~0_combout ))

	.dataa(\Read1AD~combout [0]),
	.datab(\G9|Mux3~0_combout ),
	.datac(\G6|reg_loop:12:REG0|p5~0_combout ),
	.datad(\G8|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux3~1 .lut_mask = 16'h46CE;
defparam \G9|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \G9|Mux3~2 (
// Equation(s):
// \G9|Mux3~2_combout  = (\G9|Mux15~4_combout  & (((\G9|Mux3~1_combout ) # (!\G9|Mux15~3_combout )))) # (!\G9|Mux15~4_combout  & (!\G2|reg_loop:12:REG0|p5~0_combout  & (\G9|Mux15~3_combout )))

	.dataa(\G2|reg_loop:12:REG0|p5~0_combout ),
	.datab(\G9|Mux15~4_combout ),
	.datac(\G9|Mux15~3_combout ),
	.datad(\G9|Mux3~1_combout ),
	.cin(gnd),
	.combout(\G9|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux3~2 .lut_mask = 16'hDC1C;
defparam \G9|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[12]));
// synopsys translate_off
defparam \Write1[12]~I .input_async_reset = "none";
defparam \Write1[12]~I .input_power_up = "low";
defparam \Write1[12]~I .input_register_mode = "none";
defparam \Write1[12]~I .input_sync_reset = "none";
defparam \Write1[12]~I .oe_async_reset = "none";
defparam \Write1[12]~I .oe_power_up = "low";
defparam \Write1[12]~I .oe_register_mode = "none";
defparam \Write1[12]~I .oe_sync_reset = "none";
defparam \Write1[12]~I .operation_mode = "input";
defparam \Write1[12]~I .output_async_reset = "none";
defparam \Write1[12]~I .output_power_up = "low";
defparam \Write1[12]~I .output_register_mode = "none";
defparam \Write1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \G3|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:12:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:12:REG0|p1~0_combout ) # (\G3|reg_loop:12:REG0|p4~0_combout )))

	.dataa(\G3|reg_loop:12:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:12:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G3|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:12:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G3|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \G3|reg_loop:12:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:12:REG0|p4~0_combout  = (\Write1~combout [12] & ((\G3|reg_loop:12:REG0|p4~0_combout ) # ((\G3|reg_loop:12:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:12:REG0|p4~0_combout ),
	.datab(\Write1~combout [12]),
	.datac(\G3|reg_loop:12:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:12:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:12:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G3|reg_loop:12:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \G3|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:12:REG0|p5~0_combout  = (!\G3|reg_loop:12:REG0|p1~0_combout  & ((\G3|reg_loop:12:REG0|p5~0_combout ) # ((!\G3|reg_loop:12:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:12:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:12:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:12:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G3|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \G4|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:12:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:12:REG0|p4~0_combout ) # (\G4|reg_loop:12:REG0|p1~0_combout )))

	.dataa(\G4|reg_loop:12:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:12:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:12:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G4|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \G4|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:12:REG0|p5~0_combout  = (!\G4|reg_loop:12:REG0|p1~0_combout  & ((\G4|reg_loop:12:REG0|p5~0_combout ) # ((!\G4|reg_loop:12:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:12:REG0|p4~0_combout ),
	.datab(\G4|reg_loop:12:REG0|p1~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:12:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G4|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \G9|Mux3 (
// Equation(s):
// \G9|Mux3~combout  = (\G9|Mux3~2_combout  & (((!\G4|reg_loop:12:REG0|p5~0_combout ) # (!\G9|Mux15~0_combout )))) # (!\G9|Mux3~2_combout  & (!\G3|reg_loop:12:REG0|p5~0_combout  & (\G9|Mux15~0_combout )))

	.dataa(\G9|Mux3~2_combout ),
	.datab(\G3|reg_loop:12:REG0|p5~0_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G4|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux3 .lut_mask = 16'h1ABA;
defparam \G9|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[13]));
// synopsys translate_off
defparam \Write1[13]~I .input_async_reset = "none";
defparam \Write1[13]~I .input_power_up = "low";
defparam \Write1[13]~I .input_register_mode = "none";
defparam \Write1[13]~I .input_sync_reset = "none";
defparam \Write1[13]~I .oe_async_reset = "none";
defparam \Write1[13]~I .oe_power_up = "low";
defparam \Write1[13]~I .oe_register_mode = "none";
defparam \Write1[13]~I .oe_sync_reset = "none";
defparam \Write1[13]~I .operation_mode = "input";
defparam \Write1[13]~I .output_async_reset = "none";
defparam \Write1[13]~I .output_power_up = "low";
defparam \Write1[13]~I .output_register_mode = "none";
defparam \Write1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \G4|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:13:REG0|p4~0_combout  = (\Write1~combout [13] & ((\G4|reg_loop:13:REG0|p1~0_combout ) # ((\G4|reg_loop:13:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:13:REG0|p1~0_combout ),
	.datab(\Write1~combout [13]),
	.datac(\G4|reg_loop:13:REG0|p4~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:13:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G4|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \G4|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:13:REG0|p5~0_combout  = (!\G4|reg_loop:13:REG0|p1~0_combout  & ((\G4|reg_loop:13:REG0|p5~0_combout ) # ((!\G4|reg_loop:13:REG0|p4~0_combout  & \G0|Mux3~1_combout ))))

	.dataa(\G4|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G0|Mux3~1_combout ),
	.datad(\G4|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:13:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G4|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \G3|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:13:REG0|p4~0_combout  = (\Write1~combout [13] & ((\G3|reg_loop:13:REG0|p1~0_combout ) # ((\G3|reg_loop:13:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:13:REG0|p4~0_combout ),
	.datac(\Write1~combout [13]),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:13:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G3|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \G3|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:13:REG0|p5~0_combout  = (!\G3|reg_loop:13:REG0|p1~0_combout  & ((\G3|reg_loop:13:REG0|p5~0_combout ) # ((!\G3|reg_loop:13:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G0|Mux3~0_combout ),
	.datad(\G3|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:13:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G3|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \G2|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:13:REG0|p4~0_combout  = (\Write1~combout [13] & ((\G2|reg_loop:13:REG0|p1~0_combout ) # ((\G2|reg_loop:13:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:13:REG0|p4~0_combout ),
	.datac(\Write1~combout [13]),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:13:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G2|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \G2|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:13:REG0|p5~0_combout  = (!\G2|reg_loop:13:REG0|p1~0_combout  & ((\G2|reg_loop:13:REG0|p5~0_combout ) # ((\G0|Mux3~2_combout  & !\G2|reg_loop:13:REG0|p4~0_combout ))))

	.dataa(\G2|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:13:REG0|p5~0_combout ),
	.datad(\G2|reg_loop:13:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:13:REG0|p5~0 .lut_mask = 16'h5054;
defparam \G2|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \G9|Mux2~2 (
// Equation(s):
// \G9|Mux2~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & (\G9|Mux2~1_combout )) # (!\G9|Mux15~4_combout  & ((!\G2|reg_loop:13:REG0|p5~0_combout ))))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G9|Mux2~1_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G9|Mux15~4_combout ),
	.datad(\G2|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux2~2 .lut_mask = 16'hB0BC;
defparam \G9|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \G9|Mux2 (
// Equation(s):
// \G9|Mux2~combout  = (\G9|Mux15~0_combout  & ((\G9|Mux2~2_combout  & (!\G4|reg_loop:13:REG0|p5~0_combout )) # (!\G9|Mux2~2_combout  & ((!\G3|reg_loop:13:REG0|p5~0_combout ))))) # (!\G9|Mux15~0_combout  & (((\G9|Mux2~2_combout ))))

	.dataa(\G4|reg_loop:13:REG0|p5~0_combout ),
	.datab(\G3|reg_loop:13:REG0|p5~0_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G9|Mux2~2_combout ),
	.cin(gnd),
	.combout(\G9|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux2 .lut_mask = 16'h5F30;
defparam \G9|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[14]));
// synopsys translate_off
defparam \Write1[14]~I .input_async_reset = "none";
defparam \Write1[14]~I .input_power_up = "low";
defparam \Write1[14]~I .input_register_mode = "none";
defparam \Write1[14]~I .input_sync_reset = "none";
defparam \Write1[14]~I .oe_async_reset = "none";
defparam \Write1[14]~I .oe_power_up = "low";
defparam \Write1[14]~I .oe_register_mode = "none";
defparam \Write1[14]~I .oe_sync_reset = "none";
defparam \Write1[14]~I .operation_mode = "input";
defparam \Write1[14]~I .output_async_reset = "none";
defparam \Write1[14]~I .output_power_up = "low";
defparam \Write1[14]~I .output_register_mode = "none";
defparam \Write1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneii_lcell_comb \G4|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:14:REG0|p4~0_combout  = (\Write1~combout [14] & ((\G4|reg_loop:14:REG0|p1~0_combout ) # ((\G4|reg_loop:14:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\G4|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G4|reg_loop:14:REG0|p4~0_combout ),
	.datac(\Write1~combout [14]),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:14:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G4|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneii_lcell_comb \G4|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:14:REG0|p5~0_combout  = (!\G4|reg_loop:14:REG0|p1~0_combout  & ((\G4|reg_loop:14:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:14:REG0|p4~0_combout ))))

	.dataa(\G4|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G0|Mux3~1_combout ),
	.datac(\G4|reg_loop:14:REG0|p4~0_combout ),
	.datad(\G4|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:14:REG0|p5~0 .lut_mask = 16'h5504;
defparam \G4|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneii_lcell_comb \G3|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:14:REG0|p4~0_combout  = (\Write1~combout [14] & ((\G3|reg_loop:14:REG0|p1~0_combout ) # ((\G3|reg_loop:14:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\G3|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:14:REG0|p4~0_combout ),
	.datac(\Write1~combout [14]),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:14:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G3|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneii_lcell_comb \G3|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:14:REG0|p5~0_combout  = (!\G3|reg_loop:14:REG0|p1~0_combout  & ((\G3|reg_loop:14:REG0|p5~0_combout ) # ((!\G3|reg_loop:14:REG0|p4~0_combout  & \G0|Mux3~0_combout ))))

	.dataa(\G3|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G3|reg_loop:14:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:14:REG0|p5~0_combout ),
	.datad(\G0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:14:REG0|p5~0 .lut_mask = 16'h5150;
defparam \G3|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \G8|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:14:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:14:REG0|p4~0_combout ) # (\G8|reg_loop:14:REG0|p1~0_combout )))

	.dataa(\G8|reg_loop:14:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:14:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:14:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G8|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \G8|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:14:REG0|p5~0_combout  = (!\G8|reg_loop:14:REG0|p1~0_combout  & ((\G8|reg_loop:14:REG0|p5~0_combout ) # ((!\G8|reg_loop:14:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:14:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:14:REG0|p1~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:14:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G8|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \G6|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:14:REG0|p4~0_combout  = (\Write1~combout [14] & ((\G6|reg_loop:14:REG0|p4~0_combout ) # ((\G6|reg_loop:14:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:14:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:14:REG0|p1~0_combout ),
	.datac(\Write1~combout [14]),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:14:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G6|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \G6|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:14:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:14:REG0|p1~0_combout ) # (\G6|reg_loop:14:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~4_combout ),
	.datab(\G6|reg_loop:14:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\G6|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:14:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \G6|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \G6|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:14:REG0|p5~0_combout  = (!\G6|reg_loop:14:REG0|p1~0_combout  & ((\G6|reg_loop:14:REG0|p5~0_combout ) # ((!\G6|reg_loop:14:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:14:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:14:REG0|p1~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:14:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G6|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \G9|Mux1~1 (
// Equation(s):
// \G9|Mux1~1_combout  = (\G9|Mux1~0_combout  & (((!\G8|reg_loop:14:REG0|p5~0_combout )) # (!\Read1AD~combout [0]))) # (!\G9|Mux1~0_combout  & (\Read1AD~combout [0] & ((!\G6|reg_loop:14:REG0|p5~0_combout ))))

	.dataa(\G9|Mux1~0_combout ),
	.datab(\Read1AD~combout [0]),
	.datac(\G8|reg_loop:14:REG0|p5~0_combout ),
	.datad(\G6|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G9|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux1~1 .lut_mask = 16'h2A6E;
defparam \G9|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \G2|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:14:REG0|p4~0_combout  = (\Write1~combout [14] & ((\G2|reg_loop:14:REG0|p1~0_combout ) # ((\G2|reg_loop:14:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:14:REG0|p4~0_combout ),
	.datac(\Write1~combout [14]),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:14:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G2|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \G2|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:14:REG0|p5~0_combout  = (!\G2|reg_loop:14:REG0|p1~0_combout  & ((\G2|reg_loop:14:REG0|p5~0_combout ) # ((!\G2|reg_loop:14:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:14:REG0|p4~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:14:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G2|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \G9|Mux1~2 (
// Equation(s):
// \G9|Mux1~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & (\G9|Mux1~1_combout )) # (!\G9|Mux15~4_combout  & ((!\G2|reg_loop:14:REG0|p5~0_combout ))))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G9|Mux15~3_combout ),
	.datab(\G9|Mux1~1_combout ),
	.datac(\G2|reg_loop:14:REG0|p5~0_combout ),
	.datad(\G9|Mux15~4_combout ),
	.cin(gnd),
	.combout(\G9|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux1~2 .lut_mask = 16'hDD0A;
defparam \G9|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneii_lcell_comb \G9|Mux1 (
// Equation(s):
// \G9|Mux1~combout  = (\G9|Mux15~0_combout  & ((\G9|Mux1~2_combout  & (!\G4|reg_loop:14:REG0|p5~0_combout )) # (!\G9|Mux1~2_combout  & ((!\G3|reg_loop:14:REG0|p5~0_combout ))))) # (!\G9|Mux15~0_combout  & (((\G9|Mux1~2_combout ))))

	.dataa(\G9|Mux15~0_combout ),
	.datab(\G4|reg_loop:14:REG0|p5~0_combout ),
	.datac(\G3|reg_loop:14:REG0|p5~0_combout ),
	.datad(\G9|Mux1~2_combout ),
	.cin(gnd),
	.combout(\G9|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux1 .lut_mask = 16'h770A;
defparam \G9|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \G3|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \G3|reg_loop:15:REG0|p1~0_combout  = (\G0|Mux3~0_combout  & ((\G3|reg_loop:15:REG0|p4~0_combout ) # (\G3|reg_loop:15:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:15:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G3|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:15:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G3|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \G3|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \G3|reg_loop:15:REG0|p4~0_combout  = (\Write1~combout [15] & ((\G3|reg_loop:15:REG0|p4~0_combout ) # ((\G3|reg_loop:15:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~0clkctrl_outclk )))))

	.dataa(\Write1~combout [15]),
	.datab(\G3|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:15:REG0|p1~0_combout ),
	.datad(\G0|Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\G3|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:15:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G3|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \G3|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \G3|reg_loop:15:REG0|p5~0_combout  = (!\G3|reg_loop:15:REG0|p1~0_combout  & ((\G3|reg_loop:15:REG0|p5~0_combout ) # ((\G0|Mux3~0_combout  & !\G3|reg_loop:15:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~0_combout ),
	.datab(\G3|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G3|reg_loop:15:REG0|p1~0_combout ),
	.datad(\G3|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G3|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G3|reg_loop:15:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G3|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \G4|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \G4|reg_loop:15:REG0|p1~0_combout  = (\G0|Mux3~1_combout  & ((\G4|reg_loop:15:REG0|p1~0_combout ) # (\G4|reg_loop:15:REG0|p4~0_combout )))

	.dataa(\G4|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G0|Mux3~1_combout ),
	.datac(\G4|reg_loop:15:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G4|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:15:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \G4|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \G4|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \G4|reg_loop:15:REG0|p4~0_combout  = (\Write1~combout [15] & ((\G4|reg_loop:15:REG0|p4~0_combout ) # ((\G4|reg_loop:15:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~1clkctrl_outclk )))))

	.dataa(\Write1~combout [15]),
	.datab(\G4|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G4|reg_loop:15:REG0|p1~0_combout ),
	.datad(\G0|Mux3~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\G4|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:15:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G4|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \G4|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \G4|reg_loop:15:REG0|p5~0_combout  = (!\G4|reg_loop:15:REG0|p1~0_combout  & ((\G4|reg_loop:15:REG0|p5~0_combout ) # ((\G0|Mux3~1_combout  & !\G4|reg_loop:15:REG0|p4~0_combout ))))

	.dataa(\G4|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G0|Mux3~1_combout ),
	.datac(\G4|reg_loop:15:REG0|p4~0_combout ),
	.datad(\G4|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G4|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G4|reg_loop:15:REG0|p5~0 .lut_mask = 16'h5504;
defparam \G4|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[15]));
// synopsys translate_off
defparam \Write1[15]~I .input_async_reset = "none";
defparam \Write1[15]~I .input_power_up = "low";
defparam \Write1[15]~I .input_register_mode = "none";
defparam \Write1[15]~I .input_sync_reset = "none";
defparam \Write1[15]~I .oe_async_reset = "none";
defparam \Write1[15]~I .oe_power_up = "low";
defparam \Write1[15]~I .oe_register_mode = "none";
defparam \Write1[15]~I .oe_sync_reset = "none";
defparam \Write1[15]~I .operation_mode = "input";
defparam \Write1[15]~I .output_async_reset = "none";
defparam \Write1[15]~I .output_power_up = "low";
defparam \Write1[15]~I .output_register_mode = "none";
defparam \Write1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \G2|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:15:REG0|p4~0_combout  = (\Write1~combout [15] & ((\G2|reg_loop:15:REG0|p1~0_combout ) # ((\G2|reg_loop:15:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G2|reg_loop:15:REG0|p4~0_combout ),
	.datac(\Write1~combout [15]),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:15:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G2|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \G2|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:15:REG0|p5~0_combout  = (!\G2|reg_loop:15:REG0|p1~0_combout  & ((\G2|reg_loop:15:REG0|p5~0_combout ) # ((\G0|Mux3~2_combout  & !\G2|reg_loop:15:REG0|p4~0_combout ))))

	.dataa(\G2|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:15:REG0|p5~0_combout ),
	.datad(\G2|reg_loop:15:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:15:REG0|p5~0 .lut_mask = 16'h5054;
defparam \G2|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \G9|Mux0~2 (
// Equation(s):
// \G9|Mux0~2_combout  = (\G9|Mux15~3_combout  & ((\G9|Mux15~4_combout  & (\G9|Mux0~1_combout )) # (!\G9|Mux15~4_combout  & ((!\G2|reg_loop:15:REG0|p5~0_combout ))))) # (!\G9|Mux15~3_combout  & (((\G9|Mux15~4_combout ))))

	.dataa(\G9|Mux0~1_combout ),
	.datab(\G9|Mux15~3_combout ),
	.datac(\G2|reg_loop:15:REG0|p5~0_combout ),
	.datad(\G9|Mux15~4_combout ),
	.cin(gnd),
	.combout(\G9|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux0~2 .lut_mask = 16'hBB0C;
defparam \G9|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \G9|Mux0 (
// Equation(s):
// \G9|Mux0~combout  = (\G9|Mux15~0_combout  & ((\G9|Mux0~2_combout  & ((!\G4|reg_loop:15:REG0|p5~0_combout ))) # (!\G9|Mux0~2_combout  & (!\G3|reg_loop:15:REG0|p5~0_combout )))) # (!\G9|Mux15~0_combout  & (((\G9|Mux0~2_combout ))))

	.dataa(\G3|reg_loop:15:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:15:REG0|p5~0_combout ),
	.datac(\G9|Mux15~0_combout ),
	.datad(\G9|Mux0~2_combout ),
	.cin(gnd),
	.combout(\G9|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \G9|Mux0 .lut_mask = 16'h3F50;
defparam \G9|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read2AD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read2AD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2AD[1]));
// synopsys translate_off
defparam \Read2AD[1]~I .input_async_reset = "none";
defparam \Read2AD[1]~I .input_power_up = "low";
defparam \Read2AD[1]~I .input_register_mode = "none";
defparam \Read2AD[1]~I .input_sync_reset = "none";
defparam \Read2AD[1]~I .oe_async_reset = "none";
defparam \Read2AD[1]~I .oe_power_up = "low";
defparam \Read2AD[1]~I .oe_register_mode = "none";
defparam \Read2AD[1]~I .oe_sync_reset = "none";
defparam \Read2AD[1]~I .operation_mode = "input";
defparam \Read2AD[1]~I .output_async_reset = "none";
defparam \Read2AD[1]~I .output_power_up = "low";
defparam \Read2AD[1]~I .output_register_mode = "none";
defparam \Read2AD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \G10|Mux15~2 (
// Equation(s):
// \G10|Mux15~2_combout  = (\G10|Mux15~1_combout  & (((!\G8|reg_loop:0:REG0|p5~0_combout ) # (!\Read2AD~combout [1])))) # (!\G10|Mux15~1_combout  & (!\G7|reg_loop:0:REG0|p5~0_combout  & (\Read2AD~combout [1])))

	.dataa(\G10|Mux15~1_combout ),
	.datab(\G7|reg_loop:0:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\G8|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux15~2 .lut_mask = 16'h1ABA;
defparam \G10|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read2AD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read2AD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2AD[0]));
// synopsys translate_off
defparam \Read2AD[0]~I .input_async_reset = "none";
defparam \Read2AD[0]~I .input_power_up = "low";
defparam \Read2AD[0]~I .input_register_mode = "none";
defparam \Read2AD[0]~I .input_sync_reset = "none";
defparam \Read2AD[0]~I .oe_async_reset = "none";
defparam \Read2AD[0]~I .oe_power_up = "low";
defparam \Read2AD[0]~I .oe_register_mode = "none";
defparam \Read2AD[0]~I .oe_sync_reset = "none";
defparam \Read2AD[0]~I .operation_mode = "input";
defparam \Read2AD[0]~I .output_async_reset = "none";
defparam \Read2AD[0]~I .output_power_up = "low";
defparam \Read2AD[0]~I .output_register_mode = "none";
defparam \Read2AD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read2AD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read2AD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2AD[2]));
// synopsys translate_off
defparam \Read2AD[2]~I .input_async_reset = "none";
defparam \Read2AD[2]~I .input_power_up = "low";
defparam \Read2AD[2]~I .input_register_mode = "none";
defparam \Read2AD[2]~I .input_sync_reset = "none";
defparam \Read2AD[2]~I .oe_async_reset = "none";
defparam \Read2AD[2]~I .oe_power_up = "low";
defparam \Read2AD[2]~I .oe_register_mode = "none";
defparam \Read2AD[2]~I .oe_sync_reset = "none";
defparam \Read2AD[2]~I .operation_mode = "input";
defparam \Read2AD[2]~I .output_async_reset = "none";
defparam \Read2AD[2]~I .output_power_up = "low";
defparam \Read2AD[2]~I .output_register_mode = "none";
defparam \Read2AD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \G10|Mux15~3 (
// Equation(s):
// \G10|Mux15~3_combout  = (\Read2AD~combout [2]) # ((!\Read2AD~combout [1] & \Read2AD~combout [0]))

	.dataa(\Read2AD~combout [1]),
	.datab(\Read2AD~combout [0]),
	.datac(\Read2AD~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\G10|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux15~3 .lut_mask = 16'hF4F4;
defparam \G10|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \G10|Mux15~5 (
// Equation(s):
// \G10|Mux15~5_combout  = (\G10|Mux15~4_combout  & ((\G10|Mux15~2_combout ) # ((!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (((\G10|Mux15~3_combout  & !\G2|reg_loop:0:REG0|p5~0_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G10|Mux15~2_combout ),
	.datac(\G10|Mux15~3_combout ),
	.datad(\G2|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux15~5 .lut_mask = 16'h8ADA;
defparam \G10|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \G10|Mux15~0 (
// Equation(s):
// \G10|Mux15~0_combout  = (!\Read2AD~combout [2] & \Read2AD~combout [1])

	.dataa(vcc),
	.datab(\Read2AD~combout [2]),
	.datac(\Read2AD~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\G10|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux15~0 .lut_mask = 16'h3030;
defparam \G10|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \G10|Mux15 (
// Equation(s):
// \G10|Mux15~combout  = (\G10|Mux15~5_combout  & (((!\G4|reg_loop:0:REG0|p5~0_combout ) # (!\G10|Mux15~0_combout )))) # (!\G10|Mux15~5_combout  & (!\G3|reg_loop:0:REG0|p5~0_combout  & (\G10|Mux15~0_combout )))

	.dataa(\G10|Mux15~5_combout ),
	.datab(\G3|reg_loop:0:REG0|p5~0_combout ),
	.datac(\G10|Mux15~0_combout ),
	.datad(\G4|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux15 .lut_mask = 16'h1ABA;
defparam \G10|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \G2|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:1:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:1:REG0|p4~0_combout ) # (\G2|reg_loop:1:REG0|p1~0_combout )))

	.dataa(\G2|reg_loop:1:REG0|p4~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:1:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G2|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:1:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \G2|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \G2|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:1:REG0|p5~0_combout  = (!\G2|reg_loop:1:REG0|p1~0_combout  & ((\G2|reg_loop:1:REG0|p5~0_combout ) # ((!\G2|reg_loop:1:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:1:REG0|p4~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G2|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:1:REG0|p5~0 .lut_mask = 16'h0F04;
defparam \G2|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \G10|Mux14~0 (
// Equation(s):
// \G10|Mux14~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])))) # (!\Read2AD~combout [1] & ((\Read2AD~combout [0] & (!\G6|reg_loop:1:REG0|p5~0_combout )) # (!\Read2AD~combout [0] & ((!\G5|reg_loop:1:REG0|p5~0_combout )))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G6|reg_loop:1:REG0|p5~0_combout ),
	.datac(\G5|reg_loop:1:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux14~0 .lut_mask = 16'hBB05;
defparam \G10|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \G10|Mux14~1 (
// Equation(s):
// \G10|Mux14~1_combout  = (\G10|Mux14~0_combout  & (((!\Read2AD~combout [1])) # (!\G8|reg_loop:1:REG0|p5~0_combout ))) # (!\G10|Mux14~0_combout  & (((\Read2AD~combout [1] & !\G7|reg_loop:1:REG0|p5~0_combout ))))

	.dataa(\G8|reg_loop:1:REG0|p5~0_combout ),
	.datab(\G10|Mux14~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\G7|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux14~1 .lut_mask = 16'h4C7C;
defparam \G10|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \G10|Mux14~2 (
// Equation(s):
// \G10|Mux14~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux14~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:1:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G2|reg_loop:1:REG0|p5~0_combout ),
	.datac(\G10|Mux14~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux14~2 .lut_mask = 16'hB1AA;
defparam \G10|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneii_lcell_comb \G10|Mux14 (
// Equation(s):
// \G10|Mux14~combout  = (\G10|Mux15~0_combout  & ((\G10|Mux14~2_combout  & (!\G4|reg_loop:1:REG0|p5~0_combout )) # (!\G10|Mux14~2_combout  & ((!\G3|reg_loop:1:REG0|p5~0_combout ))))) # (!\G10|Mux15~0_combout  & (((\G10|Mux14~2_combout ))))

	.dataa(\G10|Mux15~0_combout ),
	.datab(\G4|reg_loop:1:REG0|p5~0_combout ),
	.datac(\G10|Mux14~2_combout ),
	.datad(\G3|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux14 .lut_mask = 16'h707A;
defparam \G10|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \G6|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:2:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:2:REG0|p4~0_combout ) # (\G6|reg_loop:2:REG0|p1~0_combout )))

	.dataa(\G6|reg_loop:2:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:2:REG0|p1~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G6|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:2:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G6|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \G6|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:2:REG0|p5~0_combout  = (!\G6|reg_loop:2:REG0|p1~0_combout  & ((\G6|reg_loop:2:REG0|p5~0_combout ) # ((!\G6|reg_loop:2:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:2:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:2:REG0|p1~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:2:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G6|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \G7|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:2:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:2:REG0|p1~0_combout ) # (\G7|reg_loop:2:REG0|p4~0_combout )))

	.dataa(\G7|reg_loop:2:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G7|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:2:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G7|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \G7|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:2:REG0|p4~0_combout  = (\Write1~combout [2] & ((\G7|reg_loop:2:REG0|p4~0_combout ) # ((\G7|reg_loop:2:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [2]),
	.datab(\G7|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:2:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:2:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G7|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \G7|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:2:REG0|p5~0_combout  = (!\G7|reg_loop:2:REG0|p1~0_combout  & ((\G7|reg_loop:2:REG0|p5~0_combout ) # ((!\G7|reg_loop:2:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:2:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:2:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G7|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \G10|Mux13~0 (
// Equation(s):
// \G10|Mux13~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0]) # (!\G7|reg_loop:2:REG0|p5~0_combout )))) # (!\Read2AD~combout [1] & (!\G5|reg_loop:2:REG0|p5~0_combout  & ((!\Read2AD~combout [0]))))

	.dataa(\G5|reg_loop:2:REG0|p5~0_combout ),
	.datab(\Read2AD~combout [1]),
	.datac(\G7|reg_loop:2:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux13~0 .lut_mask = 16'hCC1D;
defparam \G10|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneii_lcell_comb \G8|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:2:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:2:REG0|p4~0_combout ) # (\G8|reg_loop:2:REG0|p1~0_combout )))

	.dataa(\G8|reg_loop:2:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:2:REG0|p1~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G8|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:2:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G8|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \G8|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:2:REG0|p5~0_combout  = (!\G8|reg_loop:2:REG0|p1~0_combout  & ((\G8|reg_loop:2:REG0|p5~0_combout ) # ((!\G8|reg_loop:2:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:2:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:2:REG0|p1~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:2:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G8|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \G10|Mux13~1 (
// Equation(s):
// \G10|Mux13~1_combout  = (\Read2AD~combout [0] & ((\G10|Mux13~0_combout  & ((!\G8|reg_loop:2:REG0|p5~0_combout ))) # (!\G10|Mux13~0_combout  & (!\G6|reg_loop:2:REG0|p5~0_combout )))) # (!\Read2AD~combout [0] & (((\G10|Mux13~0_combout ))))

	.dataa(\Read2AD~combout [0]),
	.datab(\G6|reg_loop:2:REG0|p5~0_combout ),
	.datac(\G10|Mux13~0_combout ),
	.datad(\G8|reg_loop:2:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux13~1 .lut_mask = 16'h52F2;
defparam \G10|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \G10|Mux13~2 (
// Equation(s):
// \G10|Mux13~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux13~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:2:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G2|reg_loop:2:REG0|p5~0_combout ),
	.datac(\G10|Mux13~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux13~2 .lut_mask = 16'hB1AA;
defparam \G10|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \G10|Mux13 (
// Equation(s):
// \G10|Mux13~combout  = (\G10|Mux15~0_combout  & ((\G10|Mux13~2_combout  & ((!\G4|reg_loop:2:REG0|p5~0_combout ))) # (!\G10|Mux13~2_combout  & (!\G3|reg_loop:2:REG0|p5~0_combout )))) # (!\G10|Mux15~0_combout  & (((\G10|Mux13~2_combout ))))

	.dataa(\G3|reg_loop:2:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:2:REG0|p5~0_combout ),
	.datac(\G10|Mux15~0_combout ),
	.datad(\G10|Mux13~2_combout ),
	.cin(gnd),
	.combout(\G10|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux13 .lut_mask = 16'h3F50;
defparam \G10|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \G10|Mux12~1 (
// Equation(s):
// \G10|Mux12~1_combout  = (\G10|Mux12~0_combout  & (((!\G8|reg_loop:3:REG0|p5~0_combout ) # (!\Read2AD~combout [1])))) # (!\G10|Mux12~0_combout  & (!\G7|reg_loop:3:REG0|p5~0_combout  & (\Read2AD~combout [1])))

	.dataa(\G10|Mux12~0_combout ),
	.datab(\G7|reg_loop:3:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\G8|reg_loop:3:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux12~1 .lut_mask = 16'h1ABA;
defparam \G10|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \G10|Mux12~2 (
// Equation(s):
// \G10|Mux12~2_combout  = (\G10|Mux15~4_combout  & ((\G10|Mux12~1_combout ) # ((!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (((!\G2|reg_loop:3:REG0|p5~0_combout  & \G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G10|Mux12~1_combout ),
	.datac(\G2|reg_loop:3:REG0|p5~0_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux12~2 .lut_mask = 16'h8DAA;
defparam \G10|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \G10|Mux12 (
// Equation(s):
// \G10|Mux12~combout  = (\G10|Mux12~2_combout  & (((!\G4|reg_loop:3:REG0|p5~0_combout ) # (!\G10|Mux15~0_combout )))) # (!\G10|Mux12~2_combout  & (!\G3|reg_loop:3:REG0|p5~0_combout  & (\G10|Mux15~0_combout )))

	.dataa(\G10|Mux12~2_combout ),
	.datab(\G3|reg_loop:3:REG0|p5~0_combout ),
	.datac(\G10|Mux15~0_combout ),
	.datad(\G4|reg_loop:3:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux12 .lut_mask = 16'h1ABA;
defparam \G10|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \G10|Mux15~4 (
// Equation(s):
// \G10|Mux15~4_combout  = (\Read2AD~combout [2]) # ((\Read2AD~combout [1] & \Read2AD~combout [0]))

	.dataa(\Read2AD~combout [1]),
	.datab(\Read2AD~combout [0]),
	.datac(\Read2AD~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\G10|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux15~4 .lut_mask = 16'hF8F8;
defparam \G10|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \G6|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:4:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:4:REG0|p4~0_combout ) # (\G6|reg_loop:4:REG0|p1~0_combout )))

	.dataa(\G6|reg_loop:4:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:4:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:4:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G6|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \G6|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:4:REG0|p5~0_combout  = (!\G6|reg_loop:4:REG0|p1~0_combout  & ((\G6|reg_loop:4:REG0|p5~0_combout ) # ((!\G6|reg_loop:4:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:4:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:4:REG0|p1~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:4:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G6|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \G8|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:4:REG0|p4~0_combout  = (\Write1~combout [4] & ((\G8|reg_loop:4:REG0|p1~0_combout ) # ((\G8|reg_loop:4:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\Write1~combout [4]),
	.datab(\G8|reg_loop:4:REG0|p1~0_combout ),
	.datac(\G8|reg_loop:4:REG0|p4~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:4:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G8|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \G8|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:4:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:4:REG0|p1~0_combout ) # (\G8|reg_loop:4:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~6_combout ),
	.datab(\G8|reg_loop:4:REG0|p1~0_combout ),
	.datac(\G8|reg_loop:4:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G8|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:4:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G8|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \G8|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:4:REG0|p5~0_combout  = (!\G8|reg_loop:4:REG0|p1~0_combout  & ((\G8|reg_loop:4:REG0|p5~0_combout ) # ((\G0|Mux3~6_combout  & !\G8|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~6_combout ),
	.datab(\G8|reg_loop:4:REG0|p1~0_combout ),
	.datac(\G8|reg_loop:4:REG0|p4~0_combout ),
	.datad(\G8|reg_loop:4:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:4:REG0|p5~0 .lut_mask = 16'h3302;
defparam \G8|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \G10|Mux11~1 (
// Equation(s):
// \G10|Mux11~1_combout  = (\G10|Mux11~0_combout  & (((!\Read2AD~combout [0]) # (!\G8|reg_loop:4:REG0|p5~0_combout )))) # (!\G10|Mux11~0_combout  & (!\G6|reg_loop:4:REG0|p5~0_combout  & ((\Read2AD~combout [0]))))

	.dataa(\G10|Mux11~0_combout ),
	.datab(\G6|reg_loop:4:REG0|p5~0_combout ),
	.datac(\G8|reg_loop:4:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux11~1 .lut_mask = 16'h1BAA;
defparam \G10|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \G10|Mux11~2 (
// Equation(s):
// \G10|Mux11~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux11~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:4:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G2|reg_loop:4:REG0|p5~0_combout ),
	.datab(\G10|Mux15~4_combout ),
	.datac(\G10|Mux11~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux11~2 .lut_mask = 16'hD1CC;
defparam \G10|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \G10|Mux11 (
// Equation(s):
// \G10|Mux11~combout  = (\G10|Mux11~2_combout  & (((!\G10|Mux15~0_combout ) # (!\G4|reg_loop:4:REG0|p5~0_combout )))) # (!\G10|Mux11~2_combout  & (!\G3|reg_loop:4:REG0|p5~0_combout  & ((\G10|Mux15~0_combout ))))

	.dataa(\G3|reg_loop:4:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:4:REG0|p5~0_combout ),
	.datac(\G10|Mux11~2_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux11 .lut_mask = 16'h35F0;
defparam \G10|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \G10|Mux10~0 (
// Equation(s):
// \G10|Mux10~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])))) # (!\Read2AD~combout [1] & ((\Read2AD~combout [0] & (!\G6|reg_loop:5:REG0|p5~0_combout )) # (!\Read2AD~combout [0] & ((!\G5|reg_loop:5:REG0|p5~0_combout )))))

	.dataa(\G6|reg_loop:5:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:5:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux10~0 .lut_mask = 16'hF503;
defparam \G10|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \G10|Mux10~1 (
// Equation(s):
// \G10|Mux10~1_combout  = (\G10|Mux10~0_combout  & (((!\G8|reg_loop:5:REG0|p5~0_combout ) # (!\Read2AD~combout [1])))) # (!\G10|Mux10~0_combout  & (!\G7|reg_loop:5:REG0|p5~0_combout  & (\Read2AD~combout [1])))

	.dataa(\G7|reg_loop:5:REG0|p5~0_combout ),
	.datab(\G10|Mux10~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\G8|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux10~1 .lut_mask = 16'h1CDC;
defparam \G10|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \G10|Mux10~2 (
// Equation(s):
// \G10|Mux10~2_combout  = (\G10|Mux15~4_combout  & ((\G10|Mux10~1_combout ) # ((!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (((!\G2|reg_loop:5:REG0|p5~0_combout  & \G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G10|Mux10~1_combout ),
	.datac(\G2|reg_loop:5:REG0|p5~0_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux10~2 .lut_mask = 16'h8DAA;
defparam \G10|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \G10|Mux10 (
// Equation(s):
// \G10|Mux10~combout  = (\G10|Mux10~2_combout  & (((!\G10|Mux15~0_combout ) # (!\G4|reg_loop:5:REG0|p5~0_combout )))) # (!\G10|Mux10~2_combout  & (!\G3|reg_loop:5:REG0|p5~0_combout  & ((\G10|Mux15~0_combout ))))

	.dataa(\G10|Mux10~2_combout ),
	.datab(\G3|reg_loop:5:REG0|p5~0_combout ),
	.datac(\G4|reg_loop:5:REG0|p5~0_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux10 .lut_mask = 16'h1BAA;
defparam \G10|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \G2|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:6:REG0|p4~0_combout  = (\Write1~combout [6] & ((\G2|reg_loop:6:REG0|p1~0_combout ) # ((\G2|reg_loop:6:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:6:REG0|p1~0_combout ),
	.datab(\Write1~combout [6]),
	.datac(\G2|reg_loop:6:REG0|p4~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:6:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G2|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \G2|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:6:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:6:REG0|p4~0_combout ) # (\G2|reg_loop:6:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~2_combout ),
	.datab(\G2|reg_loop:6:REG0|p4~0_combout ),
	.datac(\G2|reg_loop:6:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G2|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:6:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G2|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \G2|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:6:REG0|p5~0_combout  = (!\G2|reg_loop:6:REG0|p1~0_combout  & ((\G2|reg_loop:6:REG0|p5~0_combout ) # ((\G0|Mux3~2_combout  & !\G2|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~2_combout ),
	.datab(\G2|reg_loop:6:REG0|p4~0_combout ),
	.datac(\G2|reg_loop:6:REG0|p1~0_combout ),
	.datad(\G2|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:6:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G2|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \G5|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:6:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:6:REG0|p4~0_combout ) # (\G5|reg_loop:6:REG0|p1~0_combout )))

	.dataa(\G5|reg_loop:6:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:6:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:6:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G5|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \G5|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:6:REG0|p5~0_combout  = (!\G5|reg_loop:6:REG0|p1~0_combout  & ((\G5|reg_loop:6:REG0|p5~0_combout ) # ((!\G5|reg_loop:6:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:6:REG0|p4~0_combout ),
	.datab(\G5|reg_loop:6:REG0|p1~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:6:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G5|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \G10|Mux9~0 (
// Equation(s):
// \G10|Mux9~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])) # (!\G7|reg_loop:6:REG0|p5~0_combout ))) # (!\Read2AD~combout [1] & (((!\G5|reg_loop:6:REG0|p5~0_combout  & !\Read2AD~combout [0]))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G7|reg_loop:6:REG0|p5~0_combout ),
	.datac(\G5|reg_loop:6:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux9~0 .lut_mask = 16'hAA27;
defparam \G10|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \G10|Mux9~1 (
// Equation(s):
// \G10|Mux9~1_combout  = (\G10|Mux9~0_combout  & (((!\G8|reg_loop:6:REG0|p5~0_combout ) # (!\Read2AD~combout [0])))) # (!\G10|Mux9~0_combout  & (!\G6|reg_loop:6:REG0|p5~0_combout  & (\Read2AD~combout [0])))

	.dataa(\G6|reg_loop:6:REG0|p5~0_combout ),
	.datab(\G10|Mux9~0_combout ),
	.datac(\Read2AD~combout [0]),
	.datad(\G8|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux9~1 .lut_mask = 16'h1CDC;
defparam \G10|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \G10|Mux9~2 (
// Equation(s):
// \G10|Mux9~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux9~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:6:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G2|reg_loop:6:REG0|p5~0_combout ),
	.datac(\G10|Mux9~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux9~2 .lut_mask = 16'hB1AA;
defparam \G10|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \G10|Mux9 (
// Equation(s):
// \G10|Mux9~combout  = (\G10|Mux15~0_combout  & ((\G10|Mux9~2_combout  & (!\G4|reg_loop:6:REG0|p5~0_combout )) # (!\G10|Mux9~2_combout  & ((!\G3|reg_loop:6:REG0|p5~0_combout ))))) # (!\G10|Mux15~0_combout  & (((\G10|Mux9~2_combout ))))

	.dataa(\G10|Mux15~0_combout ),
	.datab(\G4|reg_loop:6:REG0|p5~0_combout ),
	.datac(\G3|reg_loop:6:REG0|p5~0_combout ),
	.datad(\G10|Mux9~2_combout ),
	.cin(gnd),
	.combout(\G10|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux9 .lut_mask = 16'h770A;
defparam \G10|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \G7|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:7:REG0|p4~0_combout  = (\Write1~combout [7] & ((\G7|reg_loop:7:REG0|p4~0_combout ) # ((\G7|reg_loop:7:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:7:REG0|p4~0_combout ),
	.datab(\G7|reg_loop:7:REG0|p1~0_combout ),
	.datac(\Write1~combout [7]),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:7:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G7|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \G7|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:7:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:7:REG0|p4~0_combout ) # (\G7|reg_loop:7:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G7|reg_loop:7:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:7:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G7|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \G7|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:7:REG0|p5~0_combout  = (!\G7|reg_loop:7:REG0|p1~0_combout  & ((\G7|reg_loop:7:REG0|p5~0_combout ) # ((\G0|Mux3~3_combout  & !\G7|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~3_combout ),
	.datab(\G7|reg_loop:7:REG0|p1~0_combout ),
	.datac(\G7|reg_loop:7:REG0|p4~0_combout ),
	.datad(\G7|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:7:REG0|p5~0 .lut_mask = 16'h3302;
defparam \G7|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \G5|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:7:REG0|p4~0_combout  = (\Write1~combout [7] & ((\G5|reg_loop:7:REG0|p1~0_combout ) # ((\G5|reg_loop:7:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\G5|reg_loop:7:REG0|p1~0_combout ),
	.datab(\Write1~combout [7]),
	.datac(\G0|Mux3~5clkctrl_outclk ),
	.datad(\G5|reg_loop:7:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:7:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \G5|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \G5|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:7:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:7:REG0|p4~0_combout ) # (\G5|reg_loop:7:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~5_combout ),
	.datab(vcc),
	.datac(\G5|reg_loop:7:REG0|p4~0_combout ),
	.datad(\G5|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:7:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G5|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \G5|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:7:REG0|p5~0_combout  = (!\G5|reg_loop:7:REG0|p1~0_combout  & ((\G5|reg_loop:7:REG0|p5~0_combout ) # ((\G0|Mux3~5_combout  & !\G5|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:7:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:7:REG0|p4~0_combout ),
	.datad(\G5|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:7:REG0|p5~0 .lut_mask = 16'h3302;
defparam \G5|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \G10|Mux8~0 (
// Equation(s):
// \G10|Mux8~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])))) # (!\Read2AD~combout [1] & ((\Read2AD~combout [0] & (!\G6|reg_loop:7:REG0|p5~0_combout )) # (!\Read2AD~combout [0] & ((!\G5|reg_loop:7:REG0|p5~0_combout )))))

	.dataa(\G6|reg_loop:7:REG0|p5~0_combout ),
	.datab(\Read2AD~combout [1]),
	.datac(\Read2AD~combout [0]),
	.datad(\G5|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux8~0 .lut_mask = 16'hD0D3;
defparam \G10|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \G10|Mux8~1 (
// Equation(s):
// \G10|Mux8~1_combout  = (\G10|Mux8~0_combout  & (((!\Read2AD~combout [1])) # (!\G8|reg_loop:7:REG0|p5~0_combout ))) # (!\G10|Mux8~0_combout  & (((!\G7|reg_loop:7:REG0|p5~0_combout  & \Read2AD~combout [1]))))

	.dataa(\G8|reg_loop:7:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:7:REG0|p5~0_combout ),
	.datac(\G10|Mux8~0_combout ),
	.datad(\Read2AD~combout [1]),
	.cin(gnd),
	.combout(\G10|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux8~1 .lut_mask = 16'h53F0;
defparam \G10|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \G10|Mux8~2 (
// Equation(s):
// \G10|Mux8~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux8~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:7:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G2|reg_loop:7:REG0|p5~0_combout ),
	.datac(\G10|Mux8~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux8~2 .lut_mask = 16'hB1AA;
defparam \G10|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \G10|Mux8 (
// Equation(s):
// \G10|Mux8~combout  = (\G10|Mux8~2_combout  & (((!\G10|Mux15~0_combout )) # (!\G4|reg_loop:7:REG0|p5~0_combout ))) # (!\G10|Mux8~2_combout  & (((!\G3|reg_loop:7:REG0|p5~0_combout  & \G10|Mux15~0_combout ))))

	.dataa(\G10|Mux8~2_combout ),
	.datab(\G4|reg_loop:7:REG0|p5~0_combout ),
	.datac(\G3|reg_loop:7:REG0|p5~0_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux8 .lut_mask = 16'h27AA;
defparam \G10|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \G10|Mux7~0 (
// Equation(s):
// \G10|Mux7~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])) # (!\G7|reg_loop:8:REG0|p5~0_combout ))) # (!\Read2AD~combout [1] & (((!\G5|reg_loop:8:REG0|p5~0_combout  & !\Read2AD~combout [0]))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G7|reg_loop:8:REG0|p5~0_combout ),
	.datac(\G5|reg_loop:8:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux7~0 .lut_mask = 16'hAA27;
defparam \G10|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \G10|Mux7~1 (
// Equation(s):
// \G10|Mux7~1_combout  = (\G10|Mux7~0_combout  & (((!\Read2AD~combout [0])) # (!\G8|reg_loop:8:REG0|p5~0_combout ))) # (!\G10|Mux7~0_combout  & (((!\G6|reg_loop:8:REG0|p5~0_combout  & \Read2AD~combout [0]))))

	.dataa(\G8|reg_loop:8:REG0|p5~0_combout ),
	.datab(\G6|reg_loop:8:REG0|p5~0_combout ),
	.datac(\G10|Mux7~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux7~1 .lut_mask = 16'h53F0;
defparam \G10|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \G10|Mux7~2 (
// Equation(s):
// \G10|Mux7~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux7~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:8:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G2|reg_loop:8:REG0|p5~0_combout ),
	.datac(\G10|Mux7~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux7~2 .lut_mask = 16'hB1AA;
defparam \G10|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \G10|Mux7 (
// Equation(s):
// \G10|Mux7~combout  = (\G10|Mux7~2_combout  & (((!\G4|reg_loop:8:REG0|p5~0_combout ) # (!\G10|Mux15~0_combout )))) # (!\G10|Mux7~2_combout  & (!\G3|reg_loop:8:REG0|p5~0_combout  & (\G10|Mux15~0_combout )))

	.dataa(\G3|reg_loop:8:REG0|p5~0_combout ),
	.datab(\G10|Mux7~2_combout ),
	.datac(\G10|Mux15~0_combout ),
	.datad(\G4|reg_loop:8:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux7 .lut_mask = 16'h1CDC;
defparam \G10|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \G6|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:9:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:9:REG0|p4~0_combout ) # (\G6|reg_loop:9:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~4_combout ),
	.datac(\G6|reg_loop:9:REG0|p4~0_combout ),
	.datad(\G6|reg_loop:9:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:9:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G6|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \G6|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:9:REG0|p4~0_combout  = (\Write1~combout [9] & ((\G6|reg_loop:9:REG0|p1~0_combout ) # ((\G6|reg_loop:9:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\Write1~combout [9]),
	.datab(\G6|reg_loop:9:REG0|p1~0_combout ),
	.datac(\G6|reg_loop:9:REG0|p4~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:9:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G6|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \G6|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:9:REG0|p5~0_combout  = (!\G6|reg_loop:9:REG0|p1~0_combout  & ((\G6|reg_loop:9:REG0|p5~0_combout ) # ((\G0|Mux3~4_combout  & !\G6|reg_loop:9:REG0|p4~0_combout ))))

	.dataa(\G6|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G0|Mux3~4_combout ),
	.datac(\G6|reg_loop:9:REG0|p4~0_combout ),
	.datad(\G6|reg_loop:9:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:9:REG0|p5~0 .lut_mask = 16'h00AE;
defparam \G6|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \G10|Mux6~0 (
// Equation(s):
// \G10|Mux6~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])))) # (!\Read2AD~combout [1] & ((\Read2AD~combout [0] & ((!\G6|reg_loop:9:REG0|p5~0_combout ))) # (!\Read2AD~combout [0] & (!\G5|reg_loop:9:REG0|p5~0_combout ))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G5|reg_loop:9:REG0|p5~0_combout ),
	.datac(\G6|reg_loop:9:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux6~0 .lut_mask = 16'hAF11;
defparam \G10|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \G10|Mux6~1 (
// Equation(s):
// \G10|Mux6~1_combout  = (\Read2AD~combout [1] & ((\G10|Mux6~0_combout  & (!\G8|reg_loop:9:REG0|p5~0_combout )) # (!\G10|Mux6~0_combout  & ((!\G7|reg_loop:9:REG0|p5~0_combout ))))) # (!\Read2AD~combout [1] & (((\G10|Mux6~0_combout ))))

	.dataa(\G8|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:9:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\G10|Mux6~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux6~1 .lut_mask = 16'h5F30;
defparam \G10|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \G10|Mux6~2 (
// Equation(s):
// \G10|Mux6~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux6~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:9:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G2|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G10|Mux15~4_combout ),
	.datac(\G10|Mux6~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux6~2 .lut_mask = 16'hD1CC;
defparam \G10|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneii_lcell_comb \G10|Mux6 (
// Equation(s):
// \G10|Mux6~combout  = (\G10|Mux6~2_combout  & (((!\G10|Mux15~0_combout )) # (!\G4|reg_loop:9:REG0|p5~0_combout ))) # (!\G10|Mux6~2_combout  & (((\G10|Mux15~0_combout  & !\G3|reg_loop:9:REG0|p5~0_combout ))))

	.dataa(\G4|reg_loop:9:REG0|p5~0_combout ),
	.datab(\G10|Mux6~2_combout ),
	.datac(\G10|Mux15~0_combout ),
	.datad(\G3|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux6 .lut_mask = 16'h4C7C;
defparam \G10|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \G10|Mux5~0 (
// Equation(s):
// \G10|Mux5~0_combout  = (\Read2AD~combout [0] & (((\Read2AD~combout [1])))) # (!\Read2AD~combout [0] & ((\Read2AD~combout [1] & ((!\G7|reg_loop:10:REG0|p5~0_combout ))) # (!\Read2AD~combout [1] & (!\G5|reg_loop:10:REG0|p5~0_combout ))))

	.dataa(\G5|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G7|reg_loop:10:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [0]),
	.datad(\Read2AD~combout [1]),
	.cin(gnd),
	.combout(\G10|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux5~0 .lut_mask = 16'hF305;
defparam \G10|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \G10|Mux5~1 (
// Equation(s):
// \G10|Mux5~1_combout  = (\G10|Mux5~0_combout  & (((!\G8|reg_loop:10:REG0|p5~0_combout ) # (!\Read2AD~combout [0])))) # (!\G10|Mux5~0_combout  & (!\G6|reg_loop:10:REG0|p5~0_combout  & (\Read2AD~combout [0])))

	.dataa(\G6|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G10|Mux5~0_combout ),
	.datac(\Read2AD~combout [0]),
	.datad(\G8|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux5~1 .lut_mask = 16'h1CDC;
defparam \G10|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \G10|Mux5~2 (
// Equation(s):
// \G10|Mux5~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux5~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:10:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G2|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G10|Mux5~1_combout ),
	.datac(\G10|Mux15~4_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux5~2 .lut_mask = 16'hC5F0;
defparam \G10|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \G10|Mux5 (
// Equation(s):
// \G10|Mux5~combout  = (\G10|Mux5~2_combout  & (((!\G10|Mux15~0_combout )) # (!\G4|reg_loop:10:REG0|p5~0_combout ))) # (!\G10|Mux5~2_combout  & (((!\G3|reg_loop:10:REG0|p5~0_combout  & \G10|Mux15~0_combout ))))

	.dataa(\G10|Mux5~2_combout ),
	.datab(\G4|reg_loop:10:REG0|p5~0_combout ),
	.datac(\G3|reg_loop:10:REG0|p5~0_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux5 .lut_mask = 16'h27AA;
defparam \G10|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \G5|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:11:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:11:REG0|p1~0_combout ) # (\G5|reg_loop:11:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~5_combout ),
	.datab(vcc),
	.datac(\G5|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G5|reg_loop:11:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:11:REG0|p1~0 .lut_mask = 16'hAAA0;
defparam \G5|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \G5|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:11:REG0|p4~0_combout  = (\Write1~combout [11] & ((\G5|reg_loop:11:REG0|p4~0_combout ) # ((\G5|reg_loop:11:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [11]),
	.datab(\G5|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G5|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:11:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \G5|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:11:REG0|p5~0_combout  = (!\G5|reg_loop:11:REG0|p1~0_combout  & ((\G5|reg_loop:11:REG0|p5~0_combout ) # ((\G0|Mux3~5_combout  & !\G5|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G5|reg_loop:11:REG0|p1~0_combout ),
	.datad(\G5|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:11:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G5|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \G6|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:11:REG0|p4~0_combout  = (\Write1~combout [11] & ((\G6|reg_loop:11:REG0|p1~0_combout ) # ((\G6|reg_loop:11:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:11:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:11:REG0|p4~0_combout ),
	.datac(\Write1~combout [11]),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:11:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G6|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \G6|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:11:REG0|p5~0_combout  = (!\G6|reg_loop:11:REG0|p1~0_combout  & ((\G6|reg_loop:11:REG0|p5~0_combout ) # ((!\G6|reg_loop:11:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:11:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:11:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:11:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G6|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \G10|Mux4~0 (
// Equation(s):
// \G10|Mux4~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0])))) # (!\Read2AD~combout [1] & ((\Read2AD~combout [0] & ((!\G6|reg_loop:11:REG0|p5~0_combout ))) # (!\Read2AD~combout [0] & (!\G5|reg_loop:11:REG0|p5~0_combout ))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G5|reg_loop:11:REG0|p5~0_combout ),
	.datac(\G6|reg_loop:11:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux4~0 .lut_mask = 16'hAF11;
defparam \G10|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \G10|Mux4~1 (
// Equation(s):
// \G10|Mux4~1_combout  = (\Read2AD~combout [1] & ((\G10|Mux4~0_combout  & ((!\G8|reg_loop:11:REG0|p5~0_combout ))) # (!\G10|Mux4~0_combout  & (!\G7|reg_loop:11:REG0|p5~0_combout )))) # (!\Read2AD~combout [1] & (((\G10|Mux4~0_combout ))))

	.dataa(\G7|reg_loop:11:REG0|p5~0_combout ),
	.datab(\G8|reg_loop:11:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [1]),
	.datad(\G10|Mux4~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux4~1 .lut_mask = 16'h3F50;
defparam \G10|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \G2|reg_loop:11:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:11:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:11:REG0|p4~0_combout ) # (\G2|reg_loop:11:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G2|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G0|Mux3~2_combout ),
	.datad(\G2|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:11:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:11:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G2|reg_loop:11:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \G2|reg_loop:11:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:11:REG0|p4~0_combout  = (\Write1~combout [11] & ((\G2|reg_loop:11:REG0|p1~0_combout ) # ((\G2|reg_loop:11:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\Write1~combout [11]),
	.datab(\G2|reg_loop:11:REG0|p1~0_combout ),
	.datac(\G2|reg_loop:11:REG0|p4~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:11:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:11:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G2|reg_loop:11:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \G2|reg_loop:11:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:11:REG0|p5~0_combout  = (!\G2|reg_loop:11:REG0|p1~0_combout  & ((\G2|reg_loop:11:REG0|p5~0_combout ) # ((\G0|Mux3~2_combout  & !\G2|reg_loop:11:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~2_combout ),
	.datab(\G2|reg_loop:11:REG0|p4~0_combout ),
	.datac(\G2|reg_loop:11:REG0|p5~0_combout ),
	.datad(\G2|reg_loop:11:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:11:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:11:REG0|p5~0 .lut_mask = 16'h00F2;
defparam \G2|reg_loop:11:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \G10|Mux4~2 (
// Equation(s):
// \G10|Mux4~2_combout  = (\G10|Mux15~4_combout  & ((\G10|Mux4~1_combout ) # ((!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (((!\G2|reg_loop:11:REG0|p5~0_combout  & \G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G10|Mux4~1_combout ),
	.datac(\G2|reg_loop:11:REG0|p5~0_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux4~2 .lut_mask = 16'h8DAA;
defparam \G10|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \G10|Mux4 (
// Equation(s):
// \G10|Mux4~combout  = (\G10|Mux4~2_combout  & (((!\G10|Mux15~0_combout ) # (!\G4|reg_loop:11:REG0|p5~0_combout )))) # (!\G10|Mux4~2_combout  & (!\G3|reg_loop:11:REG0|p5~0_combout  & ((\G10|Mux15~0_combout ))))

	.dataa(\G3|reg_loop:11:REG0|p5~0_combout ),
	.datab(\G4|reg_loop:11:REG0|p5~0_combout ),
	.datac(\G10|Mux4~2_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux4 .lut_mask = 16'h35F0;
defparam \G10|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \G10|Mux3~1 (
// Equation(s):
// \G10|Mux3~1_combout  = (\G10|Mux3~0_combout  & (((!\G8|reg_loop:12:REG0|p5~0_combout )) # (!\Read2AD~combout [0]))) # (!\G10|Mux3~0_combout  & (\Read2AD~combout [0] & (!\G6|reg_loop:12:REG0|p5~0_combout )))

	.dataa(\G10|Mux3~0_combout ),
	.datab(\Read2AD~combout [0]),
	.datac(\G6|reg_loop:12:REG0|p5~0_combout ),
	.datad(\G8|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux3~1 .lut_mask = 16'h26AE;
defparam \G10|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \G2|reg_loop:12:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:12:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:12:REG0|p4~0_combout ) # (\G2|reg_loop:12:REG0|p1~0_combout )))

	.dataa(\G2|reg_loop:12:REG0|p4~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:12:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G2|reg_loop:12:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:12:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \G2|reg_loop:12:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \G2|reg_loop:12:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:12:REG0|p5~0_combout  = (!\G2|reg_loop:12:REG0|p1~0_combout  & ((\G2|reg_loop:12:REG0|p5~0_combout ) # ((!\G2|reg_loop:12:REG0|p4~0_combout  & \G0|Mux3~2_combout ))))

	.dataa(\G2|reg_loop:12:REG0|p4~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:12:REG0|p1~0_combout ),
	.datad(\G2|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:12:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:12:REG0|p5~0 .lut_mask = 16'h0F04;
defparam \G2|reg_loop:12:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \G10|Mux3~2 (
// Equation(s):
// \G10|Mux3~2_combout  = (\G10|Mux15~4_combout  & ((\G10|Mux3~1_combout ) # ((!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (((\G10|Mux15~3_combout  & !\G2|reg_loop:12:REG0|p5~0_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G10|Mux3~1_combout ),
	.datac(\G10|Mux15~3_combout ),
	.datad(\G2|reg_loop:12:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux3~2 .lut_mask = 16'h8ADA;
defparam \G10|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \G10|Mux3 (
// Equation(s):
// \G10|Mux3~combout  = (\G10|Mux3~2_combout  & (((!\G10|Mux15~0_combout )) # (!\G4|reg_loop:12:REG0|p5~0_combout ))) # (!\G10|Mux3~2_combout  & (((!\G3|reg_loop:12:REG0|p5~0_combout  & \G10|Mux15~0_combout ))))

	.dataa(\G4|reg_loop:12:REG0|p5~0_combout ),
	.datab(\G3|reg_loop:12:REG0|p5~0_combout ),
	.datac(\G10|Mux3~2_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux3 .lut_mask = 16'h53F0;
defparam \G10|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \G8|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:13:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:13:REG0|p1~0_combout ) # (\G8|reg_loop:13:REG0|p4~0_combout )))

	.dataa(\G8|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G8|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G8|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:13:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G8|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \G8|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:13:REG0|p4~0_combout  = (\Write1~combout [13] & ((\G8|reg_loop:13:REG0|p4~0_combout ) # ((\G8|reg_loop:13:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\Write1~combout [13]),
	.datab(\G8|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G8|reg_loop:13:REG0|p1~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:13:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G8|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \G8|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:13:REG0|p5~0_combout  = (!\G8|reg_loop:13:REG0|p1~0_combout  & ((\G8|reg_loop:13:REG0|p5~0_combout ) # ((!\G8|reg_loop:13:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:13:REG0|p1~0_combout ),
	.datab(\G8|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:13:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G8|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \G5|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:13:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:13:REG0|p4~0_combout ) # (\G5|reg_loop:13:REG0|p1~0_combout )))

	.dataa(\G5|reg_loop:13:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:13:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:13:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G5|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \G5|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:13:REG0|p5~0_combout  = (!\G5|reg_loop:13:REG0|p1~0_combout  & ((\G5|reg_loop:13:REG0|p5~0_combout ) # ((!\G5|reg_loop:13:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:13:REG0|p4~0_combout ),
	.datab(\G5|reg_loop:13:REG0|p1~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:13:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G5|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \G10|Mux2~0 (
// Equation(s):
// \G10|Mux2~0_combout  = (\Read2AD~combout [0] & (((\Read2AD~combout [1])) # (!\G6|reg_loop:13:REG0|p5~0_combout ))) # (!\Read2AD~combout [0] & (((!\G5|reg_loop:13:REG0|p5~0_combout  & !\Read2AD~combout [1]))))

	.dataa(\G6|reg_loop:13:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:13:REG0|p5~0_combout ),
	.datac(\Read2AD~combout [0]),
	.datad(\Read2AD~combout [1]),
	.cin(gnd),
	.combout(\G10|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux2~0 .lut_mask = 16'hF053;
defparam \G10|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \G10|Mux2~1 (
// Equation(s):
// \G10|Mux2~1_combout  = (\G10|Mux2~0_combout  & (((!\Read2AD~combout [1]) # (!\G8|reg_loop:13:REG0|p5~0_combout )))) # (!\G10|Mux2~0_combout  & (!\G7|reg_loop:13:REG0|p5~0_combout  & ((\Read2AD~combout [1]))))

	.dataa(\G7|reg_loop:13:REG0|p5~0_combout ),
	.datab(\G8|reg_loop:13:REG0|p5~0_combout ),
	.datac(\G10|Mux2~0_combout ),
	.datad(\Read2AD~combout [1]),
	.cin(gnd),
	.combout(\G10|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux2~1 .lut_mask = 16'h35F0;
defparam \G10|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \G10|Mux2~2 (
// Equation(s):
// \G10|Mux2~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux2~1_combout )) # (!\G10|Mux15~3_combout ))) # (!\G10|Mux15~4_combout  & (\G10|Mux15~3_combout  & (!\G2|reg_loop:13:REG0|p5~0_combout )))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G10|Mux15~3_combout ),
	.datac(\G2|reg_loop:13:REG0|p5~0_combout ),
	.datad(\G10|Mux2~1_combout ),
	.cin(gnd),
	.combout(\G10|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux2~2 .lut_mask = 16'hAE26;
defparam \G10|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \G10|Mux2 (
// Equation(s):
// \G10|Mux2~combout  = (\G10|Mux2~2_combout  & (((!\G10|Mux15~0_combout )) # (!\G4|reg_loop:13:REG0|p5~0_combout ))) # (!\G10|Mux2~2_combout  & (((!\G3|reg_loop:13:REG0|p5~0_combout  & \G10|Mux15~0_combout ))))

	.dataa(\G4|reg_loop:13:REG0|p5~0_combout ),
	.datab(\G3|reg_loop:13:REG0|p5~0_combout ),
	.datac(\G10|Mux2~2_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux2 .lut_mask = 16'h53F0;
defparam \G10|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \G5|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:14:REG0|p4~0_combout  = (\Write1~combout [14] & ((\G5|reg_loop:14:REG0|p1~0_combout ) # ((\G5|reg_loop:14:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [14]),
	.datab(\G5|reg_loop:14:REG0|p1~0_combout ),
	.datac(\G0|Mux3~5clkctrl_outclk ),
	.datad(\G5|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:14:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \G5|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \G5|reg_loop:14:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:14:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:14:REG0|p4~0_combout ) # (\G5|reg_loop:14:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~5_combout ),
	.datac(\G5|reg_loop:14:REG0|p4~0_combout ),
	.datad(\G5|reg_loop:14:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:14:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:14:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G5|reg_loop:14:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \G5|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:14:REG0|p5~0_combout  = (!\G5|reg_loop:14:REG0|p1~0_combout  & ((\G5|reg_loop:14:REG0|p5~0_combout ) # ((\G0|Mux3~5_combout  & !\G5|reg_loop:14:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:14:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:14:REG0|p4~0_combout ),
	.datad(\G5|reg_loop:14:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:14:REG0|p5~0 .lut_mask = 16'h3302;
defparam \G5|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \G7|reg_loop:14:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:14:REG0|p4~0_combout  = (\Write1~combout [14] & ((\G7|reg_loop:14:REG0|p1~0_combout ) # ((\G7|reg_loop:14:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:14:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3clkctrl_outclk ),
	.datad(\Write1~combout [14]),
	.cin(gnd),
	.combout(\G7|reg_loop:14:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:14:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \G7|reg_loop:14:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \G7|reg_loop:14:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:14:REG0|p5~0_combout  = (!\G7|reg_loop:14:REG0|p1~0_combout  & ((\G7|reg_loop:14:REG0|p5~0_combout ) # ((\G0|Mux3~3_combout  & !\G7|reg_loop:14:REG0|p4~0_combout ))))

	.dataa(\G7|reg_loop:14:REG0|p1~0_combout ),
	.datab(\G0|Mux3~3_combout ),
	.datac(\G7|reg_loop:14:REG0|p5~0_combout ),
	.datad(\G7|reg_loop:14:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:14:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:14:REG0|p5~0 .lut_mask = 16'h5054;
defparam \G7|reg_loop:14:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \G10|Mux1~0 (
// Equation(s):
// \G10|Mux1~0_combout  = (\Read2AD~combout [1] & (((\Read2AD~combout [0]) # (!\G7|reg_loop:14:REG0|p5~0_combout )))) # (!\Read2AD~combout [1] & (!\G5|reg_loop:14:REG0|p5~0_combout  & ((!\Read2AD~combout [0]))))

	.dataa(\Read2AD~combout [1]),
	.datab(\G5|reg_loop:14:REG0|p5~0_combout ),
	.datac(\G7|reg_loop:14:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux1~0 .lut_mask = 16'hAA1B;
defparam \G10|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \G10|Mux1~1 (
// Equation(s):
// \G10|Mux1~1_combout  = (\G10|Mux1~0_combout  & (((!\Read2AD~combout [0]) # (!\G8|reg_loop:14:REG0|p5~0_combout )))) # (!\G10|Mux1~0_combout  & (!\G6|reg_loop:14:REG0|p5~0_combout  & ((\Read2AD~combout [0]))))

	.dataa(\G6|reg_loop:14:REG0|p5~0_combout ),
	.datab(\G10|Mux1~0_combout ),
	.datac(\G8|reg_loop:14:REG0|p5~0_combout ),
	.datad(\Read2AD~combout [0]),
	.cin(gnd),
	.combout(\G10|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux1~1 .lut_mask = 16'h1DCC;
defparam \G10|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \G10|Mux1~2 (
// Equation(s):
// \G10|Mux1~2_combout  = (\G10|Mux15~4_combout  & (((\G10|Mux1~1_combout ) # (!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (!\G2|reg_loop:14:REG0|p5~0_combout  & ((\G10|Mux15~3_combout ))))

	.dataa(\G10|Mux15~4_combout ),
	.datab(\G2|reg_loop:14:REG0|p5~0_combout ),
	.datac(\G10|Mux1~1_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux1~2 .lut_mask = 16'hB1AA;
defparam \G10|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \G10|Mux1 (
// Equation(s):
// \G10|Mux1~combout  = (\G10|Mux1~2_combout  & (((!\G10|Mux15~0_combout )) # (!\G4|reg_loop:14:REG0|p5~0_combout ))) # (!\G10|Mux1~2_combout  & (((!\G3|reg_loop:14:REG0|p5~0_combout  & \G10|Mux15~0_combout ))))

	.dataa(\G10|Mux1~2_combout ),
	.datab(\G4|reg_loop:14:REG0|p5~0_combout ),
	.datac(\G3|reg_loop:14:REG0|p5~0_combout ),
	.datad(\G10|Mux15~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux1 .lut_mask = 16'h27AA;
defparam \G10|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \G10|Mux0~2 (
// Equation(s):
// \G10|Mux0~2_combout  = (\G10|Mux15~4_combout  & ((\G10|Mux0~1_combout ) # ((!\G10|Mux15~3_combout )))) # (!\G10|Mux15~4_combout  & (((!\G2|reg_loop:15:REG0|p5~0_combout  & \G10|Mux15~3_combout ))))

	.dataa(\G10|Mux0~1_combout ),
	.datab(\G10|Mux15~4_combout ),
	.datac(\G2|reg_loop:15:REG0|p5~0_combout ),
	.datad(\G10|Mux15~3_combout ),
	.cin(gnd),
	.combout(\G10|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux0~2 .lut_mask = 16'h8BCC;
defparam \G10|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \G10|Mux0 (
// Equation(s):
// \G10|Mux0~combout  = (\G10|Mux0~2_combout  & (((!\G4|reg_loop:15:REG0|p5~0_combout ) # (!\G10|Mux15~0_combout )))) # (!\G10|Mux0~2_combout  & (!\G3|reg_loop:15:REG0|p5~0_combout  & (\G10|Mux15~0_combout )))

	.dataa(\G3|reg_loop:15:REG0|p5~0_combout ),
	.datab(\G10|Mux0~2_combout ),
	.datac(\G10|Mux15~0_combout ),
	.datad(\G4|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G10|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \G10|Mux0 .lut_mask = 16'h1CDC;
defparam \G10|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[10]));
// synopsys translate_off
defparam \Write1[10]~I .input_async_reset = "none";
defparam \Write1[10]~I .input_power_up = "low";
defparam \Write1[10]~I .input_register_mode = "none";
defparam \Write1[10]~I .input_sync_reset = "none";
defparam \Write1[10]~I .oe_async_reset = "none";
defparam \Write1[10]~I .oe_power_up = "low";
defparam \Write1[10]~I .oe_register_mode = "none";
defparam \Write1[10]~I .oe_sync_reset = "none";
defparam \Write1[10]~I .operation_mode = "input";
defparam \Write1[10]~I .output_async_reset = "none";
defparam \Write1[10]~I .output_power_up = "low";
defparam \Write1[10]~I .output_register_mode = "none";
defparam \Write1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \G2|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \G2|reg_loop:10:REG0|p4~0_combout  = (\Write1~combout [10] & ((\G2|reg_loop:10:REG0|p1~0_combout ) # ((\G2|reg_loop:10:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~2clkctrl_outclk )))))

	.dataa(\G2|reg_loop:10:REG0|p1~0_combout ),
	.datab(\Write1~combout [10]),
	.datac(\G2|reg_loop:10:REG0|p4~0_combout ),
	.datad(\G0|Mux3~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\G2|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:10:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G2|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \G2|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \G2|reg_loop:10:REG0|p1~0_combout  = (\G0|Mux3~2_combout  & ((\G2|reg_loop:10:REG0|p4~0_combout ) # (\G2|reg_loop:10:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:10:REG0|p4~0_combout ),
	.datad(\G2|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:10:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G2|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \G2|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \G2|reg_loop:10:REG0|p5~0_combout  = (!\G2|reg_loop:10:REG0|p1~0_combout  & ((\G2|reg_loop:10:REG0|p5~0_combout ) # ((\G0|Mux3~2_combout  & !\G2|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\G2|reg_loop:10:REG0|p1~0_combout ),
	.datab(\G0|Mux3~2_combout ),
	.datac(\G2|reg_loop:10:REG0|p4~0_combout ),
	.datad(\G2|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G2|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G2|reg_loop:10:REG0|p5~0 .lut_mask = 16'h5504;
defparam \G2|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \G5|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:0:REG0|p4~0_combout  = (\Write1~combout [0] & ((\G5|reg_loop:0:REG0|p1~0_combout ) # ((\G5|reg_loop:0:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\G5|reg_loop:0:REG0|p1~0_combout ),
	.datab(\Write1~combout [0]),
	.datac(\G5|reg_loop:0:REG0|p4~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:0:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G5|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \G5|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:0:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:0:REG0|p4~0_combout ) # (\G5|reg_loop:0:REG0|p1~0_combout )))

	.dataa(\G5|reg_loop:0:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:0:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G5|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \G5|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:0:REG0|p5~0_combout  = (!\G5|reg_loop:0:REG0|p1~0_combout  & ((\G5|reg_loop:0:REG0|p5~0_combout ) # ((!\G5|reg_loop:0:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:0:REG0|p4~0_combout ),
	.datab(\G5|reg_loop:0:REG0|p1~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:0:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G5|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \G5|reg_loop:2:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:2:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:2:REG0|p4~0_combout ) # (\G5|reg_loop:2:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G5|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:2:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:2:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:2:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G5|reg_loop:2:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \G5|reg_loop:2:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:2:REG0|p4~0_combout  = (\Write1~combout [2] & ((\G5|reg_loop:2:REG0|p1~0_combout ) # ((\G5|reg_loop:2:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [2]),
	.datab(\G5|reg_loop:2:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:2:REG0|p4~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:2:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:2:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:2:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \G5|reg_loop:2:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:2:REG0|p5~0_combout  = (!\G5|reg_loop:2:REG0|p1~0_combout  & ((\G5|reg_loop:2:REG0|p5~0_combout ) # ((!\G5|reg_loop:2:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:2:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:2:REG0|p4~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:2:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:2:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:2:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G5|reg_loop:2:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \G5|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:4:REG0|p4~0_combout  = (\Write1~combout [4] & ((\G5|reg_loop:4:REG0|p1~0_combout ) # ((\G5|reg_loop:4:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\G5|reg_loop:4:REG0|p1~0_combout ),
	.datab(\G5|reg_loop:4:REG0|p4~0_combout ),
	.datac(\Write1~combout [4]),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:4:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G5|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \G5|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:4:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:4:REG0|p4~0_combout ) # (\G5|reg_loop:4:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:4:REG0|p4~0_combout ),
	.datac(vcc),
	.datad(\G5|reg_loop:4:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:4:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \G5|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \G5|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:4:REG0|p5~0_combout  = (!\G5|reg_loop:4:REG0|p1~0_combout  & ((\G5|reg_loop:4:REG0|p5~0_combout ) # ((\G0|Mux3~5_combout  & !\G5|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:4:REG0|p1~0_combout ),
	.datac(\G5|reg_loop:4:REG0|p5~0_combout ),
	.datad(\G5|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:4:REG0|p5~0 .lut_mask = 16'h3032;
defparam \G5|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \G5|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:10:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:10:REG0|p1~0_combout ) # (\G5|reg_loop:10:REG0|p4~0_combout )))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:10:REG0|p1~0_combout ),
	.datac(vcc),
	.datad(\G5|reg_loop:10:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:10:REG0|p1~0 .lut_mask = 16'hAA88;
defparam \G5|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \G5|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:10:REG0|p4~0_combout  = (\Write1~combout [10] & ((\G5|reg_loop:10:REG0|p4~0_combout ) # ((\G5|reg_loop:10:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\Write1~combout [10]),
	.datab(\G5|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G5|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:10:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G5|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \G5|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:10:REG0|p5~0_combout  = (!\G5|reg_loop:10:REG0|p1~0_combout  & ((\G5|reg_loop:10:REG0|p5~0_combout ) # ((\G0|Mux3~5_combout  & !\G5|reg_loop:10:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~5_combout ),
	.datab(\G5|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G5|reg_loop:10:REG0|p1~0_combout ),
	.datad(\G5|reg_loop:10:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:10:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G5|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \G5|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \G5|reg_loop:15:REG0|p4~0_combout  = (\Write1~combout [15] & ((\G5|reg_loop:15:REG0|p1~0_combout ) # ((\G5|reg_loop:15:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~5clkctrl_outclk )))))

	.dataa(\G5|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G5|reg_loop:15:REG0|p4~0_combout ),
	.datac(\Write1~combout [15]),
	.datad(\G0|Mux3~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\G5|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:15:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G5|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \G5|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \G5|reg_loop:15:REG0|p1~0_combout  = (\G0|Mux3~5_combout  & ((\G5|reg_loop:15:REG0|p1~0_combout ) # (\G5|reg_loop:15:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G5|reg_loop:15:REG0|p1~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:15:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:15:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G5|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \G5|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \G5|reg_loop:15:REG0|p5~0_combout  = (!\G5|reg_loop:15:REG0|p1~0_combout  & ((\G5|reg_loop:15:REG0|p5~0_combout ) # ((!\G5|reg_loop:15:REG0|p4~0_combout  & \G0|Mux3~5_combout ))))

	.dataa(\G5|reg_loop:15:REG0|p5~0_combout ),
	.datab(\G5|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G0|Mux3~5_combout ),
	.datad(\G5|reg_loop:15:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G5|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G5|reg_loop:15:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G5|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \G6|reg_loop:0:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:0:REG0|p4~0_combout  = (\Write1~combout [0] & ((\G6|reg_loop:0:REG0|p4~0_combout ) # ((\G6|reg_loop:0:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\Write1~combout [0]),
	.datab(\G6|reg_loop:0:REG0|p4~0_combout ),
	.datac(\G6|reg_loop:0:REG0|p1~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:0:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:0:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G6|reg_loop:0:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \G6|reg_loop:0:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:0:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:0:REG0|p1~0_combout ) # (\G6|reg_loop:0:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G6|reg_loop:0:REG0|p1~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:0:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:0:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:0:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G6|reg_loop:0:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \G6|reg_loop:0:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:0:REG0|p5~0_combout  = (!\G6|reg_loop:0:REG0|p1~0_combout  & ((\G6|reg_loop:0:REG0|p5~0_combout ) # ((!\G6|reg_loop:0:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:0:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:0:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:0:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:0:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:0:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G6|reg_loop:0:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \G6|reg_loop:5:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:5:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:5:REG0|p4~0_combout ) # (\G6|reg_loop:5:REG0|p1~0_combout )))

	.dataa(\G0|Mux3~4_combout ),
	.datab(\G6|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G6|reg_loop:5:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G6|reg_loop:5:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:5:REG0|p1~0 .lut_mask = 16'hA8A8;
defparam \G6|reg_loop:5:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \G6|reg_loop:5:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:5:REG0|p4~0_combout  = (\Write1~combout [5] & ((\G6|reg_loop:5:REG0|p4~0_combout ) # ((\G6|reg_loop:5:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\Write1~combout [5]),
	.datab(\G6|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G6|reg_loop:5:REG0|p1~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:5:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:5:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G6|reg_loop:5:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \G6|reg_loop:5:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:5:REG0|p5~0_combout  = (!\G6|reg_loop:5:REG0|p1~0_combout  & ((\G6|reg_loop:5:REG0|p5~0_combout ) # ((\G0|Mux3~4_combout  & !\G6|reg_loop:5:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~4_combout ),
	.datab(\G6|reg_loop:5:REG0|p4~0_combout ),
	.datac(\G6|reg_loop:5:REG0|p1~0_combout ),
	.datad(\G6|reg_loop:5:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:5:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:5:REG0|p5~0 .lut_mask = 16'h0F02;
defparam \G6|reg_loop:5:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \G6|reg_loop:6:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:6:REG0|p4~0_combout  = (\Write1~combout [6] & ((\G6|reg_loop:6:REG0|p1~0_combout ) # ((\G6|reg_loop:6:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:6:REG0|p1~0_combout ),
	.datab(\Write1~combout [6]),
	.datac(\G6|reg_loop:6:REG0|p4~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:6:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:6:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G6|reg_loop:6:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \G6|reg_loop:6:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:6:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:6:REG0|p1~0_combout ) # (\G6|reg_loop:6:REG0|p4~0_combout )))

	.dataa(\G6|reg_loop:6:REG0|p1~0_combout ),
	.datab(\G0|Mux3~4_combout ),
	.datac(\G6|reg_loop:6:REG0|p4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G6|reg_loop:6:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:6:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \G6|reg_loop:6:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \G6|reg_loop:6:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:6:REG0|p5~0_combout  = (!\G6|reg_loop:6:REG0|p1~0_combout  & ((\G6|reg_loop:6:REG0|p5~0_combout ) # ((\G0|Mux3~4_combout  & !\G6|reg_loop:6:REG0|p4~0_combout ))))

	.dataa(\G6|reg_loop:6:REG0|p1~0_combout ),
	.datab(\G0|Mux3~4_combout ),
	.datac(\G6|reg_loop:6:REG0|p4~0_combout ),
	.datad(\G6|reg_loop:6:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:6:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:6:REG0|p5~0 .lut_mask = 16'h5504;
defparam \G6|reg_loop:6:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \G6|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:7:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:7:REG0|p4~0_combout ) # (\G6|reg_loop:7:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G6|reg_loop:7:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:7:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G6|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \G6|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:7:REG0|p4~0_combout  = (\Write1~combout [7] & ((\G6|reg_loop:7:REG0|p4~0_combout ) # ((\G6|reg_loop:7:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:7:REG0|p4~0_combout ),
	.datab(\G6|reg_loop:7:REG0|p1~0_combout ),
	.datac(\Write1~combout [7]),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:7:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G6|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \G6|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:7:REG0|p5~0_combout  = (!\G6|reg_loop:7:REG0|p1~0_combout  & ((\G6|reg_loop:7:REG0|p5~0_combout ) # ((!\G6|reg_loop:7:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:7:REG0|p5~0_combout ),
	.datab(\G6|reg_loop:7:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:7:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G6|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \G6|reg_loop:10:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:10:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:10:REG0|p4~0_combout ) # (\G6|reg_loop:10:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G6|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:10:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:10:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G6|reg_loop:10:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \G6|reg_loop:10:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:10:REG0|p4~0_combout  = (\Write1~combout [10] & ((\G6|reg_loop:10:REG0|p4~0_combout ) # ((\G6|reg_loop:10:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\Write1~combout [10]),
	.datab(\G6|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4clkctrl_outclk ),
	.datad(\G6|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:10:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:10:REG0|p4~0 .lut_mask = 16'hAA8A;
defparam \G6|reg_loop:10:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneii_lcell_comb \G6|reg_loop:10:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:10:REG0|p5~0_combout  = (!\G6|reg_loop:10:REG0|p1~0_combout  & ((\G6|reg_loop:10:REG0|p5~0_combout ) # ((!\G6|reg_loop:10:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:10:REG0|p5~0_combout ),
	.datab(\G6|reg_loop:10:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:10:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:10:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:10:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G6|reg_loop:10:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \G6|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:13:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:13:REG0|p4~0_combout ) # (\G6|reg_loop:13:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G6|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:13:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:13:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G6|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \G6|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:13:REG0|p4~0_combout  = (\Write1~combout [13] & ((\G6|reg_loop:13:REG0|p1~0_combout ) # ((\G6|reg_loop:13:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\Write1~combout [13]),
	.datab(\G6|reg_loop:13:REG0|p1~0_combout ),
	.datac(\G6|reg_loop:13:REG0|p4~0_combout ),
	.datad(\G0|Mux3~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\G6|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:13:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G6|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \G6|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:13:REG0|p5~0_combout  = (!\G6|reg_loop:13:REG0|p1~0_combout  & ((\G6|reg_loop:13:REG0|p5~0_combout ) # ((!\G6|reg_loop:13:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:13:REG0|p5~0_combout ),
	.datab(\G6|reg_loop:13:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:13:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:13:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G6|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \G6|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \G6|reg_loop:15:REG0|p4~0_combout  = (\Write1~combout [15] & ((\G6|reg_loop:15:REG0|p1~0_combout ) # ((\G6|reg_loop:15:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~4clkctrl_outclk )))))

	.dataa(\G6|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4clkctrl_outclk ),
	.datad(\Write1~combout [15]),
	.cin(gnd),
	.combout(\G6|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:15:REG0|p4~0 .lut_mask = 16'hEF00;
defparam \G6|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \G6|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \G6|reg_loop:15:REG0|p1~0_combout  = (\G0|Mux3~4_combout  & ((\G6|reg_loop:15:REG0|p1~0_combout ) # (\G6|reg_loop:15:REG0|p4~0_combout )))

	.dataa(\G6|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G6|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:15:REG0|p1~0 .lut_mask = 16'hE0E0;
defparam \G6|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \G6|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \G6|reg_loop:15:REG0|p5~0_combout  = (!\G6|reg_loop:15:REG0|p1~0_combout  & ((\G6|reg_loop:15:REG0|p5~0_combout ) # ((!\G6|reg_loop:15:REG0|p4~0_combout  & \G0|Mux3~4_combout ))))

	.dataa(\G6|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G6|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G0|Mux3~4_combout ),
	.datad(\G6|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G6|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G6|reg_loop:15:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G6|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \G7|reg_loop:4:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:4:REG0|p4~0_combout  = (\Write1~combout [4] & ((\G7|reg_loop:4:REG0|p1~0_combout ) # ((\G7|reg_loop:4:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:4:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:4:REG0|p4~0_combout ),
	.datac(\Write1~combout [4]),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:4:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:4:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G7|reg_loop:4:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \G7|reg_loop:4:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:4:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:4:REG0|p1~0_combout ) # (\G7|reg_loop:4:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G7|reg_loop:4:REG0|p1~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:4:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:4:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G7|reg_loop:4:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \G7|reg_loop:4:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:4:REG0|p5~0_combout  = (!\G7|reg_loop:4:REG0|p1~0_combout  & ((\G7|reg_loop:4:REG0|p5~0_combout ) # ((\G0|Mux3~3_combout  & !\G7|reg_loop:4:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~3_combout ),
	.datab(\G7|reg_loop:4:REG0|p1~0_combout ),
	.datac(\G7|reg_loop:4:REG0|p5~0_combout ),
	.datad(\G7|reg_loop:4:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:4:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:4:REG0|p5~0 .lut_mask = 16'h3032;
defparam \G7|reg_loop:4:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \G7|reg_loop:13:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:13:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:13:REG0|p4~0_combout ) # (\G7|reg_loop:13:REG0|p1~0_combout )))

	.dataa(\G7|reg_loop:13:REG0|p4~0_combout ),
	.datab(\G0|Mux3~3_combout ),
	.datac(\G7|reg_loop:13:REG0|p1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\G7|reg_loop:13:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:13:REG0|p1~0 .lut_mask = 16'hC8C8;
defparam \G7|reg_loop:13:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \G7|reg_loop:13:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:13:REG0|p4~0_combout  = (\Write1~combout [13] & ((\G7|reg_loop:13:REG0|p4~0_combout ) # ((\G7|reg_loop:13:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\G7|reg_loop:13:REG0|p4~0_combout ),
	.datab(\Write1~combout [13]),
	.datac(\G0|Mux3~3clkctrl_outclk ),
	.datad(\G7|reg_loop:13:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:13:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:13:REG0|p4~0 .lut_mask = 16'hCC8C;
defparam \G7|reg_loop:13:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \G7|reg_loop:13:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:13:REG0|p5~0_combout  = (!\G7|reg_loop:13:REG0|p1~0_combout  & ((\G7|reg_loop:13:REG0|p5~0_combout ) # ((!\G7|reg_loop:13:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:13:REG0|p4~0_combout ),
	.datab(\G0|Mux3~3_combout ),
	.datac(\G7|reg_loop:13:REG0|p1~0_combout ),
	.datad(\G7|reg_loop:13:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:13:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:13:REG0|p5~0 .lut_mask = 16'h0F04;
defparam \G7|reg_loop:13:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \G7|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \G7|reg_loop:15:REG0|p4~0_combout  = (\Write1~combout [15] & ((\G7|reg_loop:15:REG0|p4~0_combout ) # ((\G7|reg_loop:15:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~3clkctrl_outclk )))))

	.dataa(\Write1~combout [15]),
	.datab(\G7|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G7|reg_loop:15:REG0|p1~0_combout ),
	.datad(\G0|Mux3~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\G7|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:15:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G7|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \G7|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \G7|reg_loop:15:REG0|p1~0_combout  = (\G0|Mux3~3_combout  & ((\G7|reg_loop:15:REG0|p1~0_combout ) # (\G7|reg_loop:15:REG0|p4~0_combout )))

	.dataa(\G7|reg_loop:15:REG0|p1~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:15:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:15:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G7|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \G7|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \G7|reg_loop:15:REG0|p5~0_combout  = (!\G7|reg_loop:15:REG0|p1~0_combout  & ((\G7|reg_loop:15:REG0|p5~0_combout ) # ((!\G7|reg_loop:15:REG0|p4~0_combout  & \G0|Mux3~3_combout ))))

	.dataa(\G7|reg_loop:15:REG0|p1~0_combout ),
	.datab(\G7|reg_loop:15:REG0|p4~0_combout ),
	.datac(\G0|Mux3~3_combout ),
	.datad(\G7|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G7|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G7|reg_loop:15:REG0|p5~0 .lut_mask = 16'h5510;
defparam \G7|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \G8|reg_loop:1:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:1:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:1:REG0|p1~0_combout ) # (\G8|reg_loop:1:REG0|p4~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~6_combout ),
	.datac(\G8|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G8|reg_loop:1:REG0|p4~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:1:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:1:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G8|reg_loop:1:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \G8|reg_loop:1:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:1:REG0|p4~0_combout  = (\Write1~combout [1] & ((\G8|reg_loop:1:REG0|p4~0_combout ) # ((\G8|reg_loop:1:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:1:REG0|p4~0_combout ),
	.datab(\Write1~combout [1]),
	.datac(\G8|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:1:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:1:REG0|p4~0 .lut_mask = 16'hC8CC;
defparam \G8|reg_loop:1:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \G8|reg_loop:1:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:1:REG0|p5~0_combout  = (!\G8|reg_loop:1:REG0|p1~0_combout  & ((\G8|reg_loop:1:REG0|p5~0_combout ) # ((!\G8|reg_loop:1:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:1:REG0|p4~0_combout ),
	.datab(\G0|Mux3~6_combout ),
	.datac(\G8|reg_loop:1:REG0|p1~0_combout ),
	.datad(\G8|reg_loop:1:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:1:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:1:REG0|p5~0 .lut_mask = 16'h0F04;
defparam \G8|reg_loop:1:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneii_lcell_comb \G8|reg_loop:7:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:7:REG0|p4~0_combout  = (\Write1~combout [7] & ((\G8|reg_loop:7:REG0|p1~0_combout ) # ((\G8|reg_loop:7:REG0|p4~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\Write1~combout [7]),
	.datab(\G8|reg_loop:7:REG0|p1~0_combout ),
	.datac(\G8|reg_loop:7:REG0|p4~0_combout ),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:7:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:7:REG0|p4~0 .lut_mask = 16'hA8AA;
defparam \G8|reg_loop:7:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \G8|reg_loop:7:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:7:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:7:REG0|p4~0_combout ) # (\G8|reg_loop:7:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G0|Mux3~6_combout ),
	.datac(\G8|reg_loop:7:REG0|p4~0_combout ),
	.datad(\G8|reg_loop:7:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:7:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:7:REG0|p1~0 .lut_mask = 16'hCCC0;
defparam \G8|reg_loop:7:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \G8|reg_loop:7:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:7:REG0|p5~0_combout  = (!\G8|reg_loop:7:REG0|p1~0_combout  & ((\G8|reg_loop:7:REG0|p5~0_combout ) # ((\G0|Mux3~6_combout  & !\G8|reg_loop:7:REG0|p4~0_combout ))))

	.dataa(\G0|Mux3~6_combout ),
	.datab(\G8|reg_loop:7:REG0|p1~0_combout ),
	.datac(\G8|reg_loop:7:REG0|p4~0_combout ),
	.datad(\G8|reg_loop:7:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:7:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:7:REG0|p5~0 .lut_mask = 16'h3302;
defparam \G8|reg_loop:7:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \G8|reg_loop:8:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:8:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:8:REG0|p4~0_combout ) # (\G8|reg_loop:8:REG0|p1~0_combout )))

	.dataa(vcc),
	.datab(\G8|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:8:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:8:REG0|p1~0 .lut_mask = 16'hF0C0;
defparam \G8|reg_loop:8:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \G8|reg_loop:8:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:8:REG0|p4~0_combout  = (\Write1~combout [8] & ((\G8|reg_loop:8:REG0|p4~0_combout ) # ((\G8|reg_loop:8:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:8:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:8:REG0|p1~0_combout ),
	.datac(\Write1~combout [8]),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:8:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:8:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G8|reg_loop:8:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneii_lcell_comb \G8|reg_loop:8:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:8:REG0|p5~0_combout  = (!\G8|reg_loop:8:REG0|p1~0_combout  & ((\G8|reg_loop:8:REG0|p5~0_combout ) # ((!\G8|reg_loop:8:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:8:REG0|p5~0_combout ),
	.datab(\G8|reg_loop:8:REG0|p4~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:8:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:8:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:8:REG0|p5~0 .lut_mask = 16'h00BA;
defparam \G8|reg_loop:8:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \G8|reg_loop:9:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:9:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:9:REG0|p4~0_combout ) # (\G8|reg_loop:9:REG0|p1~0_combout )))

	.dataa(\G8|reg_loop:9:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:9:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:9:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:9:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G8|reg_loop:9:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write1[9]));
// synopsys translate_off
defparam \Write1[9]~I .input_async_reset = "none";
defparam \Write1[9]~I .input_power_up = "low";
defparam \Write1[9]~I .input_register_mode = "none";
defparam \Write1[9]~I .input_sync_reset = "none";
defparam \Write1[9]~I .oe_async_reset = "none";
defparam \Write1[9]~I .oe_power_up = "low";
defparam \Write1[9]~I .oe_register_mode = "none";
defparam \Write1[9]~I .oe_sync_reset = "none";
defparam \Write1[9]~I .operation_mode = "input";
defparam \Write1[9]~I .output_async_reset = "none";
defparam \Write1[9]~I .output_power_up = "low";
defparam \Write1[9]~I .output_register_mode = "none";
defparam \Write1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneii_lcell_comb \G8|reg_loop:9:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:9:REG0|p4~0_combout  = (\Write1~combout [9] & ((\G8|reg_loop:9:REG0|p4~0_combout ) # ((\G8|reg_loop:9:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:9:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:9:REG0|p1~0_combout ),
	.datac(\Write1~combout [9]),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:9:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:9:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G8|reg_loop:9:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \G8|reg_loop:9:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:9:REG0|p5~0_combout  = (!\G8|reg_loop:9:REG0|p1~0_combout  & ((\G8|reg_loop:9:REG0|p5~0_combout ) # ((!\G8|reg_loop:9:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:9:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:9:REG0|p1~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:9:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:9:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:9:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G8|reg_loop:9:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \G8|reg_loop:15:REG0|p1~0 (
// Equation(s):
// \G8|reg_loop:15:REG0|p1~0_combout  = (\G0|Mux3~6_combout  & ((\G8|reg_loop:15:REG0|p4~0_combout ) # (\G8|reg_loop:15:REG0|p1~0_combout )))

	.dataa(\G8|reg_loop:15:REG0|p4~0_combout ),
	.datab(vcc),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:15:REG0|p1~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:15:REG0|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:15:REG0|p1~0 .lut_mask = 16'hF0A0;
defparam \G8|reg_loop:15:REG0|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \G8|reg_loop:15:REG0|p4~0 (
// Equation(s):
// \G8|reg_loop:15:REG0|p4~0_combout  = (\Write1~combout [15] & ((\G8|reg_loop:15:REG0|p4~0_combout ) # ((\G8|reg_loop:15:REG0|p1~0_combout ) # (!GLOBAL(\G0|Mux3~6clkctrl_outclk )))))

	.dataa(\G8|reg_loop:15:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:15:REG0|p1~0_combout ),
	.datac(\Write1~combout [15]),
	.datad(\G0|Mux3~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\G8|reg_loop:15:REG0|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:15:REG0|p4~0 .lut_mask = 16'hE0F0;
defparam \G8|reg_loop:15:REG0|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \G8|reg_loop:15:REG0|p5~0 (
// Equation(s):
// \G8|reg_loop:15:REG0|p5~0_combout  = (!\G8|reg_loop:15:REG0|p1~0_combout  & ((\G8|reg_loop:15:REG0|p5~0_combout ) # ((!\G8|reg_loop:15:REG0|p4~0_combout  & \G0|Mux3~6_combout ))))

	.dataa(\G8|reg_loop:15:REG0|p4~0_combout ),
	.datab(\G8|reg_loop:15:REG0|p1~0_combout ),
	.datac(\G0|Mux3~6_combout ),
	.datad(\G8|reg_loop:15:REG0|p5~0_combout ),
	.cin(gnd),
	.combout(\G8|reg_loop:15:REG0|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \G8|reg_loop:15:REG0|p5~0 .lut_mask = 16'h3310;
defparam \G8|reg_loop:15:REG0|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[0]~I (
	.datain(\G9|Mux15~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[0]));
// synopsys translate_off
defparam \Read1[0]~I .input_async_reset = "none";
defparam \Read1[0]~I .input_power_up = "low";
defparam \Read1[0]~I .input_register_mode = "none";
defparam \Read1[0]~I .input_sync_reset = "none";
defparam \Read1[0]~I .oe_async_reset = "none";
defparam \Read1[0]~I .oe_power_up = "low";
defparam \Read1[0]~I .oe_register_mode = "none";
defparam \Read1[0]~I .oe_sync_reset = "none";
defparam \Read1[0]~I .operation_mode = "output";
defparam \Read1[0]~I .output_async_reset = "none";
defparam \Read1[0]~I .output_power_up = "low";
defparam \Read1[0]~I .output_register_mode = "none";
defparam \Read1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[1]~I (
	.datain(\G9|Mux14~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[1]));
// synopsys translate_off
defparam \Read1[1]~I .input_async_reset = "none";
defparam \Read1[1]~I .input_power_up = "low";
defparam \Read1[1]~I .input_register_mode = "none";
defparam \Read1[1]~I .input_sync_reset = "none";
defparam \Read1[1]~I .oe_async_reset = "none";
defparam \Read1[1]~I .oe_power_up = "low";
defparam \Read1[1]~I .oe_register_mode = "none";
defparam \Read1[1]~I .oe_sync_reset = "none";
defparam \Read1[1]~I .operation_mode = "output";
defparam \Read1[1]~I .output_async_reset = "none";
defparam \Read1[1]~I .output_power_up = "low";
defparam \Read1[1]~I .output_register_mode = "none";
defparam \Read1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[2]~I (
	.datain(\G9|Mux13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[2]));
// synopsys translate_off
defparam \Read1[2]~I .input_async_reset = "none";
defparam \Read1[2]~I .input_power_up = "low";
defparam \Read1[2]~I .input_register_mode = "none";
defparam \Read1[2]~I .input_sync_reset = "none";
defparam \Read1[2]~I .oe_async_reset = "none";
defparam \Read1[2]~I .oe_power_up = "low";
defparam \Read1[2]~I .oe_register_mode = "none";
defparam \Read1[2]~I .oe_sync_reset = "none";
defparam \Read1[2]~I .operation_mode = "output";
defparam \Read1[2]~I .output_async_reset = "none";
defparam \Read1[2]~I .output_power_up = "low";
defparam \Read1[2]~I .output_register_mode = "none";
defparam \Read1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[3]~I (
	.datain(\G9|Mux12~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[3]));
// synopsys translate_off
defparam \Read1[3]~I .input_async_reset = "none";
defparam \Read1[3]~I .input_power_up = "low";
defparam \Read1[3]~I .input_register_mode = "none";
defparam \Read1[3]~I .input_sync_reset = "none";
defparam \Read1[3]~I .oe_async_reset = "none";
defparam \Read1[3]~I .oe_power_up = "low";
defparam \Read1[3]~I .oe_register_mode = "none";
defparam \Read1[3]~I .oe_sync_reset = "none";
defparam \Read1[3]~I .operation_mode = "output";
defparam \Read1[3]~I .output_async_reset = "none";
defparam \Read1[3]~I .output_power_up = "low";
defparam \Read1[3]~I .output_register_mode = "none";
defparam \Read1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[4]~I (
	.datain(\G9|Mux11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[4]));
// synopsys translate_off
defparam \Read1[4]~I .input_async_reset = "none";
defparam \Read1[4]~I .input_power_up = "low";
defparam \Read1[4]~I .input_register_mode = "none";
defparam \Read1[4]~I .input_sync_reset = "none";
defparam \Read1[4]~I .oe_async_reset = "none";
defparam \Read1[4]~I .oe_power_up = "low";
defparam \Read1[4]~I .oe_register_mode = "none";
defparam \Read1[4]~I .oe_sync_reset = "none";
defparam \Read1[4]~I .operation_mode = "output";
defparam \Read1[4]~I .output_async_reset = "none";
defparam \Read1[4]~I .output_power_up = "low";
defparam \Read1[4]~I .output_register_mode = "none";
defparam \Read1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[5]~I (
	.datain(\G9|Mux10~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[5]));
// synopsys translate_off
defparam \Read1[5]~I .input_async_reset = "none";
defparam \Read1[5]~I .input_power_up = "low";
defparam \Read1[5]~I .input_register_mode = "none";
defparam \Read1[5]~I .input_sync_reset = "none";
defparam \Read1[5]~I .oe_async_reset = "none";
defparam \Read1[5]~I .oe_power_up = "low";
defparam \Read1[5]~I .oe_register_mode = "none";
defparam \Read1[5]~I .oe_sync_reset = "none";
defparam \Read1[5]~I .operation_mode = "output";
defparam \Read1[5]~I .output_async_reset = "none";
defparam \Read1[5]~I .output_power_up = "low";
defparam \Read1[5]~I .output_register_mode = "none";
defparam \Read1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[6]~I (
	.datain(\G9|Mux9~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[6]));
// synopsys translate_off
defparam \Read1[6]~I .input_async_reset = "none";
defparam \Read1[6]~I .input_power_up = "low";
defparam \Read1[6]~I .input_register_mode = "none";
defparam \Read1[6]~I .input_sync_reset = "none";
defparam \Read1[6]~I .oe_async_reset = "none";
defparam \Read1[6]~I .oe_power_up = "low";
defparam \Read1[6]~I .oe_register_mode = "none";
defparam \Read1[6]~I .oe_sync_reset = "none";
defparam \Read1[6]~I .operation_mode = "output";
defparam \Read1[6]~I .output_async_reset = "none";
defparam \Read1[6]~I .output_power_up = "low";
defparam \Read1[6]~I .output_register_mode = "none";
defparam \Read1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[7]~I (
	.datain(\G9|Mux8~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[7]));
// synopsys translate_off
defparam \Read1[7]~I .input_async_reset = "none";
defparam \Read1[7]~I .input_power_up = "low";
defparam \Read1[7]~I .input_register_mode = "none";
defparam \Read1[7]~I .input_sync_reset = "none";
defparam \Read1[7]~I .oe_async_reset = "none";
defparam \Read1[7]~I .oe_power_up = "low";
defparam \Read1[7]~I .oe_register_mode = "none";
defparam \Read1[7]~I .oe_sync_reset = "none";
defparam \Read1[7]~I .operation_mode = "output";
defparam \Read1[7]~I .output_async_reset = "none";
defparam \Read1[7]~I .output_power_up = "low";
defparam \Read1[7]~I .output_register_mode = "none";
defparam \Read1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[8]~I (
	.datain(\G9|Mux7~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[8]));
// synopsys translate_off
defparam \Read1[8]~I .input_async_reset = "none";
defparam \Read1[8]~I .input_power_up = "low";
defparam \Read1[8]~I .input_register_mode = "none";
defparam \Read1[8]~I .input_sync_reset = "none";
defparam \Read1[8]~I .oe_async_reset = "none";
defparam \Read1[8]~I .oe_power_up = "low";
defparam \Read1[8]~I .oe_register_mode = "none";
defparam \Read1[8]~I .oe_sync_reset = "none";
defparam \Read1[8]~I .operation_mode = "output";
defparam \Read1[8]~I .output_async_reset = "none";
defparam \Read1[8]~I .output_power_up = "low";
defparam \Read1[8]~I .output_register_mode = "none";
defparam \Read1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[9]~I (
	.datain(\G9|Mux6~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[9]));
// synopsys translate_off
defparam \Read1[9]~I .input_async_reset = "none";
defparam \Read1[9]~I .input_power_up = "low";
defparam \Read1[9]~I .input_register_mode = "none";
defparam \Read1[9]~I .input_sync_reset = "none";
defparam \Read1[9]~I .oe_async_reset = "none";
defparam \Read1[9]~I .oe_power_up = "low";
defparam \Read1[9]~I .oe_register_mode = "none";
defparam \Read1[9]~I .oe_sync_reset = "none";
defparam \Read1[9]~I .operation_mode = "output";
defparam \Read1[9]~I .output_async_reset = "none";
defparam \Read1[9]~I .output_power_up = "low";
defparam \Read1[9]~I .output_register_mode = "none";
defparam \Read1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[10]~I (
	.datain(\G9|Mux5~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[10]));
// synopsys translate_off
defparam \Read1[10]~I .input_async_reset = "none";
defparam \Read1[10]~I .input_power_up = "low";
defparam \Read1[10]~I .input_register_mode = "none";
defparam \Read1[10]~I .input_sync_reset = "none";
defparam \Read1[10]~I .oe_async_reset = "none";
defparam \Read1[10]~I .oe_power_up = "low";
defparam \Read1[10]~I .oe_register_mode = "none";
defparam \Read1[10]~I .oe_sync_reset = "none";
defparam \Read1[10]~I .operation_mode = "output";
defparam \Read1[10]~I .output_async_reset = "none";
defparam \Read1[10]~I .output_power_up = "low";
defparam \Read1[10]~I .output_register_mode = "none";
defparam \Read1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[11]~I (
	.datain(\G9|Mux4~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[11]));
// synopsys translate_off
defparam \Read1[11]~I .input_async_reset = "none";
defparam \Read1[11]~I .input_power_up = "low";
defparam \Read1[11]~I .input_register_mode = "none";
defparam \Read1[11]~I .input_sync_reset = "none";
defparam \Read1[11]~I .oe_async_reset = "none";
defparam \Read1[11]~I .oe_power_up = "low";
defparam \Read1[11]~I .oe_register_mode = "none";
defparam \Read1[11]~I .oe_sync_reset = "none";
defparam \Read1[11]~I .operation_mode = "output";
defparam \Read1[11]~I .output_async_reset = "none";
defparam \Read1[11]~I .output_power_up = "low";
defparam \Read1[11]~I .output_register_mode = "none";
defparam \Read1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[12]~I (
	.datain(\G9|Mux3~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[12]));
// synopsys translate_off
defparam \Read1[12]~I .input_async_reset = "none";
defparam \Read1[12]~I .input_power_up = "low";
defparam \Read1[12]~I .input_register_mode = "none";
defparam \Read1[12]~I .input_sync_reset = "none";
defparam \Read1[12]~I .oe_async_reset = "none";
defparam \Read1[12]~I .oe_power_up = "low";
defparam \Read1[12]~I .oe_register_mode = "none";
defparam \Read1[12]~I .oe_sync_reset = "none";
defparam \Read1[12]~I .operation_mode = "output";
defparam \Read1[12]~I .output_async_reset = "none";
defparam \Read1[12]~I .output_power_up = "low";
defparam \Read1[12]~I .output_register_mode = "none";
defparam \Read1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[13]~I (
	.datain(\G9|Mux2~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[13]));
// synopsys translate_off
defparam \Read1[13]~I .input_async_reset = "none";
defparam \Read1[13]~I .input_power_up = "low";
defparam \Read1[13]~I .input_register_mode = "none";
defparam \Read1[13]~I .input_sync_reset = "none";
defparam \Read1[13]~I .oe_async_reset = "none";
defparam \Read1[13]~I .oe_power_up = "low";
defparam \Read1[13]~I .oe_register_mode = "none";
defparam \Read1[13]~I .oe_sync_reset = "none";
defparam \Read1[13]~I .operation_mode = "output";
defparam \Read1[13]~I .output_async_reset = "none";
defparam \Read1[13]~I .output_power_up = "low";
defparam \Read1[13]~I .output_register_mode = "none";
defparam \Read1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[14]~I (
	.datain(\G9|Mux1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[14]));
// synopsys translate_off
defparam \Read1[14]~I .input_async_reset = "none";
defparam \Read1[14]~I .input_power_up = "low";
defparam \Read1[14]~I .input_register_mode = "none";
defparam \Read1[14]~I .input_sync_reset = "none";
defparam \Read1[14]~I .oe_async_reset = "none";
defparam \Read1[14]~I .oe_power_up = "low";
defparam \Read1[14]~I .oe_register_mode = "none";
defparam \Read1[14]~I .oe_sync_reset = "none";
defparam \Read1[14]~I .operation_mode = "output";
defparam \Read1[14]~I .output_async_reset = "none";
defparam \Read1[14]~I .output_power_up = "low";
defparam \Read1[14]~I .output_register_mode = "none";
defparam \Read1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read1[15]~I (
	.datain(\G9|Mux0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read1[15]));
// synopsys translate_off
defparam \Read1[15]~I .input_async_reset = "none";
defparam \Read1[15]~I .input_power_up = "low";
defparam \Read1[15]~I .input_register_mode = "none";
defparam \Read1[15]~I .input_sync_reset = "none";
defparam \Read1[15]~I .oe_async_reset = "none";
defparam \Read1[15]~I .oe_power_up = "low";
defparam \Read1[15]~I .oe_register_mode = "none";
defparam \Read1[15]~I .oe_sync_reset = "none";
defparam \Read1[15]~I .operation_mode = "output";
defparam \Read1[15]~I .output_async_reset = "none";
defparam \Read1[15]~I .output_power_up = "low";
defparam \Read1[15]~I .output_register_mode = "none";
defparam \Read1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[0]~I (
	.datain(\G10|Mux15~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[0]));
// synopsys translate_off
defparam \Read2[0]~I .input_async_reset = "none";
defparam \Read2[0]~I .input_power_up = "low";
defparam \Read2[0]~I .input_register_mode = "none";
defparam \Read2[0]~I .input_sync_reset = "none";
defparam \Read2[0]~I .oe_async_reset = "none";
defparam \Read2[0]~I .oe_power_up = "low";
defparam \Read2[0]~I .oe_register_mode = "none";
defparam \Read2[0]~I .oe_sync_reset = "none";
defparam \Read2[0]~I .operation_mode = "output";
defparam \Read2[0]~I .output_async_reset = "none";
defparam \Read2[0]~I .output_power_up = "low";
defparam \Read2[0]~I .output_register_mode = "none";
defparam \Read2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[1]~I (
	.datain(\G10|Mux14~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[1]));
// synopsys translate_off
defparam \Read2[1]~I .input_async_reset = "none";
defparam \Read2[1]~I .input_power_up = "low";
defparam \Read2[1]~I .input_register_mode = "none";
defparam \Read2[1]~I .input_sync_reset = "none";
defparam \Read2[1]~I .oe_async_reset = "none";
defparam \Read2[1]~I .oe_power_up = "low";
defparam \Read2[1]~I .oe_register_mode = "none";
defparam \Read2[1]~I .oe_sync_reset = "none";
defparam \Read2[1]~I .operation_mode = "output";
defparam \Read2[1]~I .output_async_reset = "none";
defparam \Read2[1]~I .output_power_up = "low";
defparam \Read2[1]~I .output_register_mode = "none";
defparam \Read2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[2]~I (
	.datain(\G10|Mux13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[2]));
// synopsys translate_off
defparam \Read2[2]~I .input_async_reset = "none";
defparam \Read2[2]~I .input_power_up = "low";
defparam \Read2[2]~I .input_register_mode = "none";
defparam \Read2[2]~I .input_sync_reset = "none";
defparam \Read2[2]~I .oe_async_reset = "none";
defparam \Read2[2]~I .oe_power_up = "low";
defparam \Read2[2]~I .oe_register_mode = "none";
defparam \Read2[2]~I .oe_sync_reset = "none";
defparam \Read2[2]~I .operation_mode = "output";
defparam \Read2[2]~I .output_async_reset = "none";
defparam \Read2[2]~I .output_power_up = "low";
defparam \Read2[2]~I .output_register_mode = "none";
defparam \Read2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[3]~I (
	.datain(\G10|Mux12~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[3]));
// synopsys translate_off
defparam \Read2[3]~I .input_async_reset = "none";
defparam \Read2[3]~I .input_power_up = "low";
defparam \Read2[3]~I .input_register_mode = "none";
defparam \Read2[3]~I .input_sync_reset = "none";
defparam \Read2[3]~I .oe_async_reset = "none";
defparam \Read2[3]~I .oe_power_up = "low";
defparam \Read2[3]~I .oe_register_mode = "none";
defparam \Read2[3]~I .oe_sync_reset = "none";
defparam \Read2[3]~I .operation_mode = "output";
defparam \Read2[3]~I .output_async_reset = "none";
defparam \Read2[3]~I .output_power_up = "low";
defparam \Read2[3]~I .output_register_mode = "none";
defparam \Read2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[4]~I (
	.datain(\G10|Mux11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[4]));
// synopsys translate_off
defparam \Read2[4]~I .input_async_reset = "none";
defparam \Read2[4]~I .input_power_up = "low";
defparam \Read2[4]~I .input_register_mode = "none";
defparam \Read2[4]~I .input_sync_reset = "none";
defparam \Read2[4]~I .oe_async_reset = "none";
defparam \Read2[4]~I .oe_power_up = "low";
defparam \Read2[4]~I .oe_register_mode = "none";
defparam \Read2[4]~I .oe_sync_reset = "none";
defparam \Read2[4]~I .operation_mode = "output";
defparam \Read2[4]~I .output_async_reset = "none";
defparam \Read2[4]~I .output_power_up = "low";
defparam \Read2[4]~I .output_register_mode = "none";
defparam \Read2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[5]~I (
	.datain(\G10|Mux10~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[5]));
// synopsys translate_off
defparam \Read2[5]~I .input_async_reset = "none";
defparam \Read2[5]~I .input_power_up = "low";
defparam \Read2[5]~I .input_register_mode = "none";
defparam \Read2[5]~I .input_sync_reset = "none";
defparam \Read2[5]~I .oe_async_reset = "none";
defparam \Read2[5]~I .oe_power_up = "low";
defparam \Read2[5]~I .oe_register_mode = "none";
defparam \Read2[5]~I .oe_sync_reset = "none";
defparam \Read2[5]~I .operation_mode = "output";
defparam \Read2[5]~I .output_async_reset = "none";
defparam \Read2[5]~I .output_power_up = "low";
defparam \Read2[5]~I .output_register_mode = "none";
defparam \Read2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[6]~I (
	.datain(\G10|Mux9~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[6]));
// synopsys translate_off
defparam \Read2[6]~I .input_async_reset = "none";
defparam \Read2[6]~I .input_power_up = "low";
defparam \Read2[6]~I .input_register_mode = "none";
defparam \Read2[6]~I .input_sync_reset = "none";
defparam \Read2[6]~I .oe_async_reset = "none";
defparam \Read2[6]~I .oe_power_up = "low";
defparam \Read2[6]~I .oe_register_mode = "none";
defparam \Read2[6]~I .oe_sync_reset = "none";
defparam \Read2[6]~I .operation_mode = "output";
defparam \Read2[6]~I .output_async_reset = "none";
defparam \Read2[6]~I .output_power_up = "low";
defparam \Read2[6]~I .output_register_mode = "none";
defparam \Read2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[7]~I (
	.datain(\G10|Mux8~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[7]));
// synopsys translate_off
defparam \Read2[7]~I .input_async_reset = "none";
defparam \Read2[7]~I .input_power_up = "low";
defparam \Read2[7]~I .input_register_mode = "none";
defparam \Read2[7]~I .input_sync_reset = "none";
defparam \Read2[7]~I .oe_async_reset = "none";
defparam \Read2[7]~I .oe_power_up = "low";
defparam \Read2[7]~I .oe_register_mode = "none";
defparam \Read2[7]~I .oe_sync_reset = "none";
defparam \Read2[7]~I .operation_mode = "output";
defparam \Read2[7]~I .output_async_reset = "none";
defparam \Read2[7]~I .output_power_up = "low";
defparam \Read2[7]~I .output_register_mode = "none";
defparam \Read2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[8]~I (
	.datain(\G10|Mux7~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[8]));
// synopsys translate_off
defparam \Read2[8]~I .input_async_reset = "none";
defparam \Read2[8]~I .input_power_up = "low";
defparam \Read2[8]~I .input_register_mode = "none";
defparam \Read2[8]~I .input_sync_reset = "none";
defparam \Read2[8]~I .oe_async_reset = "none";
defparam \Read2[8]~I .oe_power_up = "low";
defparam \Read2[8]~I .oe_register_mode = "none";
defparam \Read2[8]~I .oe_sync_reset = "none";
defparam \Read2[8]~I .operation_mode = "output";
defparam \Read2[8]~I .output_async_reset = "none";
defparam \Read2[8]~I .output_power_up = "low";
defparam \Read2[8]~I .output_register_mode = "none";
defparam \Read2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[9]~I (
	.datain(\G10|Mux6~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[9]));
// synopsys translate_off
defparam \Read2[9]~I .input_async_reset = "none";
defparam \Read2[9]~I .input_power_up = "low";
defparam \Read2[9]~I .input_register_mode = "none";
defparam \Read2[9]~I .input_sync_reset = "none";
defparam \Read2[9]~I .oe_async_reset = "none";
defparam \Read2[9]~I .oe_power_up = "low";
defparam \Read2[9]~I .oe_register_mode = "none";
defparam \Read2[9]~I .oe_sync_reset = "none";
defparam \Read2[9]~I .operation_mode = "output";
defparam \Read2[9]~I .output_async_reset = "none";
defparam \Read2[9]~I .output_power_up = "low";
defparam \Read2[9]~I .output_register_mode = "none";
defparam \Read2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[10]~I (
	.datain(\G10|Mux5~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[10]));
// synopsys translate_off
defparam \Read2[10]~I .input_async_reset = "none";
defparam \Read2[10]~I .input_power_up = "low";
defparam \Read2[10]~I .input_register_mode = "none";
defparam \Read2[10]~I .input_sync_reset = "none";
defparam \Read2[10]~I .oe_async_reset = "none";
defparam \Read2[10]~I .oe_power_up = "low";
defparam \Read2[10]~I .oe_register_mode = "none";
defparam \Read2[10]~I .oe_sync_reset = "none";
defparam \Read2[10]~I .operation_mode = "output";
defparam \Read2[10]~I .output_async_reset = "none";
defparam \Read2[10]~I .output_power_up = "low";
defparam \Read2[10]~I .output_register_mode = "none";
defparam \Read2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[11]~I (
	.datain(\G10|Mux4~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[11]));
// synopsys translate_off
defparam \Read2[11]~I .input_async_reset = "none";
defparam \Read2[11]~I .input_power_up = "low";
defparam \Read2[11]~I .input_register_mode = "none";
defparam \Read2[11]~I .input_sync_reset = "none";
defparam \Read2[11]~I .oe_async_reset = "none";
defparam \Read2[11]~I .oe_power_up = "low";
defparam \Read2[11]~I .oe_register_mode = "none";
defparam \Read2[11]~I .oe_sync_reset = "none";
defparam \Read2[11]~I .operation_mode = "output";
defparam \Read2[11]~I .output_async_reset = "none";
defparam \Read2[11]~I .output_power_up = "low";
defparam \Read2[11]~I .output_register_mode = "none";
defparam \Read2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[12]~I (
	.datain(\G10|Mux3~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[12]));
// synopsys translate_off
defparam \Read2[12]~I .input_async_reset = "none";
defparam \Read2[12]~I .input_power_up = "low";
defparam \Read2[12]~I .input_register_mode = "none";
defparam \Read2[12]~I .input_sync_reset = "none";
defparam \Read2[12]~I .oe_async_reset = "none";
defparam \Read2[12]~I .oe_power_up = "low";
defparam \Read2[12]~I .oe_register_mode = "none";
defparam \Read2[12]~I .oe_sync_reset = "none";
defparam \Read2[12]~I .operation_mode = "output";
defparam \Read2[12]~I .output_async_reset = "none";
defparam \Read2[12]~I .output_power_up = "low";
defparam \Read2[12]~I .output_register_mode = "none";
defparam \Read2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[13]~I (
	.datain(\G10|Mux2~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[13]));
// synopsys translate_off
defparam \Read2[13]~I .input_async_reset = "none";
defparam \Read2[13]~I .input_power_up = "low";
defparam \Read2[13]~I .input_register_mode = "none";
defparam \Read2[13]~I .input_sync_reset = "none";
defparam \Read2[13]~I .oe_async_reset = "none";
defparam \Read2[13]~I .oe_power_up = "low";
defparam \Read2[13]~I .oe_register_mode = "none";
defparam \Read2[13]~I .oe_sync_reset = "none";
defparam \Read2[13]~I .operation_mode = "output";
defparam \Read2[13]~I .output_async_reset = "none";
defparam \Read2[13]~I .output_power_up = "low";
defparam \Read2[13]~I .output_register_mode = "none";
defparam \Read2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[14]~I (
	.datain(\G10|Mux1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[14]));
// synopsys translate_off
defparam \Read2[14]~I .input_async_reset = "none";
defparam \Read2[14]~I .input_power_up = "low";
defparam \Read2[14]~I .input_register_mode = "none";
defparam \Read2[14]~I .input_sync_reset = "none";
defparam \Read2[14]~I .oe_async_reset = "none";
defparam \Read2[14]~I .oe_power_up = "low";
defparam \Read2[14]~I .oe_register_mode = "none";
defparam \Read2[14]~I .oe_sync_reset = "none";
defparam \Read2[14]~I .operation_mode = "output";
defparam \Read2[14]~I .output_async_reset = "none";
defparam \Read2[14]~I .output_power_up = "low";
defparam \Read2[14]~I .output_register_mode = "none";
defparam \Read2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read2[15]~I (
	.datain(\G10|Mux0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read2[15]));
// synopsys translate_off
defparam \Read2[15]~I .input_async_reset = "none";
defparam \Read2[15]~I .input_power_up = "low";
defparam \Read2[15]~I .input_register_mode = "none";
defparam \Read2[15]~I .input_sync_reset = "none";
defparam \Read2[15]~I .oe_async_reset = "none";
defparam \Read2[15]~I .oe_power_up = "low";
defparam \Read2[15]~I .oe_register_mode = "none";
defparam \Read2[15]~I .oe_sync_reset = "none";
defparam \Read2[15]~I .operation_mode = "output";
defparam \Read2[15]~I .output_async_reset = "none";
defparam \Read2[15]~I .output_power_up = "low";
defparam \Read2[15]~I .output_register_mode = "none";
defparam \Read2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[0]));
// synopsys translate_off
defparam \OUTall[0]~I .input_async_reset = "none";
defparam \OUTall[0]~I .input_power_up = "low";
defparam \OUTall[0]~I .input_register_mode = "none";
defparam \OUTall[0]~I .input_sync_reset = "none";
defparam \OUTall[0]~I .oe_async_reset = "none";
defparam \OUTall[0]~I .oe_power_up = "low";
defparam \OUTall[0]~I .oe_register_mode = "none";
defparam \OUTall[0]~I .oe_sync_reset = "none";
defparam \OUTall[0]~I .operation_mode = "output";
defparam \OUTall[0]~I .output_async_reset = "none";
defparam \OUTall[0]~I .output_power_up = "low";
defparam \OUTall[0]~I .output_register_mode = "none";
defparam \OUTall[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[1]));
// synopsys translate_off
defparam \OUTall[1]~I .input_async_reset = "none";
defparam \OUTall[1]~I .input_power_up = "low";
defparam \OUTall[1]~I .input_register_mode = "none";
defparam \OUTall[1]~I .input_sync_reset = "none";
defparam \OUTall[1]~I .oe_async_reset = "none";
defparam \OUTall[1]~I .oe_power_up = "low";
defparam \OUTall[1]~I .oe_register_mode = "none";
defparam \OUTall[1]~I .oe_sync_reset = "none";
defparam \OUTall[1]~I .operation_mode = "output";
defparam \OUTall[1]~I .output_async_reset = "none";
defparam \OUTall[1]~I .output_power_up = "low";
defparam \OUTall[1]~I .output_register_mode = "none";
defparam \OUTall[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[2]));
// synopsys translate_off
defparam \OUTall[2]~I .input_async_reset = "none";
defparam \OUTall[2]~I .input_power_up = "low";
defparam \OUTall[2]~I .input_register_mode = "none";
defparam \OUTall[2]~I .input_sync_reset = "none";
defparam \OUTall[2]~I .oe_async_reset = "none";
defparam \OUTall[2]~I .oe_power_up = "low";
defparam \OUTall[2]~I .oe_register_mode = "none";
defparam \OUTall[2]~I .oe_sync_reset = "none";
defparam \OUTall[2]~I .operation_mode = "output";
defparam \OUTall[2]~I .output_async_reset = "none";
defparam \OUTall[2]~I .output_power_up = "low";
defparam \OUTall[2]~I .output_register_mode = "none";
defparam \OUTall[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[3]));
// synopsys translate_off
defparam \OUTall[3]~I .input_async_reset = "none";
defparam \OUTall[3]~I .input_power_up = "low";
defparam \OUTall[3]~I .input_register_mode = "none";
defparam \OUTall[3]~I .input_sync_reset = "none";
defparam \OUTall[3]~I .oe_async_reset = "none";
defparam \OUTall[3]~I .oe_power_up = "low";
defparam \OUTall[3]~I .oe_register_mode = "none";
defparam \OUTall[3]~I .oe_sync_reset = "none";
defparam \OUTall[3]~I .operation_mode = "output";
defparam \OUTall[3]~I .output_async_reset = "none";
defparam \OUTall[3]~I .output_power_up = "low";
defparam \OUTall[3]~I .output_register_mode = "none";
defparam \OUTall[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[4]));
// synopsys translate_off
defparam \OUTall[4]~I .input_async_reset = "none";
defparam \OUTall[4]~I .input_power_up = "low";
defparam \OUTall[4]~I .input_register_mode = "none";
defparam \OUTall[4]~I .input_sync_reset = "none";
defparam \OUTall[4]~I .oe_async_reset = "none";
defparam \OUTall[4]~I .oe_power_up = "low";
defparam \OUTall[4]~I .oe_register_mode = "none";
defparam \OUTall[4]~I .oe_sync_reset = "none";
defparam \OUTall[4]~I .operation_mode = "output";
defparam \OUTall[4]~I .output_async_reset = "none";
defparam \OUTall[4]~I .output_power_up = "low";
defparam \OUTall[4]~I .output_register_mode = "none";
defparam \OUTall[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[5]));
// synopsys translate_off
defparam \OUTall[5]~I .input_async_reset = "none";
defparam \OUTall[5]~I .input_power_up = "low";
defparam \OUTall[5]~I .input_register_mode = "none";
defparam \OUTall[5]~I .input_sync_reset = "none";
defparam \OUTall[5]~I .oe_async_reset = "none";
defparam \OUTall[5]~I .oe_power_up = "low";
defparam \OUTall[5]~I .oe_register_mode = "none";
defparam \OUTall[5]~I .oe_sync_reset = "none";
defparam \OUTall[5]~I .operation_mode = "output";
defparam \OUTall[5]~I .output_async_reset = "none";
defparam \OUTall[5]~I .output_power_up = "low";
defparam \OUTall[5]~I .output_register_mode = "none";
defparam \OUTall[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[6]));
// synopsys translate_off
defparam \OUTall[6]~I .input_async_reset = "none";
defparam \OUTall[6]~I .input_power_up = "low";
defparam \OUTall[6]~I .input_register_mode = "none";
defparam \OUTall[6]~I .input_sync_reset = "none";
defparam \OUTall[6]~I .oe_async_reset = "none";
defparam \OUTall[6]~I .oe_power_up = "low";
defparam \OUTall[6]~I .oe_register_mode = "none";
defparam \OUTall[6]~I .oe_sync_reset = "none";
defparam \OUTall[6]~I .operation_mode = "output";
defparam \OUTall[6]~I .output_async_reset = "none";
defparam \OUTall[6]~I .output_power_up = "low";
defparam \OUTall[6]~I .output_register_mode = "none";
defparam \OUTall[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[7]));
// synopsys translate_off
defparam \OUTall[7]~I .input_async_reset = "none";
defparam \OUTall[7]~I .input_power_up = "low";
defparam \OUTall[7]~I .input_register_mode = "none";
defparam \OUTall[7]~I .input_sync_reset = "none";
defparam \OUTall[7]~I .oe_async_reset = "none";
defparam \OUTall[7]~I .oe_power_up = "low";
defparam \OUTall[7]~I .oe_register_mode = "none";
defparam \OUTall[7]~I .oe_sync_reset = "none";
defparam \OUTall[7]~I .operation_mode = "output";
defparam \OUTall[7]~I .output_async_reset = "none";
defparam \OUTall[7]~I .output_power_up = "low";
defparam \OUTall[7]~I .output_register_mode = "none";
defparam \OUTall[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[8]));
// synopsys translate_off
defparam \OUTall[8]~I .input_async_reset = "none";
defparam \OUTall[8]~I .input_power_up = "low";
defparam \OUTall[8]~I .input_register_mode = "none";
defparam \OUTall[8]~I .input_sync_reset = "none";
defparam \OUTall[8]~I .oe_async_reset = "none";
defparam \OUTall[8]~I .oe_power_up = "low";
defparam \OUTall[8]~I .oe_register_mode = "none";
defparam \OUTall[8]~I .oe_sync_reset = "none";
defparam \OUTall[8]~I .operation_mode = "output";
defparam \OUTall[8]~I .output_async_reset = "none";
defparam \OUTall[8]~I .output_power_up = "low";
defparam \OUTall[8]~I .output_register_mode = "none";
defparam \OUTall[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[9]));
// synopsys translate_off
defparam \OUTall[9]~I .input_async_reset = "none";
defparam \OUTall[9]~I .input_power_up = "low";
defparam \OUTall[9]~I .input_register_mode = "none";
defparam \OUTall[9]~I .input_sync_reset = "none";
defparam \OUTall[9]~I .oe_async_reset = "none";
defparam \OUTall[9]~I .oe_power_up = "low";
defparam \OUTall[9]~I .oe_register_mode = "none";
defparam \OUTall[9]~I .oe_sync_reset = "none";
defparam \OUTall[9]~I .operation_mode = "output";
defparam \OUTall[9]~I .output_async_reset = "none";
defparam \OUTall[9]~I .output_power_up = "low";
defparam \OUTall[9]~I .output_register_mode = "none";
defparam \OUTall[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[10]));
// synopsys translate_off
defparam \OUTall[10]~I .input_async_reset = "none";
defparam \OUTall[10]~I .input_power_up = "low";
defparam \OUTall[10]~I .input_register_mode = "none";
defparam \OUTall[10]~I .input_sync_reset = "none";
defparam \OUTall[10]~I .oe_async_reset = "none";
defparam \OUTall[10]~I .oe_power_up = "low";
defparam \OUTall[10]~I .oe_register_mode = "none";
defparam \OUTall[10]~I .oe_sync_reset = "none";
defparam \OUTall[10]~I .operation_mode = "output";
defparam \OUTall[10]~I .output_async_reset = "none";
defparam \OUTall[10]~I .output_power_up = "low";
defparam \OUTall[10]~I .output_register_mode = "none";
defparam \OUTall[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[11]));
// synopsys translate_off
defparam \OUTall[11]~I .input_async_reset = "none";
defparam \OUTall[11]~I .input_power_up = "low";
defparam \OUTall[11]~I .input_register_mode = "none";
defparam \OUTall[11]~I .input_sync_reset = "none";
defparam \OUTall[11]~I .oe_async_reset = "none";
defparam \OUTall[11]~I .oe_power_up = "low";
defparam \OUTall[11]~I .oe_register_mode = "none";
defparam \OUTall[11]~I .oe_sync_reset = "none";
defparam \OUTall[11]~I .operation_mode = "output";
defparam \OUTall[11]~I .output_async_reset = "none";
defparam \OUTall[11]~I .output_power_up = "low";
defparam \OUTall[11]~I .output_register_mode = "none";
defparam \OUTall[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[12]));
// synopsys translate_off
defparam \OUTall[12]~I .input_async_reset = "none";
defparam \OUTall[12]~I .input_power_up = "low";
defparam \OUTall[12]~I .input_register_mode = "none";
defparam \OUTall[12]~I .input_sync_reset = "none";
defparam \OUTall[12]~I .oe_async_reset = "none";
defparam \OUTall[12]~I .oe_power_up = "low";
defparam \OUTall[12]~I .oe_register_mode = "none";
defparam \OUTall[12]~I .oe_sync_reset = "none";
defparam \OUTall[12]~I .operation_mode = "output";
defparam \OUTall[12]~I .output_async_reset = "none";
defparam \OUTall[12]~I .output_power_up = "low";
defparam \OUTall[12]~I .output_register_mode = "none";
defparam \OUTall[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[13]));
// synopsys translate_off
defparam \OUTall[13]~I .input_async_reset = "none";
defparam \OUTall[13]~I .input_power_up = "low";
defparam \OUTall[13]~I .input_register_mode = "none";
defparam \OUTall[13]~I .input_sync_reset = "none";
defparam \OUTall[13]~I .oe_async_reset = "none";
defparam \OUTall[13]~I .oe_power_up = "low";
defparam \OUTall[13]~I .oe_register_mode = "none";
defparam \OUTall[13]~I .oe_sync_reset = "none";
defparam \OUTall[13]~I .operation_mode = "output";
defparam \OUTall[13]~I .output_async_reset = "none";
defparam \OUTall[13]~I .output_power_up = "low";
defparam \OUTall[13]~I .output_register_mode = "none";
defparam \OUTall[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[14]));
// synopsys translate_off
defparam \OUTall[14]~I .input_async_reset = "none";
defparam \OUTall[14]~I .input_power_up = "low";
defparam \OUTall[14]~I .input_register_mode = "none";
defparam \OUTall[14]~I .input_sync_reset = "none";
defparam \OUTall[14]~I .oe_async_reset = "none";
defparam \OUTall[14]~I .oe_power_up = "low";
defparam \OUTall[14]~I .oe_register_mode = "none";
defparam \OUTall[14]~I .oe_sync_reset = "none";
defparam \OUTall[14]~I .operation_mode = "output";
defparam \OUTall[14]~I .output_async_reset = "none";
defparam \OUTall[14]~I .output_power_up = "low";
defparam \OUTall[14]~I .output_register_mode = "none";
defparam \OUTall[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[15]));
// synopsys translate_off
defparam \OUTall[15]~I .input_async_reset = "none";
defparam \OUTall[15]~I .input_power_up = "low";
defparam \OUTall[15]~I .input_register_mode = "none";
defparam \OUTall[15]~I .input_sync_reset = "none";
defparam \OUTall[15]~I .oe_async_reset = "none";
defparam \OUTall[15]~I .oe_power_up = "low";
defparam \OUTall[15]~I .oe_register_mode = "none";
defparam \OUTall[15]~I .oe_sync_reset = "none";
defparam \OUTall[15]~I .operation_mode = "output";
defparam \OUTall[15]~I .output_async_reset = "none";
defparam \OUTall[15]~I .output_power_up = "low";
defparam \OUTall[15]~I .output_register_mode = "none";
defparam \OUTall[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[16]~I (
	.datain(!\G2|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[16]));
// synopsys translate_off
defparam \OUTall[16]~I .input_async_reset = "none";
defparam \OUTall[16]~I .input_power_up = "low";
defparam \OUTall[16]~I .input_register_mode = "none";
defparam \OUTall[16]~I .input_sync_reset = "none";
defparam \OUTall[16]~I .oe_async_reset = "none";
defparam \OUTall[16]~I .oe_power_up = "low";
defparam \OUTall[16]~I .oe_register_mode = "none";
defparam \OUTall[16]~I .oe_sync_reset = "none";
defparam \OUTall[16]~I .operation_mode = "output";
defparam \OUTall[16]~I .output_async_reset = "none";
defparam \OUTall[16]~I .output_power_up = "low";
defparam \OUTall[16]~I .output_register_mode = "none";
defparam \OUTall[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[17]~I (
	.datain(!\G2|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[17]));
// synopsys translate_off
defparam \OUTall[17]~I .input_async_reset = "none";
defparam \OUTall[17]~I .input_power_up = "low";
defparam \OUTall[17]~I .input_register_mode = "none";
defparam \OUTall[17]~I .input_sync_reset = "none";
defparam \OUTall[17]~I .oe_async_reset = "none";
defparam \OUTall[17]~I .oe_power_up = "low";
defparam \OUTall[17]~I .oe_register_mode = "none";
defparam \OUTall[17]~I .oe_sync_reset = "none";
defparam \OUTall[17]~I .operation_mode = "output";
defparam \OUTall[17]~I .output_async_reset = "none";
defparam \OUTall[17]~I .output_power_up = "low";
defparam \OUTall[17]~I .output_register_mode = "none";
defparam \OUTall[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[18]~I (
	.datain(!\G2|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[18]));
// synopsys translate_off
defparam \OUTall[18]~I .input_async_reset = "none";
defparam \OUTall[18]~I .input_power_up = "low";
defparam \OUTall[18]~I .input_register_mode = "none";
defparam \OUTall[18]~I .input_sync_reset = "none";
defparam \OUTall[18]~I .oe_async_reset = "none";
defparam \OUTall[18]~I .oe_power_up = "low";
defparam \OUTall[18]~I .oe_register_mode = "none";
defparam \OUTall[18]~I .oe_sync_reset = "none";
defparam \OUTall[18]~I .operation_mode = "output";
defparam \OUTall[18]~I .output_async_reset = "none";
defparam \OUTall[18]~I .output_power_up = "low";
defparam \OUTall[18]~I .output_register_mode = "none";
defparam \OUTall[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[19]~I (
	.datain(!\G2|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[19]));
// synopsys translate_off
defparam \OUTall[19]~I .input_async_reset = "none";
defparam \OUTall[19]~I .input_power_up = "low";
defparam \OUTall[19]~I .input_register_mode = "none";
defparam \OUTall[19]~I .input_sync_reset = "none";
defparam \OUTall[19]~I .oe_async_reset = "none";
defparam \OUTall[19]~I .oe_power_up = "low";
defparam \OUTall[19]~I .oe_register_mode = "none";
defparam \OUTall[19]~I .oe_sync_reset = "none";
defparam \OUTall[19]~I .operation_mode = "output";
defparam \OUTall[19]~I .output_async_reset = "none";
defparam \OUTall[19]~I .output_power_up = "low";
defparam \OUTall[19]~I .output_register_mode = "none";
defparam \OUTall[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[20]~I (
	.datain(!\G2|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[20]));
// synopsys translate_off
defparam \OUTall[20]~I .input_async_reset = "none";
defparam \OUTall[20]~I .input_power_up = "low";
defparam \OUTall[20]~I .input_register_mode = "none";
defparam \OUTall[20]~I .input_sync_reset = "none";
defparam \OUTall[20]~I .oe_async_reset = "none";
defparam \OUTall[20]~I .oe_power_up = "low";
defparam \OUTall[20]~I .oe_register_mode = "none";
defparam \OUTall[20]~I .oe_sync_reset = "none";
defparam \OUTall[20]~I .operation_mode = "output";
defparam \OUTall[20]~I .output_async_reset = "none";
defparam \OUTall[20]~I .output_power_up = "low";
defparam \OUTall[20]~I .output_register_mode = "none";
defparam \OUTall[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[21]~I (
	.datain(!\G2|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[21]));
// synopsys translate_off
defparam \OUTall[21]~I .input_async_reset = "none";
defparam \OUTall[21]~I .input_power_up = "low";
defparam \OUTall[21]~I .input_register_mode = "none";
defparam \OUTall[21]~I .input_sync_reset = "none";
defparam \OUTall[21]~I .oe_async_reset = "none";
defparam \OUTall[21]~I .oe_power_up = "low";
defparam \OUTall[21]~I .oe_register_mode = "none";
defparam \OUTall[21]~I .oe_sync_reset = "none";
defparam \OUTall[21]~I .operation_mode = "output";
defparam \OUTall[21]~I .output_async_reset = "none";
defparam \OUTall[21]~I .output_power_up = "low";
defparam \OUTall[21]~I .output_register_mode = "none";
defparam \OUTall[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[22]~I (
	.datain(!\G2|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[22]));
// synopsys translate_off
defparam \OUTall[22]~I .input_async_reset = "none";
defparam \OUTall[22]~I .input_power_up = "low";
defparam \OUTall[22]~I .input_register_mode = "none";
defparam \OUTall[22]~I .input_sync_reset = "none";
defparam \OUTall[22]~I .oe_async_reset = "none";
defparam \OUTall[22]~I .oe_power_up = "low";
defparam \OUTall[22]~I .oe_register_mode = "none";
defparam \OUTall[22]~I .oe_sync_reset = "none";
defparam \OUTall[22]~I .operation_mode = "output";
defparam \OUTall[22]~I .output_async_reset = "none";
defparam \OUTall[22]~I .output_power_up = "low";
defparam \OUTall[22]~I .output_register_mode = "none";
defparam \OUTall[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[23]~I (
	.datain(!\G2|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[23]));
// synopsys translate_off
defparam \OUTall[23]~I .input_async_reset = "none";
defparam \OUTall[23]~I .input_power_up = "low";
defparam \OUTall[23]~I .input_register_mode = "none";
defparam \OUTall[23]~I .input_sync_reset = "none";
defparam \OUTall[23]~I .oe_async_reset = "none";
defparam \OUTall[23]~I .oe_power_up = "low";
defparam \OUTall[23]~I .oe_register_mode = "none";
defparam \OUTall[23]~I .oe_sync_reset = "none";
defparam \OUTall[23]~I .operation_mode = "output";
defparam \OUTall[23]~I .output_async_reset = "none";
defparam \OUTall[23]~I .output_power_up = "low";
defparam \OUTall[23]~I .output_register_mode = "none";
defparam \OUTall[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[24]~I (
	.datain(!\G2|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[24]));
// synopsys translate_off
defparam \OUTall[24]~I .input_async_reset = "none";
defparam \OUTall[24]~I .input_power_up = "low";
defparam \OUTall[24]~I .input_register_mode = "none";
defparam \OUTall[24]~I .input_sync_reset = "none";
defparam \OUTall[24]~I .oe_async_reset = "none";
defparam \OUTall[24]~I .oe_power_up = "low";
defparam \OUTall[24]~I .oe_register_mode = "none";
defparam \OUTall[24]~I .oe_sync_reset = "none";
defparam \OUTall[24]~I .operation_mode = "output";
defparam \OUTall[24]~I .output_async_reset = "none";
defparam \OUTall[24]~I .output_power_up = "low";
defparam \OUTall[24]~I .output_register_mode = "none";
defparam \OUTall[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[25]~I (
	.datain(!\G2|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[25]));
// synopsys translate_off
defparam \OUTall[25]~I .input_async_reset = "none";
defparam \OUTall[25]~I .input_power_up = "low";
defparam \OUTall[25]~I .input_register_mode = "none";
defparam \OUTall[25]~I .input_sync_reset = "none";
defparam \OUTall[25]~I .oe_async_reset = "none";
defparam \OUTall[25]~I .oe_power_up = "low";
defparam \OUTall[25]~I .oe_register_mode = "none";
defparam \OUTall[25]~I .oe_sync_reset = "none";
defparam \OUTall[25]~I .operation_mode = "output";
defparam \OUTall[25]~I .output_async_reset = "none";
defparam \OUTall[25]~I .output_power_up = "low";
defparam \OUTall[25]~I .output_register_mode = "none";
defparam \OUTall[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[26]~I (
	.datain(!\G2|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[26]));
// synopsys translate_off
defparam \OUTall[26]~I .input_async_reset = "none";
defparam \OUTall[26]~I .input_power_up = "low";
defparam \OUTall[26]~I .input_register_mode = "none";
defparam \OUTall[26]~I .input_sync_reset = "none";
defparam \OUTall[26]~I .oe_async_reset = "none";
defparam \OUTall[26]~I .oe_power_up = "low";
defparam \OUTall[26]~I .oe_register_mode = "none";
defparam \OUTall[26]~I .oe_sync_reset = "none";
defparam \OUTall[26]~I .operation_mode = "output";
defparam \OUTall[26]~I .output_async_reset = "none";
defparam \OUTall[26]~I .output_power_up = "low";
defparam \OUTall[26]~I .output_register_mode = "none";
defparam \OUTall[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[27]~I (
	.datain(!\G2|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[27]));
// synopsys translate_off
defparam \OUTall[27]~I .input_async_reset = "none";
defparam \OUTall[27]~I .input_power_up = "low";
defparam \OUTall[27]~I .input_register_mode = "none";
defparam \OUTall[27]~I .input_sync_reset = "none";
defparam \OUTall[27]~I .oe_async_reset = "none";
defparam \OUTall[27]~I .oe_power_up = "low";
defparam \OUTall[27]~I .oe_register_mode = "none";
defparam \OUTall[27]~I .oe_sync_reset = "none";
defparam \OUTall[27]~I .operation_mode = "output";
defparam \OUTall[27]~I .output_async_reset = "none";
defparam \OUTall[27]~I .output_power_up = "low";
defparam \OUTall[27]~I .output_register_mode = "none";
defparam \OUTall[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[28]~I (
	.datain(!\G2|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[28]));
// synopsys translate_off
defparam \OUTall[28]~I .input_async_reset = "none";
defparam \OUTall[28]~I .input_power_up = "low";
defparam \OUTall[28]~I .input_register_mode = "none";
defparam \OUTall[28]~I .input_sync_reset = "none";
defparam \OUTall[28]~I .oe_async_reset = "none";
defparam \OUTall[28]~I .oe_power_up = "low";
defparam \OUTall[28]~I .oe_register_mode = "none";
defparam \OUTall[28]~I .oe_sync_reset = "none";
defparam \OUTall[28]~I .operation_mode = "output";
defparam \OUTall[28]~I .output_async_reset = "none";
defparam \OUTall[28]~I .output_power_up = "low";
defparam \OUTall[28]~I .output_register_mode = "none";
defparam \OUTall[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[29]~I (
	.datain(!\G2|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[29]));
// synopsys translate_off
defparam \OUTall[29]~I .input_async_reset = "none";
defparam \OUTall[29]~I .input_power_up = "low";
defparam \OUTall[29]~I .input_register_mode = "none";
defparam \OUTall[29]~I .input_sync_reset = "none";
defparam \OUTall[29]~I .oe_async_reset = "none";
defparam \OUTall[29]~I .oe_power_up = "low";
defparam \OUTall[29]~I .oe_register_mode = "none";
defparam \OUTall[29]~I .oe_sync_reset = "none";
defparam \OUTall[29]~I .operation_mode = "output";
defparam \OUTall[29]~I .output_async_reset = "none";
defparam \OUTall[29]~I .output_power_up = "low";
defparam \OUTall[29]~I .output_register_mode = "none";
defparam \OUTall[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[30]~I (
	.datain(!\G2|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[30]));
// synopsys translate_off
defparam \OUTall[30]~I .input_async_reset = "none";
defparam \OUTall[30]~I .input_power_up = "low";
defparam \OUTall[30]~I .input_register_mode = "none";
defparam \OUTall[30]~I .input_sync_reset = "none";
defparam \OUTall[30]~I .oe_async_reset = "none";
defparam \OUTall[30]~I .oe_power_up = "low";
defparam \OUTall[30]~I .oe_register_mode = "none";
defparam \OUTall[30]~I .oe_sync_reset = "none";
defparam \OUTall[30]~I .operation_mode = "output";
defparam \OUTall[30]~I .output_async_reset = "none";
defparam \OUTall[30]~I .output_power_up = "low";
defparam \OUTall[30]~I .output_register_mode = "none";
defparam \OUTall[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[31]~I (
	.datain(!\G2|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[31]));
// synopsys translate_off
defparam \OUTall[31]~I .input_async_reset = "none";
defparam \OUTall[31]~I .input_power_up = "low";
defparam \OUTall[31]~I .input_register_mode = "none";
defparam \OUTall[31]~I .input_sync_reset = "none";
defparam \OUTall[31]~I .oe_async_reset = "none";
defparam \OUTall[31]~I .oe_power_up = "low";
defparam \OUTall[31]~I .oe_register_mode = "none";
defparam \OUTall[31]~I .oe_sync_reset = "none";
defparam \OUTall[31]~I .operation_mode = "output";
defparam \OUTall[31]~I .output_async_reset = "none";
defparam \OUTall[31]~I .output_power_up = "low";
defparam \OUTall[31]~I .output_register_mode = "none";
defparam \OUTall[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[32]~I (
	.datain(!\G3|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[32]));
// synopsys translate_off
defparam \OUTall[32]~I .input_async_reset = "none";
defparam \OUTall[32]~I .input_power_up = "low";
defparam \OUTall[32]~I .input_register_mode = "none";
defparam \OUTall[32]~I .input_sync_reset = "none";
defparam \OUTall[32]~I .oe_async_reset = "none";
defparam \OUTall[32]~I .oe_power_up = "low";
defparam \OUTall[32]~I .oe_register_mode = "none";
defparam \OUTall[32]~I .oe_sync_reset = "none";
defparam \OUTall[32]~I .operation_mode = "output";
defparam \OUTall[32]~I .output_async_reset = "none";
defparam \OUTall[32]~I .output_power_up = "low";
defparam \OUTall[32]~I .output_register_mode = "none";
defparam \OUTall[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[33]~I (
	.datain(!\G3|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[33]));
// synopsys translate_off
defparam \OUTall[33]~I .input_async_reset = "none";
defparam \OUTall[33]~I .input_power_up = "low";
defparam \OUTall[33]~I .input_register_mode = "none";
defparam \OUTall[33]~I .input_sync_reset = "none";
defparam \OUTall[33]~I .oe_async_reset = "none";
defparam \OUTall[33]~I .oe_power_up = "low";
defparam \OUTall[33]~I .oe_register_mode = "none";
defparam \OUTall[33]~I .oe_sync_reset = "none";
defparam \OUTall[33]~I .operation_mode = "output";
defparam \OUTall[33]~I .output_async_reset = "none";
defparam \OUTall[33]~I .output_power_up = "low";
defparam \OUTall[33]~I .output_register_mode = "none";
defparam \OUTall[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[34]~I (
	.datain(!\G3|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[34]));
// synopsys translate_off
defparam \OUTall[34]~I .input_async_reset = "none";
defparam \OUTall[34]~I .input_power_up = "low";
defparam \OUTall[34]~I .input_register_mode = "none";
defparam \OUTall[34]~I .input_sync_reset = "none";
defparam \OUTall[34]~I .oe_async_reset = "none";
defparam \OUTall[34]~I .oe_power_up = "low";
defparam \OUTall[34]~I .oe_register_mode = "none";
defparam \OUTall[34]~I .oe_sync_reset = "none";
defparam \OUTall[34]~I .operation_mode = "output";
defparam \OUTall[34]~I .output_async_reset = "none";
defparam \OUTall[34]~I .output_power_up = "low";
defparam \OUTall[34]~I .output_register_mode = "none";
defparam \OUTall[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[35]~I (
	.datain(!\G3|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[35]));
// synopsys translate_off
defparam \OUTall[35]~I .input_async_reset = "none";
defparam \OUTall[35]~I .input_power_up = "low";
defparam \OUTall[35]~I .input_register_mode = "none";
defparam \OUTall[35]~I .input_sync_reset = "none";
defparam \OUTall[35]~I .oe_async_reset = "none";
defparam \OUTall[35]~I .oe_power_up = "low";
defparam \OUTall[35]~I .oe_register_mode = "none";
defparam \OUTall[35]~I .oe_sync_reset = "none";
defparam \OUTall[35]~I .operation_mode = "output";
defparam \OUTall[35]~I .output_async_reset = "none";
defparam \OUTall[35]~I .output_power_up = "low";
defparam \OUTall[35]~I .output_register_mode = "none";
defparam \OUTall[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[36]~I (
	.datain(!\G3|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[36]));
// synopsys translate_off
defparam \OUTall[36]~I .input_async_reset = "none";
defparam \OUTall[36]~I .input_power_up = "low";
defparam \OUTall[36]~I .input_register_mode = "none";
defparam \OUTall[36]~I .input_sync_reset = "none";
defparam \OUTall[36]~I .oe_async_reset = "none";
defparam \OUTall[36]~I .oe_power_up = "low";
defparam \OUTall[36]~I .oe_register_mode = "none";
defparam \OUTall[36]~I .oe_sync_reset = "none";
defparam \OUTall[36]~I .operation_mode = "output";
defparam \OUTall[36]~I .output_async_reset = "none";
defparam \OUTall[36]~I .output_power_up = "low";
defparam \OUTall[36]~I .output_register_mode = "none";
defparam \OUTall[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[37]~I (
	.datain(!\G3|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[37]));
// synopsys translate_off
defparam \OUTall[37]~I .input_async_reset = "none";
defparam \OUTall[37]~I .input_power_up = "low";
defparam \OUTall[37]~I .input_register_mode = "none";
defparam \OUTall[37]~I .input_sync_reset = "none";
defparam \OUTall[37]~I .oe_async_reset = "none";
defparam \OUTall[37]~I .oe_power_up = "low";
defparam \OUTall[37]~I .oe_register_mode = "none";
defparam \OUTall[37]~I .oe_sync_reset = "none";
defparam \OUTall[37]~I .operation_mode = "output";
defparam \OUTall[37]~I .output_async_reset = "none";
defparam \OUTall[37]~I .output_power_up = "low";
defparam \OUTall[37]~I .output_register_mode = "none";
defparam \OUTall[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[38]~I (
	.datain(!\G3|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[38]));
// synopsys translate_off
defparam \OUTall[38]~I .input_async_reset = "none";
defparam \OUTall[38]~I .input_power_up = "low";
defparam \OUTall[38]~I .input_register_mode = "none";
defparam \OUTall[38]~I .input_sync_reset = "none";
defparam \OUTall[38]~I .oe_async_reset = "none";
defparam \OUTall[38]~I .oe_power_up = "low";
defparam \OUTall[38]~I .oe_register_mode = "none";
defparam \OUTall[38]~I .oe_sync_reset = "none";
defparam \OUTall[38]~I .operation_mode = "output";
defparam \OUTall[38]~I .output_async_reset = "none";
defparam \OUTall[38]~I .output_power_up = "low";
defparam \OUTall[38]~I .output_register_mode = "none";
defparam \OUTall[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[39]~I (
	.datain(!\G3|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[39]));
// synopsys translate_off
defparam \OUTall[39]~I .input_async_reset = "none";
defparam \OUTall[39]~I .input_power_up = "low";
defparam \OUTall[39]~I .input_register_mode = "none";
defparam \OUTall[39]~I .input_sync_reset = "none";
defparam \OUTall[39]~I .oe_async_reset = "none";
defparam \OUTall[39]~I .oe_power_up = "low";
defparam \OUTall[39]~I .oe_register_mode = "none";
defparam \OUTall[39]~I .oe_sync_reset = "none";
defparam \OUTall[39]~I .operation_mode = "output";
defparam \OUTall[39]~I .output_async_reset = "none";
defparam \OUTall[39]~I .output_power_up = "low";
defparam \OUTall[39]~I .output_register_mode = "none";
defparam \OUTall[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[40]~I (
	.datain(!\G3|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[40]));
// synopsys translate_off
defparam \OUTall[40]~I .input_async_reset = "none";
defparam \OUTall[40]~I .input_power_up = "low";
defparam \OUTall[40]~I .input_register_mode = "none";
defparam \OUTall[40]~I .input_sync_reset = "none";
defparam \OUTall[40]~I .oe_async_reset = "none";
defparam \OUTall[40]~I .oe_power_up = "low";
defparam \OUTall[40]~I .oe_register_mode = "none";
defparam \OUTall[40]~I .oe_sync_reset = "none";
defparam \OUTall[40]~I .operation_mode = "output";
defparam \OUTall[40]~I .output_async_reset = "none";
defparam \OUTall[40]~I .output_power_up = "low";
defparam \OUTall[40]~I .output_register_mode = "none";
defparam \OUTall[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[41]~I (
	.datain(!\G3|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[41]));
// synopsys translate_off
defparam \OUTall[41]~I .input_async_reset = "none";
defparam \OUTall[41]~I .input_power_up = "low";
defparam \OUTall[41]~I .input_register_mode = "none";
defparam \OUTall[41]~I .input_sync_reset = "none";
defparam \OUTall[41]~I .oe_async_reset = "none";
defparam \OUTall[41]~I .oe_power_up = "low";
defparam \OUTall[41]~I .oe_register_mode = "none";
defparam \OUTall[41]~I .oe_sync_reset = "none";
defparam \OUTall[41]~I .operation_mode = "output";
defparam \OUTall[41]~I .output_async_reset = "none";
defparam \OUTall[41]~I .output_power_up = "low";
defparam \OUTall[41]~I .output_register_mode = "none";
defparam \OUTall[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[42]~I (
	.datain(!\G3|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[42]));
// synopsys translate_off
defparam \OUTall[42]~I .input_async_reset = "none";
defparam \OUTall[42]~I .input_power_up = "low";
defparam \OUTall[42]~I .input_register_mode = "none";
defparam \OUTall[42]~I .input_sync_reset = "none";
defparam \OUTall[42]~I .oe_async_reset = "none";
defparam \OUTall[42]~I .oe_power_up = "low";
defparam \OUTall[42]~I .oe_register_mode = "none";
defparam \OUTall[42]~I .oe_sync_reset = "none";
defparam \OUTall[42]~I .operation_mode = "output";
defparam \OUTall[42]~I .output_async_reset = "none";
defparam \OUTall[42]~I .output_power_up = "low";
defparam \OUTall[42]~I .output_register_mode = "none";
defparam \OUTall[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[43]~I (
	.datain(!\G3|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[43]));
// synopsys translate_off
defparam \OUTall[43]~I .input_async_reset = "none";
defparam \OUTall[43]~I .input_power_up = "low";
defparam \OUTall[43]~I .input_register_mode = "none";
defparam \OUTall[43]~I .input_sync_reset = "none";
defparam \OUTall[43]~I .oe_async_reset = "none";
defparam \OUTall[43]~I .oe_power_up = "low";
defparam \OUTall[43]~I .oe_register_mode = "none";
defparam \OUTall[43]~I .oe_sync_reset = "none";
defparam \OUTall[43]~I .operation_mode = "output";
defparam \OUTall[43]~I .output_async_reset = "none";
defparam \OUTall[43]~I .output_power_up = "low";
defparam \OUTall[43]~I .output_register_mode = "none";
defparam \OUTall[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[44]~I (
	.datain(!\G3|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[44]));
// synopsys translate_off
defparam \OUTall[44]~I .input_async_reset = "none";
defparam \OUTall[44]~I .input_power_up = "low";
defparam \OUTall[44]~I .input_register_mode = "none";
defparam \OUTall[44]~I .input_sync_reset = "none";
defparam \OUTall[44]~I .oe_async_reset = "none";
defparam \OUTall[44]~I .oe_power_up = "low";
defparam \OUTall[44]~I .oe_register_mode = "none";
defparam \OUTall[44]~I .oe_sync_reset = "none";
defparam \OUTall[44]~I .operation_mode = "output";
defparam \OUTall[44]~I .output_async_reset = "none";
defparam \OUTall[44]~I .output_power_up = "low";
defparam \OUTall[44]~I .output_register_mode = "none";
defparam \OUTall[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[45]~I (
	.datain(!\G3|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[45]));
// synopsys translate_off
defparam \OUTall[45]~I .input_async_reset = "none";
defparam \OUTall[45]~I .input_power_up = "low";
defparam \OUTall[45]~I .input_register_mode = "none";
defparam \OUTall[45]~I .input_sync_reset = "none";
defparam \OUTall[45]~I .oe_async_reset = "none";
defparam \OUTall[45]~I .oe_power_up = "low";
defparam \OUTall[45]~I .oe_register_mode = "none";
defparam \OUTall[45]~I .oe_sync_reset = "none";
defparam \OUTall[45]~I .operation_mode = "output";
defparam \OUTall[45]~I .output_async_reset = "none";
defparam \OUTall[45]~I .output_power_up = "low";
defparam \OUTall[45]~I .output_register_mode = "none";
defparam \OUTall[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[46]~I (
	.datain(!\G3|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[46]));
// synopsys translate_off
defparam \OUTall[46]~I .input_async_reset = "none";
defparam \OUTall[46]~I .input_power_up = "low";
defparam \OUTall[46]~I .input_register_mode = "none";
defparam \OUTall[46]~I .input_sync_reset = "none";
defparam \OUTall[46]~I .oe_async_reset = "none";
defparam \OUTall[46]~I .oe_power_up = "low";
defparam \OUTall[46]~I .oe_register_mode = "none";
defparam \OUTall[46]~I .oe_sync_reset = "none";
defparam \OUTall[46]~I .operation_mode = "output";
defparam \OUTall[46]~I .output_async_reset = "none";
defparam \OUTall[46]~I .output_power_up = "low";
defparam \OUTall[46]~I .output_register_mode = "none";
defparam \OUTall[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[47]~I (
	.datain(!\G3|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[47]));
// synopsys translate_off
defparam \OUTall[47]~I .input_async_reset = "none";
defparam \OUTall[47]~I .input_power_up = "low";
defparam \OUTall[47]~I .input_register_mode = "none";
defparam \OUTall[47]~I .input_sync_reset = "none";
defparam \OUTall[47]~I .oe_async_reset = "none";
defparam \OUTall[47]~I .oe_power_up = "low";
defparam \OUTall[47]~I .oe_register_mode = "none";
defparam \OUTall[47]~I .oe_sync_reset = "none";
defparam \OUTall[47]~I .operation_mode = "output";
defparam \OUTall[47]~I .output_async_reset = "none";
defparam \OUTall[47]~I .output_power_up = "low";
defparam \OUTall[47]~I .output_register_mode = "none";
defparam \OUTall[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[48]~I (
	.datain(!\G4|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[48]));
// synopsys translate_off
defparam \OUTall[48]~I .input_async_reset = "none";
defparam \OUTall[48]~I .input_power_up = "low";
defparam \OUTall[48]~I .input_register_mode = "none";
defparam \OUTall[48]~I .input_sync_reset = "none";
defparam \OUTall[48]~I .oe_async_reset = "none";
defparam \OUTall[48]~I .oe_power_up = "low";
defparam \OUTall[48]~I .oe_register_mode = "none";
defparam \OUTall[48]~I .oe_sync_reset = "none";
defparam \OUTall[48]~I .operation_mode = "output";
defparam \OUTall[48]~I .output_async_reset = "none";
defparam \OUTall[48]~I .output_power_up = "low";
defparam \OUTall[48]~I .output_register_mode = "none";
defparam \OUTall[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[49]~I (
	.datain(!\G4|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[49]));
// synopsys translate_off
defparam \OUTall[49]~I .input_async_reset = "none";
defparam \OUTall[49]~I .input_power_up = "low";
defparam \OUTall[49]~I .input_register_mode = "none";
defparam \OUTall[49]~I .input_sync_reset = "none";
defparam \OUTall[49]~I .oe_async_reset = "none";
defparam \OUTall[49]~I .oe_power_up = "low";
defparam \OUTall[49]~I .oe_register_mode = "none";
defparam \OUTall[49]~I .oe_sync_reset = "none";
defparam \OUTall[49]~I .operation_mode = "output";
defparam \OUTall[49]~I .output_async_reset = "none";
defparam \OUTall[49]~I .output_power_up = "low";
defparam \OUTall[49]~I .output_register_mode = "none";
defparam \OUTall[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[50]~I (
	.datain(!\G4|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[50]));
// synopsys translate_off
defparam \OUTall[50]~I .input_async_reset = "none";
defparam \OUTall[50]~I .input_power_up = "low";
defparam \OUTall[50]~I .input_register_mode = "none";
defparam \OUTall[50]~I .input_sync_reset = "none";
defparam \OUTall[50]~I .oe_async_reset = "none";
defparam \OUTall[50]~I .oe_power_up = "low";
defparam \OUTall[50]~I .oe_register_mode = "none";
defparam \OUTall[50]~I .oe_sync_reset = "none";
defparam \OUTall[50]~I .operation_mode = "output";
defparam \OUTall[50]~I .output_async_reset = "none";
defparam \OUTall[50]~I .output_power_up = "low";
defparam \OUTall[50]~I .output_register_mode = "none";
defparam \OUTall[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[51]~I (
	.datain(!\G4|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[51]));
// synopsys translate_off
defparam \OUTall[51]~I .input_async_reset = "none";
defparam \OUTall[51]~I .input_power_up = "low";
defparam \OUTall[51]~I .input_register_mode = "none";
defparam \OUTall[51]~I .input_sync_reset = "none";
defparam \OUTall[51]~I .oe_async_reset = "none";
defparam \OUTall[51]~I .oe_power_up = "low";
defparam \OUTall[51]~I .oe_register_mode = "none";
defparam \OUTall[51]~I .oe_sync_reset = "none";
defparam \OUTall[51]~I .operation_mode = "output";
defparam \OUTall[51]~I .output_async_reset = "none";
defparam \OUTall[51]~I .output_power_up = "low";
defparam \OUTall[51]~I .output_register_mode = "none";
defparam \OUTall[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[52]~I (
	.datain(!\G4|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[52]));
// synopsys translate_off
defparam \OUTall[52]~I .input_async_reset = "none";
defparam \OUTall[52]~I .input_power_up = "low";
defparam \OUTall[52]~I .input_register_mode = "none";
defparam \OUTall[52]~I .input_sync_reset = "none";
defparam \OUTall[52]~I .oe_async_reset = "none";
defparam \OUTall[52]~I .oe_power_up = "low";
defparam \OUTall[52]~I .oe_register_mode = "none";
defparam \OUTall[52]~I .oe_sync_reset = "none";
defparam \OUTall[52]~I .operation_mode = "output";
defparam \OUTall[52]~I .output_async_reset = "none";
defparam \OUTall[52]~I .output_power_up = "low";
defparam \OUTall[52]~I .output_register_mode = "none";
defparam \OUTall[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[53]~I (
	.datain(!\G4|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[53]));
// synopsys translate_off
defparam \OUTall[53]~I .input_async_reset = "none";
defparam \OUTall[53]~I .input_power_up = "low";
defparam \OUTall[53]~I .input_register_mode = "none";
defparam \OUTall[53]~I .input_sync_reset = "none";
defparam \OUTall[53]~I .oe_async_reset = "none";
defparam \OUTall[53]~I .oe_power_up = "low";
defparam \OUTall[53]~I .oe_register_mode = "none";
defparam \OUTall[53]~I .oe_sync_reset = "none";
defparam \OUTall[53]~I .operation_mode = "output";
defparam \OUTall[53]~I .output_async_reset = "none";
defparam \OUTall[53]~I .output_power_up = "low";
defparam \OUTall[53]~I .output_register_mode = "none";
defparam \OUTall[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[54]~I (
	.datain(!\G4|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[54]));
// synopsys translate_off
defparam \OUTall[54]~I .input_async_reset = "none";
defparam \OUTall[54]~I .input_power_up = "low";
defparam \OUTall[54]~I .input_register_mode = "none";
defparam \OUTall[54]~I .input_sync_reset = "none";
defparam \OUTall[54]~I .oe_async_reset = "none";
defparam \OUTall[54]~I .oe_power_up = "low";
defparam \OUTall[54]~I .oe_register_mode = "none";
defparam \OUTall[54]~I .oe_sync_reset = "none";
defparam \OUTall[54]~I .operation_mode = "output";
defparam \OUTall[54]~I .output_async_reset = "none";
defparam \OUTall[54]~I .output_power_up = "low";
defparam \OUTall[54]~I .output_register_mode = "none";
defparam \OUTall[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[55]~I (
	.datain(!\G4|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[55]));
// synopsys translate_off
defparam \OUTall[55]~I .input_async_reset = "none";
defparam \OUTall[55]~I .input_power_up = "low";
defparam \OUTall[55]~I .input_register_mode = "none";
defparam \OUTall[55]~I .input_sync_reset = "none";
defparam \OUTall[55]~I .oe_async_reset = "none";
defparam \OUTall[55]~I .oe_power_up = "low";
defparam \OUTall[55]~I .oe_register_mode = "none";
defparam \OUTall[55]~I .oe_sync_reset = "none";
defparam \OUTall[55]~I .operation_mode = "output";
defparam \OUTall[55]~I .output_async_reset = "none";
defparam \OUTall[55]~I .output_power_up = "low";
defparam \OUTall[55]~I .output_register_mode = "none";
defparam \OUTall[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[56]~I (
	.datain(!\G4|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[56]));
// synopsys translate_off
defparam \OUTall[56]~I .input_async_reset = "none";
defparam \OUTall[56]~I .input_power_up = "low";
defparam \OUTall[56]~I .input_register_mode = "none";
defparam \OUTall[56]~I .input_sync_reset = "none";
defparam \OUTall[56]~I .oe_async_reset = "none";
defparam \OUTall[56]~I .oe_power_up = "low";
defparam \OUTall[56]~I .oe_register_mode = "none";
defparam \OUTall[56]~I .oe_sync_reset = "none";
defparam \OUTall[56]~I .operation_mode = "output";
defparam \OUTall[56]~I .output_async_reset = "none";
defparam \OUTall[56]~I .output_power_up = "low";
defparam \OUTall[56]~I .output_register_mode = "none";
defparam \OUTall[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[57]~I (
	.datain(!\G4|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[57]));
// synopsys translate_off
defparam \OUTall[57]~I .input_async_reset = "none";
defparam \OUTall[57]~I .input_power_up = "low";
defparam \OUTall[57]~I .input_register_mode = "none";
defparam \OUTall[57]~I .input_sync_reset = "none";
defparam \OUTall[57]~I .oe_async_reset = "none";
defparam \OUTall[57]~I .oe_power_up = "low";
defparam \OUTall[57]~I .oe_register_mode = "none";
defparam \OUTall[57]~I .oe_sync_reset = "none";
defparam \OUTall[57]~I .operation_mode = "output";
defparam \OUTall[57]~I .output_async_reset = "none";
defparam \OUTall[57]~I .output_power_up = "low";
defparam \OUTall[57]~I .output_register_mode = "none";
defparam \OUTall[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[58]~I (
	.datain(!\G4|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[58]));
// synopsys translate_off
defparam \OUTall[58]~I .input_async_reset = "none";
defparam \OUTall[58]~I .input_power_up = "low";
defparam \OUTall[58]~I .input_register_mode = "none";
defparam \OUTall[58]~I .input_sync_reset = "none";
defparam \OUTall[58]~I .oe_async_reset = "none";
defparam \OUTall[58]~I .oe_power_up = "low";
defparam \OUTall[58]~I .oe_register_mode = "none";
defparam \OUTall[58]~I .oe_sync_reset = "none";
defparam \OUTall[58]~I .operation_mode = "output";
defparam \OUTall[58]~I .output_async_reset = "none";
defparam \OUTall[58]~I .output_power_up = "low";
defparam \OUTall[58]~I .output_register_mode = "none";
defparam \OUTall[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[59]~I (
	.datain(!\G4|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[59]));
// synopsys translate_off
defparam \OUTall[59]~I .input_async_reset = "none";
defparam \OUTall[59]~I .input_power_up = "low";
defparam \OUTall[59]~I .input_register_mode = "none";
defparam \OUTall[59]~I .input_sync_reset = "none";
defparam \OUTall[59]~I .oe_async_reset = "none";
defparam \OUTall[59]~I .oe_power_up = "low";
defparam \OUTall[59]~I .oe_register_mode = "none";
defparam \OUTall[59]~I .oe_sync_reset = "none";
defparam \OUTall[59]~I .operation_mode = "output";
defparam \OUTall[59]~I .output_async_reset = "none";
defparam \OUTall[59]~I .output_power_up = "low";
defparam \OUTall[59]~I .output_register_mode = "none";
defparam \OUTall[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[60]~I (
	.datain(!\G4|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[60]));
// synopsys translate_off
defparam \OUTall[60]~I .input_async_reset = "none";
defparam \OUTall[60]~I .input_power_up = "low";
defparam \OUTall[60]~I .input_register_mode = "none";
defparam \OUTall[60]~I .input_sync_reset = "none";
defparam \OUTall[60]~I .oe_async_reset = "none";
defparam \OUTall[60]~I .oe_power_up = "low";
defparam \OUTall[60]~I .oe_register_mode = "none";
defparam \OUTall[60]~I .oe_sync_reset = "none";
defparam \OUTall[60]~I .operation_mode = "output";
defparam \OUTall[60]~I .output_async_reset = "none";
defparam \OUTall[60]~I .output_power_up = "low";
defparam \OUTall[60]~I .output_register_mode = "none";
defparam \OUTall[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[61]~I (
	.datain(!\G4|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[61]));
// synopsys translate_off
defparam \OUTall[61]~I .input_async_reset = "none";
defparam \OUTall[61]~I .input_power_up = "low";
defparam \OUTall[61]~I .input_register_mode = "none";
defparam \OUTall[61]~I .input_sync_reset = "none";
defparam \OUTall[61]~I .oe_async_reset = "none";
defparam \OUTall[61]~I .oe_power_up = "low";
defparam \OUTall[61]~I .oe_register_mode = "none";
defparam \OUTall[61]~I .oe_sync_reset = "none";
defparam \OUTall[61]~I .operation_mode = "output";
defparam \OUTall[61]~I .output_async_reset = "none";
defparam \OUTall[61]~I .output_power_up = "low";
defparam \OUTall[61]~I .output_register_mode = "none";
defparam \OUTall[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[62]~I (
	.datain(!\G4|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[62]));
// synopsys translate_off
defparam \OUTall[62]~I .input_async_reset = "none";
defparam \OUTall[62]~I .input_power_up = "low";
defparam \OUTall[62]~I .input_register_mode = "none";
defparam \OUTall[62]~I .input_sync_reset = "none";
defparam \OUTall[62]~I .oe_async_reset = "none";
defparam \OUTall[62]~I .oe_power_up = "low";
defparam \OUTall[62]~I .oe_register_mode = "none";
defparam \OUTall[62]~I .oe_sync_reset = "none";
defparam \OUTall[62]~I .operation_mode = "output";
defparam \OUTall[62]~I .output_async_reset = "none";
defparam \OUTall[62]~I .output_power_up = "low";
defparam \OUTall[62]~I .output_register_mode = "none";
defparam \OUTall[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[63]~I (
	.datain(!\G4|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[63]));
// synopsys translate_off
defparam \OUTall[63]~I .input_async_reset = "none";
defparam \OUTall[63]~I .input_power_up = "low";
defparam \OUTall[63]~I .input_register_mode = "none";
defparam \OUTall[63]~I .input_sync_reset = "none";
defparam \OUTall[63]~I .oe_async_reset = "none";
defparam \OUTall[63]~I .oe_power_up = "low";
defparam \OUTall[63]~I .oe_register_mode = "none";
defparam \OUTall[63]~I .oe_sync_reset = "none";
defparam \OUTall[63]~I .operation_mode = "output";
defparam \OUTall[63]~I .output_async_reset = "none";
defparam \OUTall[63]~I .output_power_up = "low";
defparam \OUTall[63]~I .output_register_mode = "none";
defparam \OUTall[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[64]~I (
	.datain(!\G5|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[64]));
// synopsys translate_off
defparam \OUTall[64]~I .input_async_reset = "none";
defparam \OUTall[64]~I .input_power_up = "low";
defparam \OUTall[64]~I .input_register_mode = "none";
defparam \OUTall[64]~I .input_sync_reset = "none";
defparam \OUTall[64]~I .oe_async_reset = "none";
defparam \OUTall[64]~I .oe_power_up = "low";
defparam \OUTall[64]~I .oe_register_mode = "none";
defparam \OUTall[64]~I .oe_sync_reset = "none";
defparam \OUTall[64]~I .operation_mode = "output";
defparam \OUTall[64]~I .output_async_reset = "none";
defparam \OUTall[64]~I .output_power_up = "low";
defparam \OUTall[64]~I .output_register_mode = "none";
defparam \OUTall[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[65]~I (
	.datain(!\G5|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[65]));
// synopsys translate_off
defparam \OUTall[65]~I .input_async_reset = "none";
defparam \OUTall[65]~I .input_power_up = "low";
defparam \OUTall[65]~I .input_register_mode = "none";
defparam \OUTall[65]~I .input_sync_reset = "none";
defparam \OUTall[65]~I .oe_async_reset = "none";
defparam \OUTall[65]~I .oe_power_up = "low";
defparam \OUTall[65]~I .oe_register_mode = "none";
defparam \OUTall[65]~I .oe_sync_reset = "none";
defparam \OUTall[65]~I .operation_mode = "output";
defparam \OUTall[65]~I .output_async_reset = "none";
defparam \OUTall[65]~I .output_power_up = "low";
defparam \OUTall[65]~I .output_register_mode = "none";
defparam \OUTall[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[66]~I (
	.datain(!\G5|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[66]));
// synopsys translate_off
defparam \OUTall[66]~I .input_async_reset = "none";
defparam \OUTall[66]~I .input_power_up = "low";
defparam \OUTall[66]~I .input_register_mode = "none";
defparam \OUTall[66]~I .input_sync_reset = "none";
defparam \OUTall[66]~I .oe_async_reset = "none";
defparam \OUTall[66]~I .oe_power_up = "low";
defparam \OUTall[66]~I .oe_register_mode = "none";
defparam \OUTall[66]~I .oe_sync_reset = "none";
defparam \OUTall[66]~I .operation_mode = "output";
defparam \OUTall[66]~I .output_async_reset = "none";
defparam \OUTall[66]~I .output_power_up = "low";
defparam \OUTall[66]~I .output_register_mode = "none";
defparam \OUTall[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[67]~I (
	.datain(!\G5|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[67]));
// synopsys translate_off
defparam \OUTall[67]~I .input_async_reset = "none";
defparam \OUTall[67]~I .input_power_up = "low";
defparam \OUTall[67]~I .input_register_mode = "none";
defparam \OUTall[67]~I .input_sync_reset = "none";
defparam \OUTall[67]~I .oe_async_reset = "none";
defparam \OUTall[67]~I .oe_power_up = "low";
defparam \OUTall[67]~I .oe_register_mode = "none";
defparam \OUTall[67]~I .oe_sync_reset = "none";
defparam \OUTall[67]~I .operation_mode = "output";
defparam \OUTall[67]~I .output_async_reset = "none";
defparam \OUTall[67]~I .output_power_up = "low";
defparam \OUTall[67]~I .output_register_mode = "none";
defparam \OUTall[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[68]~I (
	.datain(!\G5|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[68]));
// synopsys translate_off
defparam \OUTall[68]~I .input_async_reset = "none";
defparam \OUTall[68]~I .input_power_up = "low";
defparam \OUTall[68]~I .input_register_mode = "none";
defparam \OUTall[68]~I .input_sync_reset = "none";
defparam \OUTall[68]~I .oe_async_reset = "none";
defparam \OUTall[68]~I .oe_power_up = "low";
defparam \OUTall[68]~I .oe_register_mode = "none";
defparam \OUTall[68]~I .oe_sync_reset = "none";
defparam \OUTall[68]~I .operation_mode = "output";
defparam \OUTall[68]~I .output_async_reset = "none";
defparam \OUTall[68]~I .output_power_up = "low";
defparam \OUTall[68]~I .output_register_mode = "none";
defparam \OUTall[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[69]~I (
	.datain(!\G5|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[69]));
// synopsys translate_off
defparam \OUTall[69]~I .input_async_reset = "none";
defparam \OUTall[69]~I .input_power_up = "low";
defparam \OUTall[69]~I .input_register_mode = "none";
defparam \OUTall[69]~I .input_sync_reset = "none";
defparam \OUTall[69]~I .oe_async_reset = "none";
defparam \OUTall[69]~I .oe_power_up = "low";
defparam \OUTall[69]~I .oe_register_mode = "none";
defparam \OUTall[69]~I .oe_sync_reset = "none";
defparam \OUTall[69]~I .operation_mode = "output";
defparam \OUTall[69]~I .output_async_reset = "none";
defparam \OUTall[69]~I .output_power_up = "low";
defparam \OUTall[69]~I .output_register_mode = "none";
defparam \OUTall[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[70]~I (
	.datain(!\G5|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[70]));
// synopsys translate_off
defparam \OUTall[70]~I .input_async_reset = "none";
defparam \OUTall[70]~I .input_power_up = "low";
defparam \OUTall[70]~I .input_register_mode = "none";
defparam \OUTall[70]~I .input_sync_reset = "none";
defparam \OUTall[70]~I .oe_async_reset = "none";
defparam \OUTall[70]~I .oe_power_up = "low";
defparam \OUTall[70]~I .oe_register_mode = "none";
defparam \OUTall[70]~I .oe_sync_reset = "none";
defparam \OUTall[70]~I .operation_mode = "output";
defparam \OUTall[70]~I .output_async_reset = "none";
defparam \OUTall[70]~I .output_power_up = "low";
defparam \OUTall[70]~I .output_register_mode = "none";
defparam \OUTall[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[71]~I (
	.datain(!\G5|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[71]));
// synopsys translate_off
defparam \OUTall[71]~I .input_async_reset = "none";
defparam \OUTall[71]~I .input_power_up = "low";
defparam \OUTall[71]~I .input_register_mode = "none";
defparam \OUTall[71]~I .input_sync_reset = "none";
defparam \OUTall[71]~I .oe_async_reset = "none";
defparam \OUTall[71]~I .oe_power_up = "low";
defparam \OUTall[71]~I .oe_register_mode = "none";
defparam \OUTall[71]~I .oe_sync_reset = "none";
defparam \OUTall[71]~I .operation_mode = "output";
defparam \OUTall[71]~I .output_async_reset = "none";
defparam \OUTall[71]~I .output_power_up = "low";
defparam \OUTall[71]~I .output_register_mode = "none";
defparam \OUTall[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[72]~I (
	.datain(!\G5|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[72]));
// synopsys translate_off
defparam \OUTall[72]~I .input_async_reset = "none";
defparam \OUTall[72]~I .input_power_up = "low";
defparam \OUTall[72]~I .input_register_mode = "none";
defparam \OUTall[72]~I .input_sync_reset = "none";
defparam \OUTall[72]~I .oe_async_reset = "none";
defparam \OUTall[72]~I .oe_power_up = "low";
defparam \OUTall[72]~I .oe_register_mode = "none";
defparam \OUTall[72]~I .oe_sync_reset = "none";
defparam \OUTall[72]~I .operation_mode = "output";
defparam \OUTall[72]~I .output_async_reset = "none";
defparam \OUTall[72]~I .output_power_up = "low";
defparam \OUTall[72]~I .output_register_mode = "none";
defparam \OUTall[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[73]~I (
	.datain(!\G5|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[73]));
// synopsys translate_off
defparam \OUTall[73]~I .input_async_reset = "none";
defparam \OUTall[73]~I .input_power_up = "low";
defparam \OUTall[73]~I .input_register_mode = "none";
defparam \OUTall[73]~I .input_sync_reset = "none";
defparam \OUTall[73]~I .oe_async_reset = "none";
defparam \OUTall[73]~I .oe_power_up = "low";
defparam \OUTall[73]~I .oe_register_mode = "none";
defparam \OUTall[73]~I .oe_sync_reset = "none";
defparam \OUTall[73]~I .operation_mode = "output";
defparam \OUTall[73]~I .output_async_reset = "none";
defparam \OUTall[73]~I .output_power_up = "low";
defparam \OUTall[73]~I .output_register_mode = "none";
defparam \OUTall[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[74]~I (
	.datain(!\G5|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[74]));
// synopsys translate_off
defparam \OUTall[74]~I .input_async_reset = "none";
defparam \OUTall[74]~I .input_power_up = "low";
defparam \OUTall[74]~I .input_register_mode = "none";
defparam \OUTall[74]~I .input_sync_reset = "none";
defparam \OUTall[74]~I .oe_async_reset = "none";
defparam \OUTall[74]~I .oe_power_up = "low";
defparam \OUTall[74]~I .oe_register_mode = "none";
defparam \OUTall[74]~I .oe_sync_reset = "none";
defparam \OUTall[74]~I .operation_mode = "output";
defparam \OUTall[74]~I .output_async_reset = "none";
defparam \OUTall[74]~I .output_power_up = "low";
defparam \OUTall[74]~I .output_register_mode = "none";
defparam \OUTall[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[75]~I (
	.datain(!\G5|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[75]));
// synopsys translate_off
defparam \OUTall[75]~I .input_async_reset = "none";
defparam \OUTall[75]~I .input_power_up = "low";
defparam \OUTall[75]~I .input_register_mode = "none";
defparam \OUTall[75]~I .input_sync_reset = "none";
defparam \OUTall[75]~I .oe_async_reset = "none";
defparam \OUTall[75]~I .oe_power_up = "low";
defparam \OUTall[75]~I .oe_register_mode = "none";
defparam \OUTall[75]~I .oe_sync_reset = "none";
defparam \OUTall[75]~I .operation_mode = "output";
defparam \OUTall[75]~I .output_async_reset = "none";
defparam \OUTall[75]~I .output_power_up = "low";
defparam \OUTall[75]~I .output_register_mode = "none";
defparam \OUTall[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[76]~I (
	.datain(!\G5|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[76]));
// synopsys translate_off
defparam \OUTall[76]~I .input_async_reset = "none";
defparam \OUTall[76]~I .input_power_up = "low";
defparam \OUTall[76]~I .input_register_mode = "none";
defparam \OUTall[76]~I .input_sync_reset = "none";
defparam \OUTall[76]~I .oe_async_reset = "none";
defparam \OUTall[76]~I .oe_power_up = "low";
defparam \OUTall[76]~I .oe_register_mode = "none";
defparam \OUTall[76]~I .oe_sync_reset = "none";
defparam \OUTall[76]~I .operation_mode = "output";
defparam \OUTall[76]~I .output_async_reset = "none";
defparam \OUTall[76]~I .output_power_up = "low";
defparam \OUTall[76]~I .output_register_mode = "none";
defparam \OUTall[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[77]~I (
	.datain(!\G5|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[77]));
// synopsys translate_off
defparam \OUTall[77]~I .input_async_reset = "none";
defparam \OUTall[77]~I .input_power_up = "low";
defparam \OUTall[77]~I .input_register_mode = "none";
defparam \OUTall[77]~I .input_sync_reset = "none";
defparam \OUTall[77]~I .oe_async_reset = "none";
defparam \OUTall[77]~I .oe_power_up = "low";
defparam \OUTall[77]~I .oe_register_mode = "none";
defparam \OUTall[77]~I .oe_sync_reset = "none";
defparam \OUTall[77]~I .operation_mode = "output";
defparam \OUTall[77]~I .output_async_reset = "none";
defparam \OUTall[77]~I .output_power_up = "low";
defparam \OUTall[77]~I .output_register_mode = "none";
defparam \OUTall[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[78]~I (
	.datain(!\G5|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[78]));
// synopsys translate_off
defparam \OUTall[78]~I .input_async_reset = "none";
defparam \OUTall[78]~I .input_power_up = "low";
defparam \OUTall[78]~I .input_register_mode = "none";
defparam \OUTall[78]~I .input_sync_reset = "none";
defparam \OUTall[78]~I .oe_async_reset = "none";
defparam \OUTall[78]~I .oe_power_up = "low";
defparam \OUTall[78]~I .oe_register_mode = "none";
defparam \OUTall[78]~I .oe_sync_reset = "none";
defparam \OUTall[78]~I .operation_mode = "output";
defparam \OUTall[78]~I .output_async_reset = "none";
defparam \OUTall[78]~I .output_power_up = "low";
defparam \OUTall[78]~I .output_register_mode = "none";
defparam \OUTall[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[79]~I (
	.datain(!\G5|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[79]));
// synopsys translate_off
defparam \OUTall[79]~I .input_async_reset = "none";
defparam \OUTall[79]~I .input_power_up = "low";
defparam \OUTall[79]~I .input_register_mode = "none";
defparam \OUTall[79]~I .input_sync_reset = "none";
defparam \OUTall[79]~I .oe_async_reset = "none";
defparam \OUTall[79]~I .oe_power_up = "low";
defparam \OUTall[79]~I .oe_register_mode = "none";
defparam \OUTall[79]~I .oe_sync_reset = "none";
defparam \OUTall[79]~I .operation_mode = "output";
defparam \OUTall[79]~I .output_async_reset = "none";
defparam \OUTall[79]~I .output_power_up = "low";
defparam \OUTall[79]~I .output_register_mode = "none";
defparam \OUTall[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[80]~I (
	.datain(!\G6|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[80]));
// synopsys translate_off
defparam \OUTall[80]~I .input_async_reset = "none";
defparam \OUTall[80]~I .input_power_up = "low";
defparam \OUTall[80]~I .input_register_mode = "none";
defparam \OUTall[80]~I .input_sync_reset = "none";
defparam \OUTall[80]~I .oe_async_reset = "none";
defparam \OUTall[80]~I .oe_power_up = "low";
defparam \OUTall[80]~I .oe_register_mode = "none";
defparam \OUTall[80]~I .oe_sync_reset = "none";
defparam \OUTall[80]~I .operation_mode = "output";
defparam \OUTall[80]~I .output_async_reset = "none";
defparam \OUTall[80]~I .output_power_up = "low";
defparam \OUTall[80]~I .output_register_mode = "none";
defparam \OUTall[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[81]~I (
	.datain(!\G6|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[81]));
// synopsys translate_off
defparam \OUTall[81]~I .input_async_reset = "none";
defparam \OUTall[81]~I .input_power_up = "low";
defparam \OUTall[81]~I .input_register_mode = "none";
defparam \OUTall[81]~I .input_sync_reset = "none";
defparam \OUTall[81]~I .oe_async_reset = "none";
defparam \OUTall[81]~I .oe_power_up = "low";
defparam \OUTall[81]~I .oe_register_mode = "none";
defparam \OUTall[81]~I .oe_sync_reset = "none";
defparam \OUTall[81]~I .operation_mode = "output";
defparam \OUTall[81]~I .output_async_reset = "none";
defparam \OUTall[81]~I .output_power_up = "low";
defparam \OUTall[81]~I .output_register_mode = "none";
defparam \OUTall[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[82]~I (
	.datain(!\G6|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[82]));
// synopsys translate_off
defparam \OUTall[82]~I .input_async_reset = "none";
defparam \OUTall[82]~I .input_power_up = "low";
defparam \OUTall[82]~I .input_register_mode = "none";
defparam \OUTall[82]~I .input_sync_reset = "none";
defparam \OUTall[82]~I .oe_async_reset = "none";
defparam \OUTall[82]~I .oe_power_up = "low";
defparam \OUTall[82]~I .oe_register_mode = "none";
defparam \OUTall[82]~I .oe_sync_reset = "none";
defparam \OUTall[82]~I .operation_mode = "output";
defparam \OUTall[82]~I .output_async_reset = "none";
defparam \OUTall[82]~I .output_power_up = "low";
defparam \OUTall[82]~I .output_register_mode = "none";
defparam \OUTall[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[83]~I (
	.datain(!\G6|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[83]));
// synopsys translate_off
defparam \OUTall[83]~I .input_async_reset = "none";
defparam \OUTall[83]~I .input_power_up = "low";
defparam \OUTall[83]~I .input_register_mode = "none";
defparam \OUTall[83]~I .input_sync_reset = "none";
defparam \OUTall[83]~I .oe_async_reset = "none";
defparam \OUTall[83]~I .oe_power_up = "low";
defparam \OUTall[83]~I .oe_register_mode = "none";
defparam \OUTall[83]~I .oe_sync_reset = "none";
defparam \OUTall[83]~I .operation_mode = "output";
defparam \OUTall[83]~I .output_async_reset = "none";
defparam \OUTall[83]~I .output_power_up = "low";
defparam \OUTall[83]~I .output_register_mode = "none";
defparam \OUTall[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[84]~I (
	.datain(!\G6|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[84]));
// synopsys translate_off
defparam \OUTall[84]~I .input_async_reset = "none";
defparam \OUTall[84]~I .input_power_up = "low";
defparam \OUTall[84]~I .input_register_mode = "none";
defparam \OUTall[84]~I .input_sync_reset = "none";
defparam \OUTall[84]~I .oe_async_reset = "none";
defparam \OUTall[84]~I .oe_power_up = "low";
defparam \OUTall[84]~I .oe_register_mode = "none";
defparam \OUTall[84]~I .oe_sync_reset = "none";
defparam \OUTall[84]~I .operation_mode = "output";
defparam \OUTall[84]~I .output_async_reset = "none";
defparam \OUTall[84]~I .output_power_up = "low";
defparam \OUTall[84]~I .output_register_mode = "none";
defparam \OUTall[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[85]~I (
	.datain(!\G6|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[85]));
// synopsys translate_off
defparam \OUTall[85]~I .input_async_reset = "none";
defparam \OUTall[85]~I .input_power_up = "low";
defparam \OUTall[85]~I .input_register_mode = "none";
defparam \OUTall[85]~I .input_sync_reset = "none";
defparam \OUTall[85]~I .oe_async_reset = "none";
defparam \OUTall[85]~I .oe_power_up = "low";
defparam \OUTall[85]~I .oe_register_mode = "none";
defparam \OUTall[85]~I .oe_sync_reset = "none";
defparam \OUTall[85]~I .operation_mode = "output";
defparam \OUTall[85]~I .output_async_reset = "none";
defparam \OUTall[85]~I .output_power_up = "low";
defparam \OUTall[85]~I .output_register_mode = "none";
defparam \OUTall[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[86]~I (
	.datain(!\G6|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[86]));
// synopsys translate_off
defparam \OUTall[86]~I .input_async_reset = "none";
defparam \OUTall[86]~I .input_power_up = "low";
defparam \OUTall[86]~I .input_register_mode = "none";
defparam \OUTall[86]~I .input_sync_reset = "none";
defparam \OUTall[86]~I .oe_async_reset = "none";
defparam \OUTall[86]~I .oe_power_up = "low";
defparam \OUTall[86]~I .oe_register_mode = "none";
defparam \OUTall[86]~I .oe_sync_reset = "none";
defparam \OUTall[86]~I .operation_mode = "output";
defparam \OUTall[86]~I .output_async_reset = "none";
defparam \OUTall[86]~I .output_power_up = "low";
defparam \OUTall[86]~I .output_register_mode = "none";
defparam \OUTall[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[87]~I (
	.datain(!\G6|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[87]));
// synopsys translate_off
defparam \OUTall[87]~I .input_async_reset = "none";
defparam \OUTall[87]~I .input_power_up = "low";
defparam \OUTall[87]~I .input_register_mode = "none";
defparam \OUTall[87]~I .input_sync_reset = "none";
defparam \OUTall[87]~I .oe_async_reset = "none";
defparam \OUTall[87]~I .oe_power_up = "low";
defparam \OUTall[87]~I .oe_register_mode = "none";
defparam \OUTall[87]~I .oe_sync_reset = "none";
defparam \OUTall[87]~I .operation_mode = "output";
defparam \OUTall[87]~I .output_async_reset = "none";
defparam \OUTall[87]~I .output_power_up = "low";
defparam \OUTall[87]~I .output_register_mode = "none";
defparam \OUTall[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[88]~I (
	.datain(!\G6|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[88]));
// synopsys translate_off
defparam \OUTall[88]~I .input_async_reset = "none";
defparam \OUTall[88]~I .input_power_up = "low";
defparam \OUTall[88]~I .input_register_mode = "none";
defparam \OUTall[88]~I .input_sync_reset = "none";
defparam \OUTall[88]~I .oe_async_reset = "none";
defparam \OUTall[88]~I .oe_power_up = "low";
defparam \OUTall[88]~I .oe_register_mode = "none";
defparam \OUTall[88]~I .oe_sync_reset = "none";
defparam \OUTall[88]~I .operation_mode = "output";
defparam \OUTall[88]~I .output_async_reset = "none";
defparam \OUTall[88]~I .output_power_up = "low";
defparam \OUTall[88]~I .output_register_mode = "none";
defparam \OUTall[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[89]~I (
	.datain(!\G6|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[89]));
// synopsys translate_off
defparam \OUTall[89]~I .input_async_reset = "none";
defparam \OUTall[89]~I .input_power_up = "low";
defparam \OUTall[89]~I .input_register_mode = "none";
defparam \OUTall[89]~I .input_sync_reset = "none";
defparam \OUTall[89]~I .oe_async_reset = "none";
defparam \OUTall[89]~I .oe_power_up = "low";
defparam \OUTall[89]~I .oe_register_mode = "none";
defparam \OUTall[89]~I .oe_sync_reset = "none";
defparam \OUTall[89]~I .operation_mode = "output";
defparam \OUTall[89]~I .output_async_reset = "none";
defparam \OUTall[89]~I .output_power_up = "low";
defparam \OUTall[89]~I .output_register_mode = "none";
defparam \OUTall[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[90]~I (
	.datain(!\G6|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[90]));
// synopsys translate_off
defparam \OUTall[90]~I .input_async_reset = "none";
defparam \OUTall[90]~I .input_power_up = "low";
defparam \OUTall[90]~I .input_register_mode = "none";
defparam \OUTall[90]~I .input_sync_reset = "none";
defparam \OUTall[90]~I .oe_async_reset = "none";
defparam \OUTall[90]~I .oe_power_up = "low";
defparam \OUTall[90]~I .oe_register_mode = "none";
defparam \OUTall[90]~I .oe_sync_reset = "none";
defparam \OUTall[90]~I .operation_mode = "output";
defparam \OUTall[90]~I .output_async_reset = "none";
defparam \OUTall[90]~I .output_power_up = "low";
defparam \OUTall[90]~I .output_register_mode = "none";
defparam \OUTall[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[91]~I (
	.datain(!\G6|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[91]));
// synopsys translate_off
defparam \OUTall[91]~I .input_async_reset = "none";
defparam \OUTall[91]~I .input_power_up = "low";
defparam \OUTall[91]~I .input_register_mode = "none";
defparam \OUTall[91]~I .input_sync_reset = "none";
defparam \OUTall[91]~I .oe_async_reset = "none";
defparam \OUTall[91]~I .oe_power_up = "low";
defparam \OUTall[91]~I .oe_register_mode = "none";
defparam \OUTall[91]~I .oe_sync_reset = "none";
defparam \OUTall[91]~I .operation_mode = "output";
defparam \OUTall[91]~I .output_async_reset = "none";
defparam \OUTall[91]~I .output_power_up = "low";
defparam \OUTall[91]~I .output_register_mode = "none";
defparam \OUTall[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[92]~I (
	.datain(!\G6|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[92]));
// synopsys translate_off
defparam \OUTall[92]~I .input_async_reset = "none";
defparam \OUTall[92]~I .input_power_up = "low";
defparam \OUTall[92]~I .input_register_mode = "none";
defparam \OUTall[92]~I .input_sync_reset = "none";
defparam \OUTall[92]~I .oe_async_reset = "none";
defparam \OUTall[92]~I .oe_power_up = "low";
defparam \OUTall[92]~I .oe_register_mode = "none";
defparam \OUTall[92]~I .oe_sync_reset = "none";
defparam \OUTall[92]~I .operation_mode = "output";
defparam \OUTall[92]~I .output_async_reset = "none";
defparam \OUTall[92]~I .output_power_up = "low";
defparam \OUTall[92]~I .output_register_mode = "none";
defparam \OUTall[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[93]~I (
	.datain(!\G6|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[93]));
// synopsys translate_off
defparam \OUTall[93]~I .input_async_reset = "none";
defparam \OUTall[93]~I .input_power_up = "low";
defparam \OUTall[93]~I .input_register_mode = "none";
defparam \OUTall[93]~I .input_sync_reset = "none";
defparam \OUTall[93]~I .oe_async_reset = "none";
defparam \OUTall[93]~I .oe_power_up = "low";
defparam \OUTall[93]~I .oe_register_mode = "none";
defparam \OUTall[93]~I .oe_sync_reset = "none";
defparam \OUTall[93]~I .operation_mode = "output";
defparam \OUTall[93]~I .output_async_reset = "none";
defparam \OUTall[93]~I .output_power_up = "low";
defparam \OUTall[93]~I .output_register_mode = "none";
defparam \OUTall[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[94]~I (
	.datain(!\G6|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[94]));
// synopsys translate_off
defparam \OUTall[94]~I .input_async_reset = "none";
defparam \OUTall[94]~I .input_power_up = "low";
defparam \OUTall[94]~I .input_register_mode = "none";
defparam \OUTall[94]~I .input_sync_reset = "none";
defparam \OUTall[94]~I .oe_async_reset = "none";
defparam \OUTall[94]~I .oe_power_up = "low";
defparam \OUTall[94]~I .oe_register_mode = "none";
defparam \OUTall[94]~I .oe_sync_reset = "none";
defparam \OUTall[94]~I .operation_mode = "output";
defparam \OUTall[94]~I .output_async_reset = "none";
defparam \OUTall[94]~I .output_power_up = "low";
defparam \OUTall[94]~I .output_register_mode = "none";
defparam \OUTall[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[95]~I (
	.datain(!\G6|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[95]));
// synopsys translate_off
defparam \OUTall[95]~I .input_async_reset = "none";
defparam \OUTall[95]~I .input_power_up = "low";
defparam \OUTall[95]~I .input_register_mode = "none";
defparam \OUTall[95]~I .input_sync_reset = "none";
defparam \OUTall[95]~I .oe_async_reset = "none";
defparam \OUTall[95]~I .oe_power_up = "low";
defparam \OUTall[95]~I .oe_register_mode = "none";
defparam \OUTall[95]~I .oe_sync_reset = "none";
defparam \OUTall[95]~I .operation_mode = "output";
defparam \OUTall[95]~I .output_async_reset = "none";
defparam \OUTall[95]~I .output_power_up = "low";
defparam \OUTall[95]~I .output_register_mode = "none";
defparam \OUTall[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[96]~I (
	.datain(!\G7|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[96]));
// synopsys translate_off
defparam \OUTall[96]~I .input_async_reset = "none";
defparam \OUTall[96]~I .input_power_up = "low";
defparam \OUTall[96]~I .input_register_mode = "none";
defparam \OUTall[96]~I .input_sync_reset = "none";
defparam \OUTall[96]~I .oe_async_reset = "none";
defparam \OUTall[96]~I .oe_power_up = "low";
defparam \OUTall[96]~I .oe_register_mode = "none";
defparam \OUTall[96]~I .oe_sync_reset = "none";
defparam \OUTall[96]~I .operation_mode = "output";
defparam \OUTall[96]~I .output_async_reset = "none";
defparam \OUTall[96]~I .output_power_up = "low";
defparam \OUTall[96]~I .output_register_mode = "none";
defparam \OUTall[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[97]~I (
	.datain(!\G7|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[97]));
// synopsys translate_off
defparam \OUTall[97]~I .input_async_reset = "none";
defparam \OUTall[97]~I .input_power_up = "low";
defparam \OUTall[97]~I .input_register_mode = "none";
defparam \OUTall[97]~I .input_sync_reset = "none";
defparam \OUTall[97]~I .oe_async_reset = "none";
defparam \OUTall[97]~I .oe_power_up = "low";
defparam \OUTall[97]~I .oe_register_mode = "none";
defparam \OUTall[97]~I .oe_sync_reset = "none";
defparam \OUTall[97]~I .operation_mode = "output";
defparam \OUTall[97]~I .output_async_reset = "none";
defparam \OUTall[97]~I .output_power_up = "low";
defparam \OUTall[97]~I .output_register_mode = "none";
defparam \OUTall[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[98]~I (
	.datain(!\G7|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[98]));
// synopsys translate_off
defparam \OUTall[98]~I .input_async_reset = "none";
defparam \OUTall[98]~I .input_power_up = "low";
defparam \OUTall[98]~I .input_register_mode = "none";
defparam \OUTall[98]~I .input_sync_reset = "none";
defparam \OUTall[98]~I .oe_async_reset = "none";
defparam \OUTall[98]~I .oe_power_up = "low";
defparam \OUTall[98]~I .oe_register_mode = "none";
defparam \OUTall[98]~I .oe_sync_reset = "none";
defparam \OUTall[98]~I .operation_mode = "output";
defparam \OUTall[98]~I .output_async_reset = "none";
defparam \OUTall[98]~I .output_power_up = "low";
defparam \OUTall[98]~I .output_register_mode = "none";
defparam \OUTall[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[99]~I (
	.datain(!\G7|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[99]));
// synopsys translate_off
defparam \OUTall[99]~I .input_async_reset = "none";
defparam \OUTall[99]~I .input_power_up = "low";
defparam \OUTall[99]~I .input_register_mode = "none";
defparam \OUTall[99]~I .input_sync_reset = "none";
defparam \OUTall[99]~I .oe_async_reset = "none";
defparam \OUTall[99]~I .oe_power_up = "low";
defparam \OUTall[99]~I .oe_register_mode = "none";
defparam \OUTall[99]~I .oe_sync_reset = "none";
defparam \OUTall[99]~I .operation_mode = "output";
defparam \OUTall[99]~I .output_async_reset = "none";
defparam \OUTall[99]~I .output_power_up = "low";
defparam \OUTall[99]~I .output_register_mode = "none";
defparam \OUTall[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[100]~I (
	.datain(!\G7|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[100]));
// synopsys translate_off
defparam \OUTall[100]~I .input_async_reset = "none";
defparam \OUTall[100]~I .input_power_up = "low";
defparam \OUTall[100]~I .input_register_mode = "none";
defparam \OUTall[100]~I .input_sync_reset = "none";
defparam \OUTall[100]~I .oe_async_reset = "none";
defparam \OUTall[100]~I .oe_power_up = "low";
defparam \OUTall[100]~I .oe_register_mode = "none";
defparam \OUTall[100]~I .oe_sync_reset = "none";
defparam \OUTall[100]~I .operation_mode = "output";
defparam \OUTall[100]~I .output_async_reset = "none";
defparam \OUTall[100]~I .output_power_up = "low";
defparam \OUTall[100]~I .output_register_mode = "none";
defparam \OUTall[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[101]~I (
	.datain(!\G7|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[101]));
// synopsys translate_off
defparam \OUTall[101]~I .input_async_reset = "none";
defparam \OUTall[101]~I .input_power_up = "low";
defparam \OUTall[101]~I .input_register_mode = "none";
defparam \OUTall[101]~I .input_sync_reset = "none";
defparam \OUTall[101]~I .oe_async_reset = "none";
defparam \OUTall[101]~I .oe_power_up = "low";
defparam \OUTall[101]~I .oe_register_mode = "none";
defparam \OUTall[101]~I .oe_sync_reset = "none";
defparam \OUTall[101]~I .operation_mode = "output";
defparam \OUTall[101]~I .output_async_reset = "none";
defparam \OUTall[101]~I .output_power_up = "low";
defparam \OUTall[101]~I .output_register_mode = "none";
defparam \OUTall[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[102]~I (
	.datain(!\G7|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[102]));
// synopsys translate_off
defparam \OUTall[102]~I .input_async_reset = "none";
defparam \OUTall[102]~I .input_power_up = "low";
defparam \OUTall[102]~I .input_register_mode = "none";
defparam \OUTall[102]~I .input_sync_reset = "none";
defparam \OUTall[102]~I .oe_async_reset = "none";
defparam \OUTall[102]~I .oe_power_up = "low";
defparam \OUTall[102]~I .oe_register_mode = "none";
defparam \OUTall[102]~I .oe_sync_reset = "none";
defparam \OUTall[102]~I .operation_mode = "output";
defparam \OUTall[102]~I .output_async_reset = "none";
defparam \OUTall[102]~I .output_power_up = "low";
defparam \OUTall[102]~I .output_register_mode = "none";
defparam \OUTall[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[103]~I (
	.datain(!\G7|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[103]));
// synopsys translate_off
defparam \OUTall[103]~I .input_async_reset = "none";
defparam \OUTall[103]~I .input_power_up = "low";
defparam \OUTall[103]~I .input_register_mode = "none";
defparam \OUTall[103]~I .input_sync_reset = "none";
defparam \OUTall[103]~I .oe_async_reset = "none";
defparam \OUTall[103]~I .oe_power_up = "low";
defparam \OUTall[103]~I .oe_register_mode = "none";
defparam \OUTall[103]~I .oe_sync_reset = "none";
defparam \OUTall[103]~I .operation_mode = "output";
defparam \OUTall[103]~I .output_async_reset = "none";
defparam \OUTall[103]~I .output_power_up = "low";
defparam \OUTall[103]~I .output_register_mode = "none";
defparam \OUTall[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[104]~I (
	.datain(!\G7|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[104]));
// synopsys translate_off
defparam \OUTall[104]~I .input_async_reset = "none";
defparam \OUTall[104]~I .input_power_up = "low";
defparam \OUTall[104]~I .input_register_mode = "none";
defparam \OUTall[104]~I .input_sync_reset = "none";
defparam \OUTall[104]~I .oe_async_reset = "none";
defparam \OUTall[104]~I .oe_power_up = "low";
defparam \OUTall[104]~I .oe_register_mode = "none";
defparam \OUTall[104]~I .oe_sync_reset = "none";
defparam \OUTall[104]~I .operation_mode = "output";
defparam \OUTall[104]~I .output_async_reset = "none";
defparam \OUTall[104]~I .output_power_up = "low";
defparam \OUTall[104]~I .output_register_mode = "none";
defparam \OUTall[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[105]~I (
	.datain(!\G7|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[105]));
// synopsys translate_off
defparam \OUTall[105]~I .input_async_reset = "none";
defparam \OUTall[105]~I .input_power_up = "low";
defparam \OUTall[105]~I .input_register_mode = "none";
defparam \OUTall[105]~I .input_sync_reset = "none";
defparam \OUTall[105]~I .oe_async_reset = "none";
defparam \OUTall[105]~I .oe_power_up = "low";
defparam \OUTall[105]~I .oe_register_mode = "none";
defparam \OUTall[105]~I .oe_sync_reset = "none";
defparam \OUTall[105]~I .operation_mode = "output";
defparam \OUTall[105]~I .output_async_reset = "none";
defparam \OUTall[105]~I .output_power_up = "low";
defparam \OUTall[105]~I .output_register_mode = "none";
defparam \OUTall[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[106]~I (
	.datain(!\G7|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[106]));
// synopsys translate_off
defparam \OUTall[106]~I .input_async_reset = "none";
defparam \OUTall[106]~I .input_power_up = "low";
defparam \OUTall[106]~I .input_register_mode = "none";
defparam \OUTall[106]~I .input_sync_reset = "none";
defparam \OUTall[106]~I .oe_async_reset = "none";
defparam \OUTall[106]~I .oe_power_up = "low";
defparam \OUTall[106]~I .oe_register_mode = "none";
defparam \OUTall[106]~I .oe_sync_reset = "none";
defparam \OUTall[106]~I .operation_mode = "output";
defparam \OUTall[106]~I .output_async_reset = "none";
defparam \OUTall[106]~I .output_power_up = "low";
defparam \OUTall[106]~I .output_register_mode = "none";
defparam \OUTall[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[107]~I (
	.datain(!\G7|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[107]));
// synopsys translate_off
defparam \OUTall[107]~I .input_async_reset = "none";
defparam \OUTall[107]~I .input_power_up = "low";
defparam \OUTall[107]~I .input_register_mode = "none";
defparam \OUTall[107]~I .input_sync_reset = "none";
defparam \OUTall[107]~I .oe_async_reset = "none";
defparam \OUTall[107]~I .oe_power_up = "low";
defparam \OUTall[107]~I .oe_register_mode = "none";
defparam \OUTall[107]~I .oe_sync_reset = "none";
defparam \OUTall[107]~I .operation_mode = "output";
defparam \OUTall[107]~I .output_async_reset = "none";
defparam \OUTall[107]~I .output_power_up = "low";
defparam \OUTall[107]~I .output_register_mode = "none";
defparam \OUTall[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[108]~I (
	.datain(!\G7|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[108]));
// synopsys translate_off
defparam \OUTall[108]~I .input_async_reset = "none";
defparam \OUTall[108]~I .input_power_up = "low";
defparam \OUTall[108]~I .input_register_mode = "none";
defparam \OUTall[108]~I .input_sync_reset = "none";
defparam \OUTall[108]~I .oe_async_reset = "none";
defparam \OUTall[108]~I .oe_power_up = "low";
defparam \OUTall[108]~I .oe_register_mode = "none";
defparam \OUTall[108]~I .oe_sync_reset = "none";
defparam \OUTall[108]~I .operation_mode = "output";
defparam \OUTall[108]~I .output_async_reset = "none";
defparam \OUTall[108]~I .output_power_up = "low";
defparam \OUTall[108]~I .output_register_mode = "none";
defparam \OUTall[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[109]~I (
	.datain(!\G7|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[109]));
// synopsys translate_off
defparam \OUTall[109]~I .input_async_reset = "none";
defparam \OUTall[109]~I .input_power_up = "low";
defparam \OUTall[109]~I .input_register_mode = "none";
defparam \OUTall[109]~I .input_sync_reset = "none";
defparam \OUTall[109]~I .oe_async_reset = "none";
defparam \OUTall[109]~I .oe_power_up = "low";
defparam \OUTall[109]~I .oe_register_mode = "none";
defparam \OUTall[109]~I .oe_sync_reset = "none";
defparam \OUTall[109]~I .operation_mode = "output";
defparam \OUTall[109]~I .output_async_reset = "none";
defparam \OUTall[109]~I .output_power_up = "low";
defparam \OUTall[109]~I .output_register_mode = "none";
defparam \OUTall[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[110]~I (
	.datain(!\G7|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[110]));
// synopsys translate_off
defparam \OUTall[110]~I .input_async_reset = "none";
defparam \OUTall[110]~I .input_power_up = "low";
defparam \OUTall[110]~I .input_register_mode = "none";
defparam \OUTall[110]~I .input_sync_reset = "none";
defparam \OUTall[110]~I .oe_async_reset = "none";
defparam \OUTall[110]~I .oe_power_up = "low";
defparam \OUTall[110]~I .oe_register_mode = "none";
defparam \OUTall[110]~I .oe_sync_reset = "none";
defparam \OUTall[110]~I .operation_mode = "output";
defparam \OUTall[110]~I .output_async_reset = "none";
defparam \OUTall[110]~I .output_power_up = "low";
defparam \OUTall[110]~I .output_register_mode = "none";
defparam \OUTall[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[111]~I (
	.datain(!\G7|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[111]));
// synopsys translate_off
defparam \OUTall[111]~I .input_async_reset = "none";
defparam \OUTall[111]~I .input_power_up = "low";
defparam \OUTall[111]~I .input_register_mode = "none";
defparam \OUTall[111]~I .input_sync_reset = "none";
defparam \OUTall[111]~I .oe_async_reset = "none";
defparam \OUTall[111]~I .oe_power_up = "low";
defparam \OUTall[111]~I .oe_register_mode = "none";
defparam \OUTall[111]~I .oe_sync_reset = "none";
defparam \OUTall[111]~I .operation_mode = "output";
defparam \OUTall[111]~I .output_async_reset = "none";
defparam \OUTall[111]~I .output_power_up = "low";
defparam \OUTall[111]~I .output_register_mode = "none";
defparam \OUTall[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[112]~I (
	.datain(!\G8|reg_loop:0:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[112]));
// synopsys translate_off
defparam \OUTall[112]~I .input_async_reset = "none";
defparam \OUTall[112]~I .input_power_up = "low";
defparam \OUTall[112]~I .input_register_mode = "none";
defparam \OUTall[112]~I .input_sync_reset = "none";
defparam \OUTall[112]~I .oe_async_reset = "none";
defparam \OUTall[112]~I .oe_power_up = "low";
defparam \OUTall[112]~I .oe_register_mode = "none";
defparam \OUTall[112]~I .oe_sync_reset = "none";
defparam \OUTall[112]~I .operation_mode = "output";
defparam \OUTall[112]~I .output_async_reset = "none";
defparam \OUTall[112]~I .output_power_up = "low";
defparam \OUTall[112]~I .output_register_mode = "none";
defparam \OUTall[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[113]~I (
	.datain(!\G8|reg_loop:1:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[113]));
// synopsys translate_off
defparam \OUTall[113]~I .input_async_reset = "none";
defparam \OUTall[113]~I .input_power_up = "low";
defparam \OUTall[113]~I .input_register_mode = "none";
defparam \OUTall[113]~I .input_sync_reset = "none";
defparam \OUTall[113]~I .oe_async_reset = "none";
defparam \OUTall[113]~I .oe_power_up = "low";
defparam \OUTall[113]~I .oe_register_mode = "none";
defparam \OUTall[113]~I .oe_sync_reset = "none";
defparam \OUTall[113]~I .operation_mode = "output";
defparam \OUTall[113]~I .output_async_reset = "none";
defparam \OUTall[113]~I .output_power_up = "low";
defparam \OUTall[113]~I .output_register_mode = "none";
defparam \OUTall[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[114]~I (
	.datain(!\G8|reg_loop:2:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[114]));
// synopsys translate_off
defparam \OUTall[114]~I .input_async_reset = "none";
defparam \OUTall[114]~I .input_power_up = "low";
defparam \OUTall[114]~I .input_register_mode = "none";
defparam \OUTall[114]~I .input_sync_reset = "none";
defparam \OUTall[114]~I .oe_async_reset = "none";
defparam \OUTall[114]~I .oe_power_up = "low";
defparam \OUTall[114]~I .oe_register_mode = "none";
defparam \OUTall[114]~I .oe_sync_reset = "none";
defparam \OUTall[114]~I .operation_mode = "output";
defparam \OUTall[114]~I .output_async_reset = "none";
defparam \OUTall[114]~I .output_power_up = "low";
defparam \OUTall[114]~I .output_register_mode = "none";
defparam \OUTall[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[115]~I (
	.datain(!\G8|reg_loop:3:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[115]));
// synopsys translate_off
defparam \OUTall[115]~I .input_async_reset = "none";
defparam \OUTall[115]~I .input_power_up = "low";
defparam \OUTall[115]~I .input_register_mode = "none";
defparam \OUTall[115]~I .input_sync_reset = "none";
defparam \OUTall[115]~I .oe_async_reset = "none";
defparam \OUTall[115]~I .oe_power_up = "low";
defparam \OUTall[115]~I .oe_register_mode = "none";
defparam \OUTall[115]~I .oe_sync_reset = "none";
defparam \OUTall[115]~I .operation_mode = "output";
defparam \OUTall[115]~I .output_async_reset = "none";
defparam \OUTall[115]~I .output_power_up = "low";
defparam \OUTall[115]~I .output_register_mode = "none";
defparam \OUTall[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[116]~I (
	.datain(!\G8|reg_loop:4:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[116]));
// synopsys translate_off
defparam \OUTall[116]~I .input_async_reset = "none";
defparam \OUTall[116]~I .input_power_up = "low";
defparam \OUTall[116]~I .input_register_mode = "none";
defparam \OUTall[116]~I .input_sync_reset = "none";
defparam \OUTall[116]~I .oe_async_reset = "none";
defparam \OUTall[116]~I .oe_power_up = "low";
defparam \OUTall[116]~I .oe_register_mode = "none";
defparam \OUTall[116]~I .oe_sync_reset = "none";
defparam \OUTall[116]~I .operation_mode = "output";
defparam \OUTall[116]~I .output_async_reset = "none";
defparam \OUTall[116]~I .output_power_up = "low";
defparam \OUTall[116]~I .output_register_mode = "none";
defparam \OUTall[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[117]~I (
	.datain(!\G8|reg_loop:5:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[117]));
// synopsys translate_off
defparam \OUTall[117]~I .input_async_reset = "none";
defparam \OUTall[117]~I .input_power_up = "low";
defparam \OUTall[117]~I .input_register_mode = "none";
defparam \OUTall[117]~I .input_sync_reset = "none";
defparam \OUTall[117]~I .oe_async_reset = "none";
defparam \OUTall[117]~I .oe_power_up = "low";
defparam \OUTall[117]~I .oe_register_mode = "none";
defparam \OUTall[117]~I .oe_sync_reset = "none";
defparam \OUTall[117]~I .operation_mode = "output";
defparam \OUTall[117]~I .output_async_reset = "none";
defparam \OUTall[117]~I .output_power_up = "low";
defparam \OUTall[117]~I .output_register_mode = "none";
defparam \OUTall[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[118]~I (
	.datain(!\G8|reg_loop:6:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[118]));
// synopsys translate_off
defparam \OUTall[118]~I .input_async_reset = "none";
defparam \OUTall[118]~I .input_power_up = "low";
defparam \OUTall[118]~I .input_register_mode = "none";
defparam \OUTall[118]~I .input_sync_reset = "none";
defparam \OUTall[118]~I .oe_async_reset = "none";
defparam \OUTall[118]~I .oe_power_up = "low";
defparam \OUTall[118]~I .oe_register_mode = "none";
defparam \OUTall[118]~I .oe_sync_reset = "none";
defparam \OUTall[118]~I .operation_mode = "output";
defparam \OUTall[118]~I .output_async_reset = "none";
defparam \OUTall[118]~I .output_power_up = "low";
defparam \OUTall[118]~I .output_register_mode = "none";
defparam \OUTall[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[119]~I (
	.datain(!\G8|reg_loop:7:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[119]));
// synopsys translate_off
defparam \OUTall[119]~I .input_async_reset = "none";
defparam \OUTall[119]~I .input_power_up = "low";
defparam \OUTall[119]~I .input_register_mode = "none";
defparam \OUTall[119]~I .input_sync_reset = "none";
defparam \OUTall[119]~I .oe_async_reset = "none";
defparam \OUTall[119]~I .oe_power_up = "low";
defparam \OUTall[119]~I .oe_register_mode = "none";
defparam \OUTall[119]~I .oe_sync_reset = "none";
defparam \OUTall[119]~I .operation_mode = "output";
defparam \OUTall[119]~I .output_async_reset = "none";
defparam \OUTall[119]~I .output_power_up = "low";
defparam \OUTall[119]~I .output_register_mode = "none";
defparam \OUTall[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[120]~I (
	.datain(!\G8|reg_loop:8:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[120]));
// synopsys translate_off
defparam \OUTall[120]~I .input_async_reset = "none";
defparam \OUTall[120]~I .input_power_up = "low";
defparam \OUTall[120]~I .input_register_mode = "none";
defparam \OUTall[120]~I .input_sync_reset = "none";
defparam \OUTall[120]~I .oe_async_reset = "none";
defparam \OUTall[120]~I .oe_power_up = "low";
defparam \OUTall[120]~I .oe_register_mode = "none";
defparam \OUTall[120]~I .oe_sync_reset = "none";
defparam \OUTall[120]~I .operation_mode = "output";
defparam \OUTall[120]~I .output_async_reset = "none";
defparam \OUTall[120]~I .output_power_up = "low";
defparam \OUTall[120]~I .output_register_mode = "none";
defparam \OUTall[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[121]~I (
	.datain(!\G8|reg_loop:9:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[121]));
// synopsys translate_off
defparam \OUTall[121]~I .input_async_reset = "none";
defparam \OUTall[121]~I .input_power_up = "low";
defparam \OUTall[121]~I .input_register_mode = "none";
defparam \OUTall[121]~I .input_sync_reset = "none";
defparam \OUTall[121]~I .oe_async_reset = "none";
defparam \OUTall[121]~I .oe_power_up = "low";
defparam \OUTall[121]~I .oe_register_mode = "none";
defparam \OUTall[121]~I .oe_sync_reset = "none";
defparam \OUTall[121]~I .operation_mode = "output";
defparam \OUTall[121]~I .output_async_reset = "none";
defparam \OUTall[121]~I .output_power_up = "low";
defparam \OUTall[121]~I .output_register_mode = "none";
defparam \OUTall[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[122]~I (
	.datain(!\G8|reg_loop:10:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[122]));
// synopsys translate_off
defparam \OUTall[122]~I .input_async_reset = "none";
defparam \OUTall[122]~I .input_power_up = "low";
defparam \OUTall[122]~I .input_register_mode = "none";
defparam \OUTall[122]~I .input_sync_reset = "none";
defparam \OUTall[122]~I .oe_async_reset = "none";
defparam \OUTall[122]~I .oe_power_up = "low";
defparam \OUTall[122]~I .oe_register_mode = "none";
defparam \OUTall[122]~I .oe_sync_reset = "none";
defparam \OUTall[122]~I .operation_mode = "output";
defparam \OUTall[122]~I .output_async_reset = "none";
defparam \OUTall[122]~I .output_power_up = "low";
defparam \OUTall[122]~I .output_register_mode = "none";
defparam \OUTall[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[123]~I (
	.datain(!\G8|reg_loop:11:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[123]));
// synopsys translate_off
defparam \OUTall[123]~I .input_async_reset = "none";
defparam \OUTall[123]~I .input_power_up = "low";
defparam \OUTall[123]~I .input_register_mode = "none";
defparam \OUTall[123]~I .input_sync_reset = "none";
defparam \OUTall[123]~I .oe_async_reset = "none";
defparam \OUTall[123]~I .oe_power_up = "low";
defparam \OUTall[123]~I .oe_register_mode = "none";
defparam \OUTall[123]~I .oe_sync_reset = "none";
defparam \OUTall[123]~I .operation_mode = "output";
defparam \OUTall[123]~I .output_async_reset = "none";
defparam \OUTall[123]~I .output_power_up = "low";
defparam \OUTall[123]~I .output_register_mode = "none";
defparam \OUTall[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[124]~I (
	.datain(!\G8|reg_loop:12:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[124]));
// synopsys translate_off
defparam \OUTall[124]~I .input_async_reset = "none";
defparam \OUTall[124]~I .input_power_up = "low";
defparam \OUTall[124]~I .input_register_mode = "none";
defparam \OUTall[124]~I .input_sync_reset = "none";
defparam \OUTall[124]~I .oe_async_reset = "none";
defparam \OUTall[124]~I .oe_power_up = "low";
defparam \OUTall[124]~I .oe_register_mode = "none";
defparam \OUTall[124]~I .oe_sync_reset = "none";
defparam \OUTall[124]~I .operation_mode = "output";
defparam \OUTall[124]~I .output_async_reset = "none";
defparam \OUTall[124]~I .output_power_up = "low";
defparam \OUTall[124]~I .output_register_mode = "none";
defparam \OUTall[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[125]~I (
	.datain(!\G8|reg_loop:13:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[125]));
// synopsys translate_off
defparam \OUTall[125]~I .input_async_reset = "none";
defparam \OUTall[125]~I .input_power_up = "low";
defparam \OUTall[125]~I .input_register_mode = "none";
defparam \OUTall[125]~I .input_sync_reset = "none";
defparam \OUTall[125]~I .oe_async_reset = "none";
defparam \OUTall[125]~I .oe_power_up = "low";
defparam \OUTall[125]~I .oe_register_mode = "none";
defparam \OUTall[125]~I .oe_sync_reset = "none";
defparam \OUTall[125]~I .operation_mode = "output";
defparam \OUTall[125]~I .output_async_reset = "none";
defparam \OUTall[125]~I .output_power_up = "low";
defparam \OUTall[125]~I .output_register_mode = "none";
defparam \OUTall[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[126]~I (
	.datain(!\G8|reg_loop:14:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[126]));
// synopsys translate_off
defparam \OUTall[126]~I .input_async_reset = "none";
defparam \OUTall[126]~I .input_power_up = "low";
defparam \OUTall[126]~I .input_register_mode = "none";
defparam \OUTall[126]~I .input_sync_reset = "none";
defparam \OUTall[126]~I .oe_async_reset = "none";
defparam \OUTall[126]~I .oe_power_up = "low";
defparam \OUTall[126]~I .oe_register_mode = "none";
defparam \OUTall[126]~I .oe_sync_reset = "none";
defparam \OUTall[126]~I .operation_mode = "output";
defparam \OUTall[126]~I .output_async_reset = "none";
defparam \OUTall[126]~I .output_power_up = "low";
defparam \OUTall[126]~I .output_register_mode = "none";
defparam \OUTall[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTall[127]~I (
	.datain(!\G8|reg_loop:15:REG0|p5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTall[127]));
// synopsys translate_off
defparam \OUTall[127]~I .input_async_reset = "none";
defparam \OUTall[127]~I .input_power_up = "low";
defparam \OUTall[127]~I .input_register_mode = "none";
defparam \OUTall[127]~I .input_sync_reset = "none";
defparam \OUTall[127]~I .oe_async_reset = "none";
defparam \OUTall[127]~I .oe_power_up = "low";
defparam \OUTall[127]~I .oe_register_mode = "none";
defparam \OUTall[127]~I .oe_sync_reset = "none";
defparam \OUTall[127]~I .operation_mode = "output";
defparam \OUTall[127]~I .output_async_reset = "none";
defparam \OUTall[127]~I .output_power_up = "low";
defparam \OUTall[127]~I .output_register_mode = "none";
defparam \OUTall[127]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
