/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_18z ? celloutsig_0_23z : celloutsig_0_35z;
  assign celloutsig_0_43z = celloutsig_0_7z ? celloutsig_0_13z : celloutsig_0_22z;
  assign celloutsig_0_45z = celloutsig_0_5z ? celloutsig_0_32z : celloutsig_0_9z;
  assign celloutsig_1_10z = celloutsig_1_7z ? celloutsig_1_3z : celloutsig_1_2z;
  assign celloutsig_0_15z = celloutsig_0_6z ? celloutsig_0_13z : celloutsig_0_6z;
  assign celloutsig_0_20z = celloutsig_0_0z ? celloutsig_0_7z : celloutsig_0_12z;
  assign celloutsig_0_27z = celloutsig_0_5z ? celloutsig_0_14z : celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[34] ^ in_data[84];
  assign celloutsig_0_33z = celloutsig_0_32z ^ celloutsig_0_26z;
  assign celloutsig_0_38z = celloutsig_0_35z ^ celloutsig_0_20z;
  assign celloutsig_0_47z = celloutsig_0_26z ^ celloutsig_0_25z;
  assign celloutsig_1_2z = in_data[129] ^ celloutsig_1_1z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_0z ^ celloutsig_0_5z;
  assign celloutsig_1_19z = celloutsig_1_15z ^ celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_9z;
  assign celloutsig_0_12z = celloutsig_0_3z ^ celloutsig_0_2z;
  assign celloutsig_0_13z = celloutsig_0_6z ^ celloutsig_0_0z;
  assign celloutsig_0_16z = in_data[82] ^ celloutsig_0_12z;
  assign celloutsig_1_1z = ~(in_data[151] ^ in_data[163]);
  assign celloutsig_1_4z = ~(in_data[127] ^ in_data[157]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z ^ in_data[160]);
  assign celloutsig_1_15z = ~(celloutsig_1_3z ^ celloutsig_1_6z);
  assign celloutsig_1_18z = ~(in_data[149] ^ celloutsig_1_10z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z ^ celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_13z ^ celloutsig_0_12z);
  assign celloutsig_0_17z = ~(celloutsig_0_9z ^ celloutsig_0_8z[16]);
  assign celloutsig_0_25z = ~(celloutsig_0_4z ^ celloutsig_0_14z);
  assign celloutsig_0_28z = ~(celloutsig_0_27z ^ celloutsig_0_23z);
  assign celloutsig_0_31z = ~(celloutsig_0_30z ^ celloutsig_0_15z);
  assign celloutsig_0_32z = ~(celloutsig_0_31z ^ celloutsig_0_5z);
  assign celloutsig_0_36z = { celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_22z } <= in_data[35:33];
  assign celloutsig_0_6z = { in_data[50:34], celloutsig_0_4z, celloutsig_0_2z } <= { in_data[59:57], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[126:108], celloutsig_1_3z, celloutsig_1_2z } <= { in_data[172:163], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[24:14] <= in_data[30:20];
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z } <= { in_data[89:86], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_11z } <= { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_18z } <= { celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_30z = { celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_26z } <= { celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_42z = { in_data[33:29], celloutsig_0_34z } !== { in_data[83:80], celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_48z = { celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_39z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_39z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_43z, celloutsig_0_28z, celloutsig_0_15z } !== { in_data[27:25], celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_43z, celloutsig_0_35z, celloutsig_0_43z, celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_35z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_22z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z } !== { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_23z = in_data[40:32] !== in_data[18:10];
  assign celloutsig_0_24z = { celloutsig_0_8z[11:8], celloutsig_0_10z, celloutsig_0_4z } !== { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_3z = in_data[91:47] !== in_data[72:28];
  assign celloutsig_0_34z = ~^ { celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_39z = ~^ { in_data[4:3], celloutsig_0_36z, celloutsig_0_38z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_5z = ~^ { in_data[38:29], celloutsig_0_3z };
  assign celloutsig_1_0z = ~^ in_data[174:160];
  assign celloutsig_0_21z = ~^ { in_data[50:47], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_2z = ~^ { in_data[16:14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 22'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { in_data[83:64], celloutsig_0_5z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
