#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Feb 17 08:11:23 2017
# Process ID: 3076
# Current directory: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7996 E:\work\FPGA\zedboard\Vivado\axi_txdesc_middleware_v1_0_project\axi_txdesc_middleware_v1_0_project.xpr
# Log file: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/vivado.log
# Journal file: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/simple_adder_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 809.051 ; gain = 145.070
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0_S00_AXI.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0_S00_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_master_lite.vhd" into library axi_master_lite_v3_0 [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_master_lite.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_master_lite_cntlr.vhd" into library axi_master_lite_v3_0 [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_master_lite_cntlr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_master_lite_reset.vhd" into library axi_master_lite_v3_0 [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_master_lite_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/family_support.vhd" into library proc_common_v4_0 [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/family_support.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/proc_common_pkg.vhd" into library proc_common_v4_0 [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/proc_common_pkg.vhd:1]
[Fri Feb 17 08:12:43 2017] Launched synth_1...
Run output will be captured here: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v:1]
[Fri Feb 17 08:14:10 2017] Launched synth_1...
Run output will be captured here: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 09:28:38 2017...
