dpu_hw_ctl_clear_all_blendstages,VAR_0
dpu_hw_ctl_clear_pending_flush,VAR_1
dpu_hw_ctl_get_bitmask_intf,VAR_2
dpu_hw_ctl_get_bitmask_mixer,VAR_3
dpu_hw_ctl_get_bitmask_sspp,VAR_4
dpu_hw_ctl_get_flush_register,VAR_5
dpu_hw_ctl_get_pending_flush,VAR_6
dpu_hw_ctl_intf_cfg,VAR_7
dpu_hw_ctl_reset_control,VAR_8
dpu_hw_ctl_setup_blendstage,VAR_9
dpu_hw_ctl_trigger_flush,VAR_10
dpu_hw_ctl_trigger_pending,VAR_11
dpu_hw_ctl_trigger_start,VAR_12
dpu_hw_ctl_update_pending_flush,VAR_13
dpu_hw_ctl_wait_reset_status,VAR_14
_setup_ctl_ops,FUNC_0
ops,VAR_15
cap,VAR_16
