Running: D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/ISE/mybreak/mybreak_test5_isim_beh.exe -prj D:/ISE/mybreak/mybreak_test5_beh.prj work.mybreak_test5 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/ISE/mybreak/../mybreak.vhd" into library work
Parsing VHDL file "D:/ISE/mybreak/../mybreak_test5.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity mybreak [mybreak_default]
Compiling architecture behavior of entity mybreak_test5
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/ISE/mybreak/mybreak_test5_isim_beh.exe
Fuse Memory Usage: 32992 KB
Fuse CPU Usage: 499 ms
