verilog work "two_one_mux.v"
verilog work "three_one_mux.v"
verilog work "addbit.v"
verilog work "one_bit_alu.v"
verilog work "two_bit_alu.v"
verilog work "four_bit_alu.v"
verilog work "eight_bit_alu.v"
verilog work "sixteen_one_mux.v"
verilog work "sixteen_bit_alu.v"
verilog work "alu_control.v"
verilog work "16_bit_alu_sim/alu_16_sla_ut.v"
verilog work "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
