[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~wallaceTree|pp_compressor3_2",
    "duplicate":"~wallaceTree|wallaceTree/layer1CSA_0:pp_compressor3_2",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~wallaceTree|pp_compressor3_2_1",
    "duplicate":"~wallaceTree|wallaceTree/layer2CSA_0:pp_compressor3_2",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~wallaceTree|pp_compressor3_2_2",
    "duplicate":"~wallaceTree|wallaceTree/layer3CSA_0:pp_compressor3_2",
    "index":0.75
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./genVerilog/wallace_tree"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~wallaceTree|wallaceTree>io_data_o",
    "sources":[
      "~wallaceTree|wallaceTree>io_data_i_4",
      "~wallaceTree|wallaceTree>io_data_i_3",
      "~wallaceTree|wallaceTree>io_data_i_2",
      "~wallaceTree|wallaceTree>io_data_i_0",
      "~wallaceTree|wallaceTree>io_data_i_1"
    ]
  }
]