// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=19109,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=3546,HLS_SYN_LUT=4783}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A,
        b_Addr_A,
        b_EN_A,
        b_WEN_A,
        b_Din_A,
        b_Dout_A,
        b_Clk_A,
        b_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A,
        size
);

parameter    ap_ST_fsm_state1 = 39'b1;
parameter    ap_ST_fsm_state2 = 39'b10;
parameter    ap_ST_fsm_state3 = 39'b100;
parameter    ap_ST_fsm_state4 = 39'b1000;
parameter    ap_ST_fsm_state5 = 39'b10000;
parameter    ap_ST_fsm_state6 = 39'b100000;
parameter    ap_ST_fsm_pp0_stage0 = 39'b1000000;
parameter    ap_ST_fsm_pp0_stage1 = 39'b10000000;
parameter    ap_ST_fsm_pp0_stage2 = 39'b100000000;
parameter    ap_ST_fsm_pp0_stage3 = 39'b1000000000;
parameter    ap_ST_fsm_pp0_stage4 = 39'b10000000000;
parameter    ap_ST_fsm_pp0_stage5 = 39'b100000000000;
parameter    ap_ST_fsm_pp0_stage6 = 39'b1000000000000;
parameter    ap_ST_fsm_pp0_stage7 = 39'b10000000000000;
parameter    ap_ST_fsm_pp0_stage8 = 39'b100000000000000;
parameter    ap_ST_fsm_pp0_stage9 = 39'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage10 = 39'b10000000000000000;
parameter    ap_ST_fsm_pp0_stage11 = 39'b100000000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 39'b1000000000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 39'b10000000000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 39'b100000000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 39'b1000000000000000000000;
parameter    ap_ST_fsm_pp0_stage16 = 39'b10000000000000000000000;
parameter    ap_ST_fsm_pp0_stage17 = 39'b100000000000000000000000;
parameter    ap_ST_fsm_pp0_stage18 = 39'b1000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage19 = 39'b10000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage20 = 39'b100000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage21 = 39'b1000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage22 = 39'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage23 = 39'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage24 = 39'b1000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage25 = 39'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage26 = 39'b100000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage27 = 39'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage28 = 39'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage29 = 39'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage30 = 39'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage31 = 39'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_state204 = 39'b100000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv29_0 = 29'b00000000000000000000000000000;
parameter    ap_const_lv28_0 = 28'b0000000000000000000000000000;
parameter    ap_const_lv27_0 = 27'b000000000000000000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv12_2 = 12'b10;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv64_1 = 64'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;
output  [31:0] b_Addr_A;
output   b_EN_A;
output  [3:0] b_WEN_A;
output  [31:0] b_Din_A;
input  [31:0] b_Dout_A;
output   b_Clk_A;
output   b_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;
input  [31:0] size;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg b_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] p_a_rec_reg_682;
reg   [5:0] i_reg_694;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond1_reg_3226;
reg   [0:0] tmp_4_reg_3240;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [0:0] icmp4_reg_2432;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [0:0] tmp_7_6_reg_2447;
wire   [0:0] ap_CS_fsm_pp0_stage10;
reg   [0:0] tmp_7_9_reg_2464;
wire   [0:0] ap_CS_fsm_pp0_stage13;
reg   [0:0] tmp_7_3_reg_2524;
wire   [0:0] ap_CS_fsm_pp0_stage16;
reg   [0:0] icmp1_reg_2476;
wire   [0:0] ap_CS_fsm_pp0_stage19;
reg   [0:0] tmp_7_13_reg_2550;
wire   [0:0] ap_CS_fsm_pp0_stage22;
reg   [0:0] tmp_7_16_reg_2627;
wire   [0:0] ap_CS_fsm_pp0_stage25;
reg   [0:0] tmp_7_19_reg_2675;
wire   [0:0] ap_CS_fsm_pp0_stage28;
reg   [0:0] tmp_7_22_reg_2690;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_reg_2420;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [0:0] tmp_7_4_reg_2437;
wire   [0:0] ap_CS_fsm_pp0_stage8;
reg   [0:0] icmp7_reg_2452;
wire   [0:0] ap_CS_fsm_pp0_stage11;
reg   [0:0] tmp_7_s_reg_2470;
wire   [0:0] ap_CS_fsm_pp0_stage14;
reg   [0:0] tmp_7_7_reg_2529;
wire   [0:0] ap_CS_fsm_pp0_stage17;
reg   [0:0] tmp_7_11_reg_2539;
wire   [0:0] ap_CS_fsm_pp0_stage20;
reg   [0:0] tmp_7_14_reg_2617;
wire   [0:0] ap_CS_fsm_pp0_stage23;
reg   [0:0] tmp_7_17_reg_2632;
wire   [0:0] ap_CS_fsm_pp0_stage26;
reg   [0:0] tmp_7_20_reg_2680;
wire   [0:0] ap_CS_fsm_pp0_stage29;
reg   [0:0] tmp_7_23_reg_2696;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [0:0] tmp_7_2_reg_2427;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg   [0:0] tmp_7_5_reg_2442;
wire   [0:0] ap_CS_fsm_pp0_stage9;
reg   [0:0] tmp_7_8_reg_2458;
wire   [0:0] ap_CS_fsm_pp0_stage12;
reg   [0:0] tmp_7_1_reg_2519;
wire   [0:0] ap_CS_fsm_pp0_stage15;
reg   [0:0] tmp_7_10_reg_2534;
wire   [0:0] ap_CS_fsm_pp0_stage18;
reg   [0:0] tmp_7_12_reg_2544;
wire   [0:0] ap_CS_fsm_pp0_stage21;
reg   [0:0] tmp_7_15_reg_2622;
wire   [0:0] ap_CS_fsm_pp0_stage24;
reg   [0:0] tmp_7_18_reg_2638;
wire   [0:0] ap_CS_fsm_pp0_stage27;
reg   [0:0] tmp_7_21_reg_2685;
wire   [0:0] ap_CS_fsm_pp0_stage30;
reg   [0:0] tmp_7_24_reg_2733;
wire   [31:0] grp_fu_716_p2;
reg   [31:0] reg_757;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240;
wire   [0:0] ap_CS_fsm_pp0_stage31;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240;
reg   [0:0] tmp_7_25_reg_2738;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond1_reg_3226;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_4_reg_3240;
reg   [0:0] icmp2_reg_2482;
reg   [31:0] reg_762;
wire   [0:0] icmp_fu_776_p2;
wire   [0:0] tmp_7_2_fu_782_p2;
wire   [0:0] icmp4_fu_798_p2;
wire   [0:0] tmp_7_4_fu_804_p2;
wire   [0:0] tmp_7_5_fu_810_p2;
wire   [0:0] tmp_7_6_fu_816_p2;
wire   [0:0] icmp7_fu_832_p2;
wire   [0:0] tmp_7_8_fu_838_p2;
wire   [0:0] tmp_7_9_fu_844_p2;
wire   [0:0] tmp_7_s_fu_850_p2;
wire   [0:0] icmp1_fu_866_p2;
wire   [0:0] icmp2_fu_882_p2;
wire   [1:0] p_a_1_addr_rec_2_fu_900_p2;
reg   [1:0] p_a_1_addr_rec_2_reg_2488;
wire   [2:0] p_a_1_addr_rec_3_fu_914_p2;
reg   [2:0] p_a_1_addr_rec_3_reg_2494;
wire   [2:0] p_a_1_addr_rec_4_fu_924_p2;
reg   [2:0] p_a_1_addr_rec_4_reg_2500;
wire   [2:0] p_a_1_addr_rec_5_fu_934_p2;
reg   [2:0] p_a_1_addr_rec_5_reg_2506;
wire   [2:0] p_a_1_addr_rec_6_fu_944_p2;
reg   [2:0] p_a_1_addr_rec_6_reg_2512;
wire   [0:0] tmp_7_1_fu_955_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] tmp_7_3_fu_960_p2;
wire   [0:0] tmp_7_7_fu_965_p2;
wire   [0:0] tmp_7_10_fu_970_p2;
wire   [0:0] tmp_7_11_fu_975_p2;
wire   [0:0] tmp_7_12_fu_980_p2;
wire   [0:0] tmp_7_13_fu_985_p2;
wire   [3:0] p_a_1_addr_rec_7_fu_996_p2;
reg   [3:0] p_a_1_addr_rec_7_reg_2556;
wire   [3:0] p_a_1_addr_rec_8_fu_1005_p2;
reg   [3:0] p_a_1_addr_rec_8_reg_2562;
wire   [3:0] p_a_1_addr_rec_9_fu_1014_p2;
reg   [3:0] p_a_1_addr_rec_9_reg_2568;
wire   [3:0] p_a_1_addr_rec_s_fu_1023_p2;
reg   [3:0] p_a_1_addr_rec_s_reg_2574;
wire   [3:0] p_a_1_addr_rec_1_fu_1033_p2;
reg   [3:0] p_a_1_addr_rec_1_reg_2580;
wire   [3:0] p_a_1_addr_rec_10_fu_1043_p2;
reg   [3:0] p_a_1_addr_rec_10_reg_2586;
wire   [3:0] p_a_1_addr_rec_11_fu_1053_p2;
reg   [3:0] p_a_1_addr_rec_11_reg_2592;
wire   [3:0] p_a_1_addr_rec_12_fu_1063_p2;
reg   [3:0] p_a_1_addr_rec_12_reg_2598;
wire   [4:0] p_a_1_addr_rec_13_fu_1076_p2;
reg   [4:0] p_a_1_addr_rec_13_reg_2604;
wire   [4:0] p_a_1_addr_rec_14_fu_1086_p2;
reg   [4:0] p_a_1_addr_rec_14_reg_2610;
wire   [0:0] tmp_7_14_fu_1092_p2;
wire   [0:0] ap_CS_fsm_state3;
wire   [0:0] tmp_7_15_fu_1097_p2;
wire   [0:0] tmp_7_16_fu_1102_p2;
wire   [0:0] tmp_7_17_fu_1107_p2;
wire   [0:0] tmp_7_18_fu_1112_p2;
wire   [4:0] p_a_1_addr_rec_15_fu_1120_p2;
reg   [4:0] p_a_1_addr_rec_15_reg_2644;
wire   [4:0] p_a_1_addr_rec_16_fu_1128_p2;
reg   [4:0] p_a_1_addr_rec_16_reg_2650;
wire   [4:0] p_a_1_addr_rec_17_fu_1138_p2;
reg   [4:0] p_a_1_addr_rec_17_reg_2656;
wire   [4:0] p_a_1_addr_rec_18_fu_1148_p2;
reg   [4:0] p_a_1_addr_rec_18_reg_2662;
wire   [4:0] p_a_1_addr_rec_19_fu_1158_p2;
reg   [4:0] p_a_1_addr_rec_19_reg_2668;
wire   [0:0] tmp_7_19_fu_1164_p2;
wire   [0:0] ap_CS_fsm_state4;
wire   [0:0] tmp_7_20_fu_1169_p2;
wire   [0:0] tmp_7_21_fu_1174_p2;
wire   [0:0] tmp_7_22_fu_1179_p2;
wire   [0:0] tmp_7_23_fu_1184_p2;
wire   [4:0] p_a_1_addr_rec_20_fu_1192_p2;
reg   [4:0] p_a_1_addr_rec_20_reg_2702;
wire   [4:0] p_a_1_addr_rec_21_fu_1200_p2;
reg   [4:0] p_a_1_addr_rec_21_reg_2708;
wire   [4:0] p_a_1_addr_rec_22_fu_1210_p2;
reg   [4:0] p_a_1_addr_rec_22_reg_2714;
wire   [4:0] p_a_1_addr_rec_23_fu_1220_p2;
reg   [4:0] p_a_1_addr_rec_23_reg_2720;
wire   [4:0] p_a_1_addr_rec_24_fu_1230_p2;
reg   [4:0] p_a_1_addr_rec_24_reg_2726;
wire   [0:0] tmp_7_24_fu_1236_p2;
wire   [0:0] ap_CS_fsm_state5;
wire   [0:0] tmp_7_25_fu_1241_p2;
wire   [11:0] p_b_1_cast1_cast_fu_1246_p3;
reg   [11:0] p_b_1_cast1_cast_reg_2743;
wire   [10:0] p_b_1_cast_cast_fu_1253_p3;
reg   [10:0] p_b_1_cast_cast_reg_2748;
wire   [11:0] p_a_1_addr_rec_2_cas_1_fu_1260_p1;
reg   [11:0] p_a_1_addr_rec_2_cas_1_reg_2753;
wire   [10:0] p_a_1_addr_rec_2_cas_2_fu_1263_p1;
reg   [10:0] p_a_1_addr_rec_2_cas_2_reg_2758;
wire   [11:0] p_a_1_addr_rec_3_cas_fu_1266_p1;
reg   [11:0] p_a_1_addr_rec_3_cas_reg_2763;
wire   [10:0] p_a_1_addr_rec_3_cas_1_fu_1269_p1;
reg   [10:0] p_a_1_addr_rec_3_cas_1_reg_2768;
wire   [11:0] p_a_1_addr_rec_4_cas_fu_1272_p1;
reg   [11:0] p_a_1_addr_rec_4_cas_reg_2773;
wire   [10:0] p_a_1_addr_rec_4_cas_1_fu_1275_p1;
reg   [10:0] p_a_1_addr_rec_4_cas_1_reg_2778;
wire   [11:0] p_a_1_addr_rec_5_cas_fu_1278_p1;
reg   [11:0] p_a_1_addr_rec_5_cas_reg_2783;
wire   [10:0] p_a_1_addr_rec_5_cas_1_fu_1281_p1;
reg   [10:0] p_a_1_addr_rec_5_cas_1_reg_2788;
wire   [11:0] p_a_1_addr_rec_6_cas_1_fu_1284_p1;
reg   [11:0] p_a_1_addr_rec_6_cas_1_reg_2793;
wire   [10:0] p_a_1_addr_rec_6_cas_2_fu_1287_p1;
reg   [10:0] p_a_1_addr_rec_6_cas_2_reg_2798;
wire   [11:0] p_a_1_addr_rec_7_cas_fu_1290_p1;
reg   [11:0] p_a_1_addr_rec_7_cas_reg_2803;
wire   [10:0] p_a_1_addr_rec_7_cas_1_fu_1293_p1;
reg   [10:0] p_a_1_addr_rec_7_cas_1_reg_2808;
wire   [11:0] p_a_1_addr_rec_8_cas_fu_1296_p1;
reg   [11:0] p_a_1_addr_rec_8_cas_reg_2813;
wire   [10:0] p_a_1_addr_rec_8_cas_1_fu_1299_p1;
reg   [10:0] p_a_1_addr_rec_8_cas_1_reg_2818;
wire   [11:0] p_a_1_addr_rec_9_cas_fu_1302_p1;
reg   [11:0] p_a_1_addr_rec_9_cas_reg_2823;
wire   [10:0] p_a_1_addr_rec_9_cas_1_fu_1305_p1;
reg   [10:0] p_a_1_addr_rec_9_cas_1_reg_2828;
wire   [11:0] p_a_1_addr_rec_cast_1_fu_1308_p1;
reg   [11:0] p_a_1_addr_rec_cast_1_reg_2833;
wire   [10:0] p_a_1_addr_rec_cast_fu_1311_p1;
reg   [10:0] p_a_1_addr_rec_cast_reg_2838;
wire   [11:0] p_a_1_addr_rec_1_cas_fu_1314_p1;
reg   [11:0] p_a_1_addr_rec_1_cas_reg_2843;
wire   [10:0] p_a_1_addr_rec_1_cas_1_fu_1317_p1;
reg   [10:0] p_a_1_addr_rec_1_cas_1_reg_2848;
wire   [11:0] p_a_1_addr_rec_10_ca_fu_1320_p1;
reg   [11:0] p_a_1_addr_rec_10_ca_reg_2853;
wire   [10:0] p_a_1_addr_rec_10_ca_1_fu_1323_p1;
reg   [10:0] p_a_1_addr_rec_10_ca_1_reg_2858;
wire   [11:0] p_a_1_addr_rec_11_ca_fu_1326_p1;
reg   [11:0] p_a_1_addr_rec_11_ca_reg_2863;
wire   [10:0] p_a_1_addr_rec_11_ca_1_fu_1329_p1;
reg   [10:0] p_a_1_addr_rec_11_ca_1_reg_2868;
wire   [11:0] p_a_1_addr_rec_12_ca_1_fu_1332_p1;
reg   [11:0] p_a_1_addr_rec_12_ca_1_reg_2873;
wire   [10:0] p_a_1_addr_rec_12_ca_2_fu_1335_p1;
reg   [10:0] p_a_1_addr_rec_12_ca_2_reg_2878;
wire   [11:0] p_a_1_addr_rec_13_ca_fu_1338_p1;
reg   [11:0] p_a_1_addr_rec_13_ca_reg_2883;
wire   [10:0] p_a_1_addr_rec_13_ca_1_fu_1341_p1;
reg   [10:0] p_a_1_addr_rec_13_ca_1_reg_2888;
wire   [11:0] p_a_1_addr_rec_14_ca_fu_1344_p1;
reg   [11:0] p_a_1_addr_rec_14_ca_reg_2893;
wire   [10:0] p_a_1_addr_rec_14_ca_1_fu_1347_p1;
reg   [10:0] p_a_1_addr_rec_14_ca_1_reg_2898;
wire   [11:0] p_a_1_addr_rec_15_ca_fu_1350_p1;
reg   [11:0] p_a_1_addr_rec_15_ca_reg_2903;
wire   [10:0] p_a_1_addr_rec_15_ca_1_fu_1353_p1;
reg   [10:0] p_a_1_addr_rec_15_ca_1_reg_2908;
wire   [11:0] p_a_1_addr_rec_16_ca_fu_1356_p1;
reg   [11:0] p_a_1_addr_rec_16_ca_reg_2913;
wire   [10:0] p_a_1_addr_rec_16_ca_1_fu_1359_p1;
reg   [10:0] p_a_1_addr_rec_16_ca_1_reg_2918;
wire   [11:0] p_a_1_addr_rec_17_ca_fu_1362_p1;
reg   [11:0] p_a_1_addr_rec_17_ca_reg_2923;
wire   [10:0] p_a_1_addr_rec_17_ca_1_fu_1365_p1;
reg   [10:0] p_a_1_addr_rec_17_ca_1_reg_2928;
wire   [11:0] p_a_1_addr_rec_18_ca_fu_1368_p1;
reg   [11:0] p_a_1_addr_rec_18_ca_reg_2933;
wire   [10:0] p_a_1_addr_rec_18_ca_1_fu_1371_p1;
reg   [10:0] p_a_1_addr_rec_18_ca_1_reg_2938;
wire   [11:0] p_a_1_addr_rec_19_ca_fu_1374_p1;
reg   [11:0] p_a_1_addr_rec_19_ca_reg_2943;
wire   [10:0] p_a_1_addr_rec_19_ca_1_fu_1377_p1;
reg   [10:0] p_a_1_addr_rec_19_ca_1_reg_2948;
wire   [11:0] p_a_1_addr_rec_20_ca_fu_1380_p1;
reg   [11:0] p_a_1_addr_rec_20_ca_reg_2953;
wire   [10:0] p_a_1_addr_rec_20_ca_1_fu_1383_p1;
reg   [10:0] p_a_1_addr_rec_20_ca_1_reg_2958;
wire   [11:0] p_a_1_addr_rec_21_ca_fu_1386_p1;
reg   [11:0] p_a_1_addr_rec_21_ca_reg_2963;
wire   [10:0] p_a_1_addr_rec_21_ca_1_fu_1389_p1;
reg   [10:0] p_a_1_addr_rec_21_ca_1_reg_2968;
wire   [11:0] p_a_1_addr_rec_22_ca_fu_1392_p1;
reg   [11:0] p_a_1_addr_rec_22_ca_reg_2973;
wire   [10:0] p_a_1_addr_rec_22_ca_1_fu_1395_p1;
reg   [10:0] p_a_1_addr_rec_22_ca_1_reg_2978;
wire   [11:0] p_a_1_addr_rec_23_ca_fu_1398_p1;
reg   [11:0] p_a_1_addr_rec_23_ca_reg_2983;
wire   [10:0] p_a_1_addr_rec_23_ca_1_fu_1401_p1;
reg   [10:0] p_a_1_addr_rec_23_ca_1_reg_2988;
wire   [11:0] p_a_1_addr_rec_24_ca_fu_1404_p1;
reg   [11:0] p_a_1_addr_rec_24_ca_reg_2993;
wire   [10:0] p_a_1_addr_rec_24_ca_1_fu_1407_p1;
reg   [10:0] p_a_1_addr_rec_24_ca_1_reg_2998;
wire   [11:0] p_a_1_addr_rec_25_ca_fu_1418_p1;
reg   [11:0] p_a_1_addr_rec_25_ca_reg_3003;
wire   [10:0] p_a_1_addr_rec_25_ca_1_fu_1422_p1;
reg   [10:0] p_a_1_addr_rec_25_ca_1_reg_3008;
wire   [11:0] p_a_1_addr_rec_26_ca_fu_1435_p1;
reg   [11:0] p_a_1_addr_rec_26_ca_reg_3013;
wire   [10:0] p_a_1_addr_rec_26_ca_1_fu_1439_p1;
reg   [10:0] p_a_1_addr_rec_26_ca_1_reg_3018;
wire   [11:0] p_a_1_addr_rec_27_ca_fu_1453_p1;
reg   [11:0] p_a_1_addr_rec_27_ca_reg_3023;
wire   [10:0] p_a_1_addr_rec_27_ca_1_fu_1457_p1;
reg   [10:0] p_a_1_addr_rec_27_ca_1_reg_3028;
wire   [11:0] p_a_1_addr_rec_28_ca_1_fu_1475_p1;
reg   [11:0] p_a_1_addr_rec_28_ca_1_reg_3033;
wire   [10:0] p_a_1_addr_rec_28_ca_2_fu_1479_p1;
reg   [10:0] p_a_1_addr_rec_28_ca_2_reg_3038;
wire   [5:0] p_a_1_addr_rec_29_fu_1486_p2;
reg   [5:0] p_a_1_addr_rec_29_reg_3043;
wire   [31:0] next_mul_fu_1492_p2;
reg   [31:0] next_mul_reg_3048;
wire   [0:0] ap_CS_fsm_state6;
wire   [0:0] exitcond2_fu_1497_p2;
wire   [5:0] k_1_fu_1503_p2;
reg   [5:0] k_1_reg_3057;
wire   [0:0] tmp_fu_1513_p2;
reg   [9:0] b_addr_reg_3066;
reg   [9:0] b_addr_1_reg_3071;
reg   [9:0] b_addr_2_reg_3076;
reg   [9:0] b_addr_3_reg_3081;
reg   [9:0] b_addr_4_reg_3086;
reg   [9:0] b_addr_5_reg_3091;
reg   [9:0] b_addr_6_reg_3096;
reg   [9:0] b_addr_7_reg_3101;
reg   [9:0] b_addr_8_reg_3106;
reg   [9:0] b_addr_9_reg_3111;
reg   [9:0] b_addr_10_reg_3116;
reg   [9:0] b_addr_11_reg_3121;
reg   [9:0] b_addr_12_reg_3126;
reg   [9:0] b_addr_13_reg_3131;
reg   [9:0] b_addr_14_reg_3136;
reg   [9:0] b_addr_15_reg_3141;
reg   [9:0] b_addr_16_reg_3146;
reg   [9:0] b_addr_17_reg_3151;
reg   [9:0] b_addr_18_reg_3156;
reg   [9:0] b_addr_19_reg_3161;
reg   [9:0] b_addr_20_reg_3166;
reg   [9:0] b_addr_21_reg_3171;
reg   [9:0] b_addr_22_reg_3176;
reg   [9:0] b_addr_23_reg_3181;
reg   [9:0] b_addr_24_reg_3186;
reg   [9:0] b_addr_25_reg_3191;
reg   [9:0] b_addr_26_reg_3196;
reg   [9:0] b_addr_27_reg_3201;
reg   [9:0] b_addr_28_reg_3206;
reg   [9:0] b_addr_29_reg_3211;
reg   [9:0] b_addr_30_reg_3216;
reg   [9:0] b_addr_31_reg_3221;
wire   [0:0] exitcond1_fu_1838_p2;
wire   [5:0] i_1_fu_1844_p2;
reg   [5:0] i_1_reg_3230;
wire   [0:0] tmp_4_fu_1859_p2;
wire   [31:0] grp_fu_721_p2;
reg   [31:0] tmp_9_reg_3259;
reg   [31:0] tmp_9_1_reg_3269;
reg   [31:0] tmp_9_2_reg_3279;
reg   [31:0] tmp_9_3_reg_3289;
reg   [31:0] tmp_9_4_reg_3299;
reg   [31:0] tmp_9_5_reg_3309;
reg   [31:0] tmp_9_6_reg_3319;
reg   [31:0] tmp_9_7_reg_3329;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_7_reg_3329;
reg   [31:0] tmp_9_8_reg_3339;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_8_reg_3339;
reg   [31:0] tmp_9_9_reg_3349;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_9_reg_3349;
reg   [31:0] tmp_9_s_reg_3359;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_s_reg_3359;
wire   [31:0] tmp_1_1_fu_2005_p3;
reg   [31:0] tmp_1_1_reg_3369;
reg   [31:0] tmp_9_10_reg_3375;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_10_reg_3375;
reg   [31:0] tmp_9_11_reg_3385;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_11_reg_3385;
reg   [31:0] tmp_9_12_reg_3395;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_12_reg_3395;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_12_reg_3395;
reg   [31:0] tmp_9_13_reg_3405;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_13_reg_3405;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_13_reg_3405;
reg   [31:0] tmp_9_14_reg_3415;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_14_reg_3415;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_14_reg_3415;
reg   [31:0] tmp_9_15_reg_3425;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_15_reg_3425;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_15_reg_3425;
wire   [31:0] tmp_1_2_fu_2072_p3;
reg   [31:0] tmp_1_2_reg_3435;
reg   [31:0] tmp_9_16_reg_3441;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_16_reg_3441;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_16_reg_3441;
reg   [31:0] tmp_9_17_reg_3451;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_17_reg_3451;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_17_reg_3451;
reg   [31:0] tmp_9_18_reg_3461;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_18_reg_3461;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_18_reg_3461;
reg   [31:0] tmp_9_19_reg_3471;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_19_reg_3471;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_19_reg_3471;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_19_reg_3471;
reg   [31:0] tmp_9_20_reg_3481;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_20_reg_3481;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_20_reg_3481;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_20_reg_3481;
reg   [31:0] tmp_9_21_reg_3491;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_21_reg_3491;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_21_reg_3491;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_21_reg_3491;
wire   [31:0] tmp_1_3_fu_2138_p3;
reg   [31:0] tmp_1_3_reg_3501;
reg   [31:0] tmp_9_22_reg_3507;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_22_reg_3507;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_22_reg_3507;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_22_reg_3507;
reg   [31:0] tmp_9_23_reg_3517;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_23_reg_3517;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_23_reg_3517;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_23_reg_3517;
reg   [31:0] tmp_9_24_reg_3527;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_24_reg_3527;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_24_reg_3527;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_24_reg_3527;
reg   [31:0] tmp_9_25_reg_3537;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_25_reg_3537;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_25_reg_3537;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_25_reg_3537;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_25_reg_3537;
wire   [10:0] p_a_sum30_fu_2184_p2;
reg   [10:0] p_a_sum30_reg_3547;
wire   [10:0] p_a_311_rec_fu_2193_p2;
reg   [10:0] p_a_311_rec_reg_3552;
reg   [31:0] tmp_9_26_reg_3557;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_26_reg_3557;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_26_reg_3557;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_26_reg_3557;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_26_reg_3557;
reg   [31:0] tmp_9_27_reg_3577;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_27_reg_3577;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_27_reg_3577;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_27_reg_3577;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_27_reg_3577;
wire   [31:0] tmp_1_4_fu_2203_p3;
reg   [31:0] tmp_1_4_reg_3592;
reg   [31:0] tmp_9_28_reg_3598;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_28_reg_3598;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_28_reg_3598;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_28_reg_3598;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_28_reg_3598;
reg   [31:0] tmp_9_29_reg_3603;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_29_reg_3603;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_29_reg_3603;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_29_reg_3603;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_29_reg_3603;
reg   [31:0] tmp_9_30_reg_3608;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_30_reg_3608;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_30_reg_3608;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_30_reg_3608;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_30_reg_3608;
wire   [31:0] tmp_1_5_fu_2209_p3;
reg   [31:0] tmp_1_5_reg_3613;
wire   [31:0] tmp_1_6_fu_2215_p3;
reg   [31:0] tmp_1_6_reg_3619;
wire   [31:0] tmp_1_7_fu_2221_p3;
reg   [31:0] tmp_1_7_reg_3625;
wire   [31:0] tmp_1_8_fu_2227_p3;
reg   [31:0] tmp_1_8_reg_3631;
wire   [31:0] tmp_1_9_fu_2233_p3;
reg   [31:0] tmp_1_9_reg_3637;
wire   [31:0] tmp_1_s_fu_2239_p3;
reg   [31:0] tmp_1_s_reg_3643;
wire   [31:0] tmp_1_10_fu_2245_p3;
reg   [31:0] tmp_1_10_reg_3649;
wire   [31:0] tmp_1_11_fu_2251_p3;
reg   [31:0] tmp_1_11_reg_3655;
wire   [31:0] tmp_1_12_fu_2257_p3;
reg   [31:0] tmp_1_12_reg_3661;
wire   [31:0] tmp_1_13_fu_2263_p3;
reg   [31:0] tmp_1_13_reg_3667;
wire   [31:0] tmp_1_14_fu_2269_p3;
reg   [31:0] tmp_1_14_reg_3673;
wire   [31:0] tmp_1_15_fu_2275_p3;
reg   [31:0] tmp_1_15_reg_3679;
wire   [31:0] tmp_1_16_fu_2281_p3;
reg   [31:0] tmp_1_16_reg_3685;
wire   [31:0] tmp_1_17_fu_2287_p3;
reg   [31:0] tmp_1_17_reg_3691;
wire   [31:0] tmp_1_18_fu_2293_p3;
reg   [31:0] tmp_1_18_reg_3697;
wire   [31:0] tmp_1_19_fu_2299_p3;
reg   [31:0] tmp_1_19_reg_3703;
wire   [31:0] tmp_1_20_fu_2305_p3;
reg   [31:0] tmp_1_20_reg_3709;
wire   [31:0] tmp_1_21_fu_2311_p3;
reg   [31:0] tmp_1_21_reg_3715;
wire   [31:0] tmp_1_22_fu_2317_p3;
reg   [31:0] tmp_1_22_reg_3721;
wire   [31:0] tmp_1_23_fu_2323_p3;
reg   [31:0] tmp_1_23_reg_3727;
wire   [31:0] tmp_1_24_fu_2329_p3;
reg   [31:0] tmp_1_24_reg_3733;
wire   [31:0] tmp_1_25_fu_2335_p3;
reg   [31:0] tmp_1_25_reg_3739;
wire   [31:0] tmp_1_26_fu_2341_p3;
reg   [31:0] tmp_1_26_reg_3745;
wire   [31:0] tmp_1_27_fu_2347_p3;
reg   [31:0] tmp_1_27_reg_3751;
wire   [31:0] tmp_1_28_fu_2353_p3;
reg   [31:0] tmp_1_28_reg_3757;
wire   [31:0] tmp_1_29_fu_2359_p3;
reg   [31:0] tmp_1_29_reg_3763;
reg   [5:0] k_reg_660;
wire   [0:0] ap_CS_fsm_state204;
reg   [31:0] phi_mul_reg_671;
reg   [10:0] p_a_rec_phi_fu_686_p4;
reg   [5:0] i_phi_fu_698_p4;
reg   [5:0] ap_phi_precharge_reg_pp0_iter0_p_a_s_reg_705;
wire  signed [63:0] tmp_3_fu_1518_p1;
wire  signed [63:0] p_b2_sum_1_cast_fu_1533_p1;
wire  signed [63:0] p_b2_sum_2_cast_fu_1543_p1;
wire  signed [63:0] p_b2_sum_3_cast_fu_1553_p1;
wire  signed [63:0] p_b2_sum_4_cast_fu_1563_p1;
wire  signed [63:0] p_b2_sum_5_cast_fu_1573_p1;
wire  signed [63:0] p_b2_sum_6_cast_fu_1583_p1;
wire  signed [63:0] p_b2_sum_7_cast_fu_1593_p1;
wire  signed [63:0] p_b2_sum_8_cast_fu_1603_p1;
wire  signed [63:0] p_b2_sum_9_cast_fu_1613_p1;
wire  signed [63:0] p_b2_sum_cast_fu_1623_p1;
wire  signed [63:0] p_b2_sum_10_cast_fu_1633_p1;
wire  signed [63:0] p_b2_sum_11_cast_fu_1643_p1;
wire  signed [63:0] p_b2_sum_12_cast_fu_1653_p1;
wire  signed [63:0] p_b2_sum_13_cast_fu_1663_p1;
wire  signed [63:0] p_b2_sum_14_cast_fu_1673_p1;
wire  signed [63:0] p_b2_sum_15_cast_fu_1683_p1;
wire  signed [63:0] p_b2_sum_16_cast_fu_1693_p1;
wire  signed [63:0] p_b2_sum_17_cast_fu_1703_p1;
wire  signed [63:0] p_b2_sum_18_cast_fu_1713_p1;
wire  signed [63:0] p_b2_sum_19_cast_fu_1723_p1;
wire  signed [63:0] p_b2_sum_20_cast_fu_1733_p1;
wire  signed [63:0] p_b2_sum_21_cast_fu_1743_p1;
wire  signed [63:0] p_b2_sum_22_cast_fu_1753_p1;
wire  signed [63:0] p_b2_sum_23_cast_fu_1763_p1;
wire  signed [63:0] p_b2_sum_24_cast_fu_1773_p1;
wire  signed [63:0] p_b2_sum_25_cast_fu_1783_p1;
wire  signed [63:0] p_b2_sum_26_cast_fu_1793_p1;
wire  signed [63:0] p_b2_sum_27_cast_fu_1803_p1;
wire  signed [63:0] p_b2_sum_28_cast_fu_1813_p1;
wire  signed [63:0] p_b2_sum_29_cast_fu_1823_p1;
wire  signed [63:0] p_b2_sum_30_cast_fu_1833_p1;
wire   [63:0] p_a_rec_cast_fu_1850_p1;
wire   [63:0] p_a_sum_cast_fu_1870_p1;
wire   [63:0] p_a_sum1_cast_fu_1880_p1;
wire   [63:0] p_a_sum2_cast_fu_1890_p1;
wire   [63:0] p_a_sum3_cast_fu_1900_p1;
wire   [63:0] p_a_sum4_cast_fu_1910_p1;
wire   [63:0] p_a_sum5_cast_fu_1920_p1;
wire   [63:0] p_a_sum6_cast_fu_1930_p1;
wire   [63:0] p_a_sum7_cast_fu_1940_p1;
wire   [63:0] p_a_sum8_cast_fu_1950_p1;
wire   [63:0] p_a_sum9_cast_fu_1960_p1;
wire   [63:0] p_a_sum10_cast_fu_1970_p1;
wire   [63:0] p_a_sum11_cast_fu_1980_p1;
wire   [63:0] p_a_sum12_cast_fu_1990_p1;
wire   [63:0] p_a_sum13_cast_fu_2000_p1;
wire   [63:0] p_a_sum14_cast_fu_2017_p1;
wire   [63:0] p_a_sum15_cast_fu_2027_p1;
wire   [63:0] p_a_sum16_cast_fu_2037_p1;
wire   [63:0] p_a_sum17_cast_fu_2047_p1;
wire   [63:0] p_a_sum18_cast_fu_2057_p1;
wire   [63:0] p_a_sum19_cast_fu_2067_p1;
wire   [63:0] p_a_sum20_cast_fu_2083_p1;
wire   [63:0] p_a_sum21_cast_fu_2093_p1;
wire   [63:0] p_a_sum22_cast_fu_2103_p1;
wire   [63:0] p_a_sum23_cast_fu_2113_p1;
wire   [63:0] p_a_sum24_cast_fu_2123_p1;
wire   [63:0] p_a_sum25_cast_fu_2133_p1;
wire   [63:0] p_a_sum26_cast_fu_2149_p1;
wire   [63:0] p_a_sum27_cast_fu_2159_p1;
wire   [63:0] p_a_sum28_cast_fu_2169_p1;
wire   [63:0] p_a_sum29_cast_fu_2179_p1;
wire   [63:0] p_a_sum30_cast_fu_2199_p1;
reg   [63:0] p_c_0_idx_fu_150;
wire   [63:0] p_c_1_idx5_fu_2376_p2;
reg   [31:0] a_Addr_A_orig;
reg   [31:0] b_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_716_p0;
reg   [31:0] grp_fu_716_p1;
wire   [30:0] tmp_2_fu_766_p4;
wire   [29:0] tmp_6_fu_788_p4;
wire   [28:0] tmp_7_fu_822_p4;
wire   [27:0] tmp_8_fu_856_p4;
wire   [26:0] tmp_10_fu_872_p4;
wire   [1:0] p_b_1_fu_888_p3;
wire   [1:0] p_b_2_cast_fu_896_p1;
wire   [2:0] p_a_1_addr_rec_2_cas_fu_906_p1;
wire   [2:0] p_b_3_cast_fu_910_p1;
wire   [2:0] p_b_4_cast_fu_920_p1;
wire   [2:0] p_b_5_cast_fu_930_p1;
wire   [2:0] p_b_6_cast_fu_940_p1;
wire   [3:0] p_a_1_addr_rec_6_cas_fu_990_p1;
wire   [3:0] p_b_7_cast_fu_993_p1;
wire   [3:0] p_b_8_cast_fu_1002_p1;
wire   [3:0] p_b_9_cast_fu_1011_p1;
wire   [3:0] p_b_cast_fu_1020_p1;
wire   [3:0] p_b_10_cast_fu_1029_p1;
wire   [3:0] p_b_11_cast_fu_1039_p1;
wire   [3:0] p_b_12_cast_fu_1049_p1;
wire   [3:0] p_b_13_cast_fu_1059_p1;
wire   [4:0] p_a_1_addr_rec_12_ca_fu_1069_p1;
wire   [4:0] p_b_14_cast_fu_1073_p1;
wire   [4:0] p_b_15_cast_fu_1082_p1;
wire   [4:0] p_b_16_cast_fu_1117_p1;
wire   [4:0] p_b_17_cast_fu_1125_p1;
wire   [4:0] p_b_18_cast_fu_1134_p1;
wire   [4:0] p_b_19_cast_fu_1144_p1;
wire   [4:0] p_b_20_cast_fu_1154_p1;
wire   [4:0] p_b_21_cast_fu_1189_p1;
wire   [4:0] p_b_22_cast_fu_1197_p1;
wire   [4:0] p_b_23_cast_fu_1206_p1;
wire   [4:0] p_b_24_cast_fu_1216_p1;
wire   [4:0] p_b_25_cast_fu_1226_p1;
wire   [4:0] p_b_26_cast_fu_1410_p1;
wire   [4:0] p_a_1_addr_rec_25_fu_1413_p2;
wire   [4:0] p_b_27_cast_fu_1426_p1;
wire   [4:0] p_a_1_addr_rec_26_fu_1429_p2;
wire   [4:0] p_b_28_cast_fu_1443_p1;
wire   [4:0] p_a_1_addr_rec_27_fu_1447_p2;
wire   [4:0] p_b_29_cast_fu_1461_p1;
wire   [4:0] p_a_1_addr_rec_28_fu_1465_p2;
wire   [5:0] p_a_1_addr_rec_28_ca_fu_1471_p1;
wire   [5:0] p_b_30_cast_fu_1483_p1;
wire   [31:0] k_cast_fu_1509_p1;
wire   [11:0] tmp_11_fu_1523_p1;
wire   [11:0] p_b2_sum_1_fu_1527_p2;
wire   [11:0] p_b2_sum_2_fu_1538_p2;
wire   [11:0] p_b2_sum_3_fu_1548_p2;
wire   [11:0] p_b2_sum_4_fu_1558_p2;
wire   [11:0] p_b2_sum_5_fu_1568_p2;
wire   [11:0] p_b2_sum_6_fu_1578_p2;
wire   [11:0] p_b2_sum_7_fu_1588_p2;
wire   [11:0] p_b2_sum_8_fu_1598_p2;
wire   [11:0] p_b2_sum_9_fu_1608_p2;
wire   [11:0] p_b2_sum_s_fu_1618_p2;
wire   [11:0] p_b2_sum_10_fu_1628_p2;
wire   [11:0] p_b2_sum_11_fu_1638_p2;
wire   [11:0] p_b2_sum_12_fu_1648_p2;
wire   [11:0] p_b2_sum_13_fu_1658_p2;
wire   [11:0] p_b2_sum_14_fu_1668_p2;
wire   [11:0] p_b2_sum_15_fu_1678_p2;
wire   [11:0] p_b2_sum_16_fu_1688_p2;
wire   [11:0] p_b2_sum_17_fu_1698_p2;
wire   [11:0] p_b2_sum_18_fu_1708_p2;
wire   [11:0] p_b2_sum_19_fu_1718_p2;
wire   [11:0] p_b2_sum_20_fu_1728_p2;
wire   [11:0] p_b2_sum_21_fu_1738_p2;
wire   [11:0] p_b2_sum_22_fu_1748_p2;
wire   [11:0] p_b2_sum_23_fu_1758_p2;
wire   [11:0] p_b2_sum_24_fu_1768_p2;
wire   [11:0] p_b2_sum_25_fu_1778_p2;
wire   [11:0] p_b2_sum_26_fu_1788_p2;
wire   [11:0] p_b2_sum_27_fu_1798_p2;
wire   [11:0] p_b2_sum_28_fu_1808_p2;
wire   [11:0] p_b2_sum_29_fu_1818_p2;
wire   [11:0] p_b2_sum_30_fu_1828_p2;
wire   [31:0] i_cast_fu_1855_p1;
wire   [10:0] p_a_sum_fu_1864_p2;
wire   [10:0] p_a_sum1_fu_1875_p2;
wire   [10:0] p_a_sum2_fu_1885_p2;
wire   [10:0] p_a_sum3_fu_1895_p2;
wire   [10:0] p_a_sum4_fu_1905_p2;
wire   [10:0] p_a_sum5_fu_1915_p2;
wire   [10:0] p_a_sum6_fu_1925_p2;
wire   [10:0] p_a_sum7_fu_1935_p2;
wire   [10:0] p_a_sum8_fu_1945_p2;
wire   [10:0] p_a_sum9_fu_1955_p2;
wire   [10:0] p_a_sum10_fu_1965_p2;
wire   [10:0] p_a_sum11_fu_1975_p2;
wire   [10:0] p_a_sum12_fu_1985_p2;
wire   [10:0] p_a_sum13_fu_1995_p2;
wire   [10:0] p_a_sum14_fu_2012_p2;
wire   [10:0] p_a_sum15_fu_2022_p2;
wire   [10:0] p_a_sum16_fu_2032_p2;
wire   [10:0] p_a_sum17_fu_2042_p2;
wire   [10:0] p_a_sum18_fu_2052_p2;
wire   [10:0] p_a_sum19_fu_2062_p2;
wire   [10:0] p_a_sum20_fu_2078_p2;
wire   [10:0] p_a_sum21_fu_2088_p2;
wire   [10:0] p_a_sum22_fu_2098_p2;
wire   [10:0] p_a_sum23_fu_2108_p2;
wire   [10:0] p_a_sum24_fu_2118_p2;
wire   [10:0] p_a_sum25_fu_2128_p2;
wire   [10:0] p_a_sum26_fu_2144_p2;
wire   [10:0] p_a_sum27_fu_2154_p2;
wire   [10:0] p_a_sum28_fu_2164_p2;
wire   [10:0] p_a_sum29_fu_2174_p2;
wire   [10:0] p_a_cast_fu_2189_p1;
reg   [38:0] ap_NS_fsm;
reg    ap_condition_2845;
reg    ap_condition_2849;

// power-on initialization
initial begin
#0 ap_CS_fsm = 39'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

matmul_hw_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_716_p0),
    .din1(grp_fu_716_p1),
    .ce(1'b1),
    .dout(grp_fu_716_p2)
);

matmul_hw_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_Dout_A),
    .din1(b_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_721_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond1_fu_1838_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond1_reg_3226 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & ~(exitcond1_reg_3226 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((ap_condition_2849 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter0_p_a_s_reg_705 <= ap_const_lv6_0;
        end else if ((ap_condition_2845 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter0_p_a_s_reg_705 <= p_a_1_addr_rec_29_reg_3043;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_3226 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_694 <= i_1_reg_3230;
    end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        i_reg_694 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state204)) begin
        k_reg_660 <= k_1_reg_3057;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        k_reg_660 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_3226 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_a_rec_reg_682 <= p_a_311_rec_reg_3552;
    end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        p_a_rec_reg_682 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_tmp_4_reg_3240))) begin
        p_c_0_idx_fu_150 <= p_c_1_idx5_fu_2376_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        p_c_0_idx_fu_150 <= ap_const_lv64_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state204)) begin
        phi_mul_reg_671 <= next_mul_reg_3048;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        phi_mul_reg_671 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226 <= exitcond1_reg_3226;
        ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240 <= tmp_4_reg_3240;
        ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226 <= ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226;
        ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240 <= ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240;
        ap_pipeline_reg_pp0_iter2_tmp_9_27_reg_3577 <= tmp_9_27_reg_3577;
        ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226 <= ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226;
        ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240 <= ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240;
        ap_pipeline_reg_pp0_iter3_tmp_9_27_reg_3577 <= ap_pipeline_reg_pp0_iter2_tmp_9_27_reg_3577;
        ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226 <= ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226;
        ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240 <= ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240;
        ap_pipeline_reg_pp0_iter4_tmp_9_27_reg_3577 <= ap_pipeline_reg_pp0_iter3_tmp_9_27_reg_3577;
        ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226 <= ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226;
        ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240 <= ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240;
        ap_pipeline_reg_pp0_iter5_tmp_9_27_reg_3577 <= ap_pipeline_reg_pp0_iter4_tmp_9_27_reg_3577;
        ap_pipeline_reg_pp0_iter6_exitcond1_reg_3226 <= ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226;
        ap_pipeline_reg_pp0_iter6_tmp_4_reg_3240 <= ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240;
        exitcond1_reg_3226 <= exitcond1_fu_1838_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_10_reg_3375 <= tmp_9_10_reg_3375;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_11_reg_3385 <= tmp_9_11_reg_3385;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_12_reg_3395 <= tmp_9_12_reg_3395;
        ap_pipeline_reg_pp0_iter2_tmp_9_12_reg_3395 <= ap_pipeline_reg_pp0_iter1_tmp_9_12_reg_3395;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_13_reg_3405 <= tmp_9_13_reg_3405;
        ap_pipeline_reg_pp0_iter2_tmp_9_13_reg_3405 <= ap_pipeline_reg_pp0_iter1_tmp_9_13_reg_3405;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_14_reg_3415 <= tmp_9_14_reg_3415;
        ap_pipeline_reg_pp0_iter2_tmp_9_14_reg_3415 <= ap_pipeline_reg_pp0_iter1_tmp_9_14_reg_3415;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_15_reg_3425 <= tmp_9_15_reg_3425;
        ap_pipeline_reg_pp0_iter2_tmp_9_15_reg_3425 <= ap_pipeline_reg_pp0_iter1_tmp_9_15_reg_3425;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_16_reg_3441 <= tmp_9_16_reg_3441;
        ap_pipeline_reg_pp0_iter2_tmp_9_16_reg_3441 <= ap_pipeline_reg_pp0_iter1_tmp_9_16_reg_3441;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_17_reg_3451 <= tmp_9_17_reg_3451;
        ap_pipeline_reg_pp0_iter2_tmp_9_17_reg_3451 <= ap_pipeline_reg_pp0_iter1_tmp_9_17_reg_3451;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_18_reg_3461 <= tmp_9_18_reg_3461;
        ap_pipeline_reg_pp0_iter2_tmp_9_18_reg_3461 <= ap_pipeline_reg_pp0_iter1_tmp_9_18_reg_3461;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_19_reg_3471 <= tmp_9_19_reg_3471;
        ap_pipeline_reg_pp0_iter2_tmp_9_19_reg_3471 <= ap_pipeline_reg_pp0_iter1_tmp_9_19_reg_3471;
        ap_pipeline_reg_pp0_iter3_tmp_9_19_reg_3471 <= ap_pipeline_reg_pp0_iter2_tmp_9_19_reg_3471;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_20_reg_3481 <= tmp_9_20_reg_3481;
        ap_pipeline_reg_pp0_iter2_tmp_9_20_reg_3481 <= ap_pipeline_reg_pp0_iter1_tmp_9_20_reg_3481;
        ap_pipeline_reg_pp0_iter3_tmp_9_20_reg_3481 <= ap_pipeline_reg_pp0_iter2_tmp_9_20_reg_3481;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_21_reg_3491 <= tmp_9_21_reg_3491;
        ap_pipeline_reg_pp0_iter2_tmp_9_21_reg_3491 <= ap_pipeline_reg_pp0_iter1_tmp_9_21_reg_3491;
        ap_pipeline_reg_pp0_iter3_tmp_9_21_reg_3491 <= ap_pipeline_reg_pp0_iter2_tmp_9_21_reg_3491;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_22_reg_3507 <= tmp_9_22_reg_3507;
        ap_pipeline_reg_pp0_iter2_tmp_9_22_reg_3507 <= ap_pipeline_reg_pp0_iter1_tmp_9_22_reg_3507;
        ap_pipeline_reg_pp0_iter3_tmp_9_22_reg_3507 <= ap_pipeline_reg_pp0_iter2_tmp_9_22_reg_3507;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_23_reg_3517 <= tmp_9_23_reg_3517;
        ap_pipeline_reg_pp0_iter2_tmp_9_23_reg_3517 <= ap_pipeline_reg_pp0_iter1_tmp_9_23_reg_3517;
        ap_pipeline_reg_pp0_iter3_tmp_9_23_reg_3517 <= ap_pipeline_reg_pp0_iter2_tmp_9_23_reg_3517;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_24_reg_3527 <= tmp_9_24_reg_3527;
        ap_pipeline_reg_pp0_iter2_tmp_9_24_reg_3527 <= ap_pipeline_reg_pp0_iter1_tmp_9_24_reg_3527;
        ap_pipeline_reg_pp0_iter3_tmp_9_24_reg_3527 <= ap_pipeline_reg_pp0_iter2_tmp_9_24_reg_3527;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_25_reg_3537 <= tmp_9_25_reg_3537;
        ap_pipeline_reg_pp0_iter2_tmp_9_25_reg_3537 <= ap_pipeline_reg_pp0_iter1_tmp_9_25_reg_3537;
        ap_pipeline_reg_pp0_iter3_tmp_9_25_reg_3537 <= ap_pipeline_reg_pp0_iter2_tmp_9_25_reg_3537;
        ap_pipeline_reg_pp0_iter4_tmp_9_25_reg_3537 <= ap_pipeline_reg_pp0_iter3_tmp_9_25_reg_3537;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_26_reg_3557 <= tmp_9_26_reg_3557;
        ap_pipeline_reg_pp0_iter2_tmp_9_26_reg_3557 <= ap_pipeline_reg_pp0_iter1_tmp_9_26_reg_3557;
        ap_pipeline_reg_pp0_iter3_tmp_9_26_reg_3557 <= ap_pipeline_reg_pp0_iter2_tmp_9_26_reg_3557;
        ap_pipeline_reg_pp0_iter4_tmp_9_26_reg_3557 <= ap_pipeline_reg_pp0_iter3_tmp_9_26_reg_3557;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_7_reg_3329 <= tmp_9_7_reg_3329;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_8_reg_3339 <= tmp_9_8_reg_3339;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_9_reg_3349 <= tmp_9_9_reg_3349;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_9_s_reg_3359 <= tmp_9_s_reg_3359;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_9_28_reg_3598 <= tmp_9_28_reg_3598;
        ap_pipeline_reg_pp0_iter3_tmp_9_28_reg_3598 <= ap_pipeline_reg_pp0_iter2_tmp_9_28_reg_3598;
        ap_pipeline_reg_pp0_iter4_tmp_9_28_reg_3598 <= ap_pipeline_reg_pp0_iter3_tmp_9_28_reg_3598;
        ap_pipeline_reg_pp0_iter5_tmp_9_28_reg_3598 <= ap_pipeline_reg_pp0_iter4_tmp_9_28_reg_3598;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_9_29_reg_3603 <= tmp_9_29_reg_3603;
        ap_pipeline_reg_pp0_iter3_tmp_9_29_reg_3603 <= ap_pipeline_reg_pp0_iter2_tmp_9_29_reg_3603;
        ap_pipeline_reg_pp0_iter4_tmp_9_29_reg_3603 <= ap_pipeline_reg_pp0_iter3_tmp_9_29_reg_3603;
        ap_pipeline_reg_pp0_iter5_tmp_9_29_reg_3603 <= ap_pipeline_reg_pp0_iter4_tmp_9_29_reg_3603;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_9_30_reg_3608 <= tmp_9_30_reg_3608;
        ap_pipeline_reg_pp0_iter3_tmp_9_30_reg_3608 <= ap_pipeline_reg_pp0_iter2_tmp_9_30_reg_3608;
        ap_pipeline_reg_pp0_iter4_tmp_9_30_reg_3608 <= ap_pipeline_reg_pp0_iter3_tmp_9_30_reg_3608;
        ap_pipeline_reg_pp0_iter5_tmp_9_30_reg_3608 <= ap_pipeline_reg_pp0_iter4_tmp_9_30_reg_3608;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_s_reg_2470) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_10_reg_3116 <= p_b2_sum_cast_fu_1623_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_1_reg_2519) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_11_reg_3121 <= p_b2_sum_10_cast_fu_1633_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_3_reg_2524) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_12_reg_3126 <= p_b2_sum_11_cast_fu_1643_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_7_reg_2529) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_13_reg_3131 <= p_b2_sum_12_cast_fu_1653_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_10_reg_2534) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_14_reg_3136 <= p_b2_sum_13_cast_fu_1663_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp1_reg_2476) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_15_reg_3141 <= p_b2_sum_14_cast_fu_1673_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_11_reg_2539) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_16_reg_3146 <= p_b2_sum_15_cast_fu_1683_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_12_reg_2544) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_17_reg_3151 <= p_b2_sum_16_cast_fu_1693_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_13_reg_2550) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_18_reg_3156 <= p_b2_sum_17_cast_fu_1703_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_14_reg_2617) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_19_reg_3161 <= p_b2_sum_18_cast_fu_1713_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp_reg_2420) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_1_reg_3071 <= p_b2_sum_1_cast_fu_1533_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_15_reg_2622) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_20_reg_3166 <= p_b2_sum_19_cast_fu_1723_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_16_reg_2627) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_21_reg_3171 <= p_b2_sum_20_cast_fu_1733_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_17_reg_2632) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_22_reg_3176 <= p_b2_sum_21_cast_fu_1743_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_18_reg_2638) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_23_reg_3181 <= p_b2_sum_22_cast_fu_1753_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_19_reg_2675) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_24_reg_3186 <= p_b2_sum_23_cast_fu_1763_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_20_reg_2680) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_25_reg_3191 <= p_b2_sum_24_cast_fu_1773_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_21_reg_2685) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_26_reg_3196 <= p_b2_sum_25_cast_fu_1783_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_22_reg_2690) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_27_reg_3201 <= p_b2_sum_26_cast_fu_1793_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_23_reg_2696) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_28_reg_3206 <= p_b2_sum_27_cast_fu_1803_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_24_reg_2733) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_29_reg_3211 <= p_b2_sum_28_cast_fu_1813_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_2_reg_2427) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_2_reg_3076 <= p_b2_sum_2_cast_fu_1543_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_25_reg_2738) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_30_reg_3216 <= p_b2_sum_29_cast_fu_1823_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp2_reg_2482) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_31_reg_3221 <= p_b2_sum_30_cast_fu_1833_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp4_reg_2432) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_3_reg_3081 <= p_b2_sum_3_cast_fu_1553_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_4_reg_2437) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_4_reg_3086 <= p_b2_sum_4_cast_fu_1563_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_5_reg_2442) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_5_reg_3091 <= p_b2_sum_5_cast_fu_1573_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_6_reg_2447) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_6_reg_3096 <= p_b2_sum_6_cast_fu_1583_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp7_reg_2452) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_7_reg_3101 <= p_b2_sum_7_cast_fu_1593_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_8_reg_2458) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_8_reg_3106 <= p_b2_sum_8_cast_fu_1603_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_9_reg_2464) & (1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_9_reg_3111 <= p_b2_sum_9_cast_fu_1613_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
        b_addr_reg_3066 <= tmp_3_fu_1518_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_3230 <= i_1_fu_1844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        icmp1_reg_2476 <= icmp1_fu_866_p2;
        icmp2_reg_2482 <= icmp2_fu_882_p2;
        icmp4_reg_2432 <= icmp4_fu_798_p2;
        icmp7_reg_2452 <= icmp7_fu_832_p2;
        icmp_reg_2420 <= icmp_fu_776_p2;
        p_a_1_addr_rec_2_reg_2488 <= p_a_1_addr_rec_2_fu_900_p2;
        p_a_1_addr_rec_3_reg_2494 <= p_a_1_addr_rec_3_fu_914_p2;
        p_a_1_addr_rec_4_reg_2500 <= p_a_1_addr_rec_4_fu_924_p2;
        p_a_1_addr_rec_5_reg_2506 <= p_a_1_addr_rec_5_fu_934_p2;
        p_a_1_addr_rec_6_reg_2512 <= p_a_1_addr_rec_6_fu_944_p2;
        tmp_7_2_reg_2427 <= tmp_7_2_fu_782_p2;
        tmp_7_4_reg_2437 <= tmp_7_4_fu_804_p2;
        tmp_7_5_reg_2442 <= tmp_7_5_fu_810_p2;
        tmp_7_6_reg_2447 <= tmp_7_6_fu_816_p2;
        tmp_7_8_reg_2458 <= tmp_7_8_fu_838_p2;
        tmp_7_9_reg_2464 <= tmp_7_9_fu_844_p2;
        tmp_7_s_reg_2470 <= tmp_7_s_fu_850_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        k_1_reg_3057 <= k_1_fu_1503_p2;
        next_mul_reg_3048 <= next_mul_fu_1492_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_7_reg_2529) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_10_ca_1_reg_2858[3 : 0] <= p_a_1_addr_rec_10_ca_1_fu_1323_p1[3 : 0];
        p_a_1_addr_rec_10_ca_reg_2853[3 : 0] <= p_a_1_addr_rec_10_ca_fu_1320_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_a_1_addr_rec_10_reg_2586 <= p_a_1_addr_rec_10_fu_1043_p2;
        p_a_1_addr_rec_11_reg_2592 <= p_a_1_addr_rec_11_fu_1053_p2;
        p_a_1_addr_rec_12_reg_2598 <= p_a_1_addr_rec_12_fu_1063_p2;
        p_a_1_addr_rec_13_reg_2604 <= p_a_1_addr_rec_13_fu_1076_p2;
        p_a_1_addr_rec_14_reg_2610 <= p_a_1_addr_rec_14_fu_1086_p2;
        p_a_1_addr_rec_1_reg_2580 <= p_a_1_addr_rec_1_fu_1033_p2;
        p_a_1_addr_rec_7_reg_2556 <= p_a_1_addr_rec_7_fu_996_p2;
        p_a_1_addr_rec_8_reg_2562 <= p_a_1_addr_rec_8_fu_1005_p2;
        p_a_1_addr_rec_9_reg_2568 <= p_a_1_addr_rec_9_fu_1014_p2;
        p_a_1_addr_rec_s_reg_2574 <= p_a_1_addr_rec_s_fu_1023_p2;
        tmp_7_10_reg_2534 <= tmp_7_10_fu_970_p2;
        tmp_7_11_reg_2539 <= tmp_7_11_fu_975_p2;
        tmp_7_12_reg_2544 <= tmp_7_12_fu_980_p2;
        tmp_7_13_reg_2550 <= tmp_7_13_fu_985_p2;
        tmp_7_1_reg_2519 <= tmp_7_1_fu_955_p2;
        tmp_7_3_reg_2524 <= tmp_7_3_fu_960_p2;
        tmp_7_7_reg_2529 <= tmp_7_7_fu_965_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_10_reg_2534) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_11_ca_1_reg_2868[3 : 0] <= p_a_1_addr_rec_11_ca_1_fu_1329_p1[3 : 0];
        p_a_1_addr_rec_11_ca_reg_2863[3 : 0] <= p_a_1_addr_rec_11_ca_fu_1326_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp1_reg_2476) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_12_ca_1_reg_2873[3 : 0] <= p_a_1_addr_rec_12_ca_1_fu_1332_p1[3 : 0];
        p_a_1_addr_rec_12_ca_2_reg_2878[3 : 0] <= p_a_1_addr_rec_12_ca_2_fu_1335_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_11_reg_2539) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_13_ca_1_reg_2888[4 : 0] <= p_a_1_addr_rec_13_ca_1_fu_1341_p1[4 : 0];
        p_a_1_addr_rec_13_ca_reg_2883[4 : 0] <= p_a_1_addr_rec_13_ca_fu_1338_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_12_reg_2544) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_14_ca_1_reg_2898[4 : 0] <= p_a_1_addr_rec_14_ca_1_fu_1347_p1[4 : 0];
        p_a_1_addr_rec_14_ca_reg_2893[4 : 0] <= p_a_1_addr_rec_14_ca_fu_1344_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_13_reg_2550) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_15_ca_1_reg_2908[4 : 0] <= p_a_1_addr_rec_15_ca_1_fu_1353_p1[4 : 0];
        p_a_1_addr_rec_15_ca_reg_2903[4 : 0] <= p_a_1_addr_rec_15_ca_fu_1350_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_a_1_addr_rec_15_reg_2644 <= p_a_1_addr_rec_15_fu_1120_p2;
        p_a_1_addr_rec_16_reg_2650 <= p_a_1_addr_rec_16_fu_1128_p2;
        p_a_1_addr_rec_17_reg_2656 <= p_a_1_addr_rec_17_fu_1138_p2;
        p_a_1_addr_rec_18_reg_2662 <= p_a_1_addr_rec_18_fu_1148_p2;
        p_a_1_addr_rec_19_reg_2668 <= p_a_1_addr_rec_19_fu_1158_p2;
        tmp_7_14_reg_2617 <= tmp_7_14_fu_1092_p2;
        tmp_7_15_reg_2622 <= tmp_7_15_fu_1097_p2;
        tmp_7_16_reg_2627 <= tmp_7_16_fu_1102_p2;
        tmp_7_17_reg_2632 <= tmp_7_17_fu_1107_p2;
        tmp_7_18_reg_2638 <= tmp_7_18_fu_1112_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_14_reg_2617) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_16_ca_1_reg_2918[4 : 0] <= p_a_1_addr_rec_16_ca_1_fu_1359_p1[4 : 0];
        p_a_1_addr_rec_16_ca_reg_2913[4 : 0] <= p_a_1_addr_rec_16_ca_fu_1356_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_15_reg_2622) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_17_ca_1_reg_2928[4 : 0] <= p_a_1_addr_rec_17_ca_1_fu_1365_p1[4 : 0];
        p_a_1_addr_rec_17_ca_reg_2923[4 : 0] <= p_a_1_addr_rec_17_ca_fu_1362_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_16_reg_2627) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_18_ca_1_reg_2938[4 : 0] <= p_a_1_addr_rec_18_ca_1_fu_1371_p1[4 : 0];
        p_a_1_addr_rec_18_ca_reg_2933[4 : 0] <= p_a_1_addr_rec_18_ca_fu_1368_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_17_reg_2632) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_19_ca_1_reg_2948[4 : 0] <= p_a_1_addr_rec_19_ca_1_fu_1377_p1[4 : 0];
        p_a_1_addr_rec_19_ca_reg_2943[4 : 0] <= p_a_1_addr_rec_19_ca_fu_1374_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_3_reg_2524) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_1_cas_1_reg_2848[3 : 0] <= p_a_1_addr_rec_1_cas_1_fu_1317_p1[3 : 0];
        p_a_1_addr_rec_1_cas_reg_2843[3 : 0] <= p_a_1_addr_rec_1_cas_fu_1314_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_18_reg_2638) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_20_ca_1_reg_2958[4 : 0] <= p_a_1_addr_rec_20_ca_1_fu_1383_p1[4 : 0];
        p_a_1_addr_rec_20_ca_reg_2953[4 : 0] <= p_a_1_addr_rec_20_ca_fu_1380_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_a_1_addr_rec_20_reg_2702 <= p_a_1_addr_rec_20_fu_1192_p2;
        p_a_1_addr_rec_21_reg_2708 <= p_a_1_addr_rec_21_fu_1200_p2;
        p_a_1_addr_rec_22_reg_2714 <= p_a_1_addr_rec_22_fu_1210_p2;
        p_a_1_addr_rec_23_reg_2720 <= p_a_1_addr_rec_23_fu_1220_p2;
        p_a_1_addr_rec_24_reg_2726 <= p_a_1_addr_rec_24_fu_1230_p2;
        tmp_7_19_reg_2675 <= tmp_7_19_fu_1164_p2;
        tmp_7_20_reg_2680 <= tmp_7_20_fu_1169_p2;
        tmp_7_21_reg_2685 <= tmp_7_21_fu_1174_p2;
        tmp_7_22_reg_2690 <= tmp_7_22_fu_1179_p2;
        tmp_7_23_reg_2696 <= tmp_7_23_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_19_reg_2675) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_21_ca_1_reg_2968[4 : 0] <= p_a_1_addr_rec_21_ca_1_fu_1389_p1[4 : 0];
        p_a_1_addr_rec_21_ca_reg_2963[4 : 0] <= p_a_1_addr_rec_21_ca_fu_1386_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_20_reg_2680) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_22_ca_1_reg_2978[4 : 0] <= p_a_1_addr_rec_22_ca_1_fu_1395_p1[4 : 0];
        p_a_1_addr_rec_22_ca_reg_2973[4 : 0] <= p_a_1_addr_rec_22_ca_fu_1392_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_21_reg_2685) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_23_ca_1_reg_2988[4 : 0] <= p_a_1_addr_rec_23_ca_1_fu_1401_p1[4 : 0];
        p_a_1_addr_rec_23_ca_reg_2983[4 : 0] <= p_a_1_addr_rec_23_ca_fu_1398_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_22_reg_2690) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_24_ca_1_reg_2998[4 : 0] <= p_a_1_addr_rec_24_ca_1_fu_1407_p1[4 : 0];
        p_a_1_addr_rec_24_ca_reg_2993[4 : 0] <= p_a_1_addr_rec_24_ca_fu_1404_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_23_reg_2696) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_25_ca_1_reg_3008[4 : 0] <= p_a_1_addr_rec_25_ca_1_fu_1422_p1[4 : 0];
        p_a_1_addr_rec_25_ca_reg_3003[4 : 0] <= p_a_1_addr_rec_25_ca_fu_1418_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_a_1_addr_rec_26_ca_1_reg_3018[4 : 0] <= p_a_1_addr_rec_26_ca_1_fu_1439_p1[4 : 0];
        p_a_1_addr_rec_26_ca_reg_3013[4 : 0] <= p_a_1_addr_rec_26_ca_fu_1435_p1[4 : 0];
        p_a_1_addr_rec_27_ca_1_reg_3028[4 : 0] <= p_a_1_addr_rec_27_ca_1_fu_1457_p1[4 : 0];
        p_a_1_addr_rec_27_ca_reg_3023[4 : 0] <= p_a_1_addr_rec_27_ca_fu_1453_p1[4 : 0];
        p_a_1_addr_rec_29_reg_3043 <= p_a_1_addr_rec_29_fu_1486_p2;
        tmp_7_24_reg_2733 <= tmp_7_24_fu_1236_p2;
        tmp_7_25_reg_2738 <= tmp_7_25_fu_1241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp2_reg_2482) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_28_ca_1_reg_3033[4 : 0] <= p_a_1_addr_rec_28_ca_1_fu_1475_p1[4 : 0];
        p_a_1_addr_rec_28_ca_2_reg_3038[4 : 0] <= p_a_1_addr_rec_28_ca_2_fu_1479_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp4_reg_2432) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_2_cas_1_reg_2753[1 : 0] <= p_a_1_addr_rec_2_cas_1_fu_1260_p1[1 : 0];
        p_a_1_addr_rec_2_cas_2_reg_2758[1 : 0] <= p_a_1_addr_rec_2_cas_2_fu_1263_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_4_reg_2437) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_3_cas_1_reg_2768[2 : 0] <= p_a_1_addr_rec_3_cas_1_fu_1269_p1[2 : 0];
        p_a_1_addr_rec_3_cas_reg_2763[2 : 0] <= p_a_1_addr_rec_3_cas_fu_1266_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_5_reg_2442) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_4_cas_1_reg_2778[2 : 0] <= p_a_1_addr_rec_4_cas_1_fu_1275_p1[2 : 0];
        p_a_1_addr_rec_4_cas_reg_2773[2 : 0] <= p_a_1_addr_rec_4_cas_fu_1272_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_6_reg_2447) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_5_cas_1_reg_2788[2 : 0] <= p_a_1_addr_rec_5_cas_1_fu_1281_p1[2 : 0];
        p_a_1_addr_rec_5_cas_reg_2783[2 : 0] <= p_a_1_addr_rec_5_cas_fu_1278_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == icmp7_reg_2452) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_6_cas_1_reg_2793[2 : 0] <= p_a_1_addr_rec_6_cas_1_fu_1284_p1[2 : 0];
        p_a_1_addr_rec_6_cas_2_reg_2798[2 : 0] <= p_a_1_addr_rec_6_cas_2_fu_1287_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_8_reg_2458) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_7_cas_1_reg_2808[3 : 0] <= p_a_1_addr_rec_7_cas_1_fu_1293_p1[3 : 0];
        p_a_1_addr_rec_7_cas_reg_2803[3 : 0] <= p_a_1_addr_rec_7_cas_fu_1290_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_9_reg_2464) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_8_cas_1_reg_2818[3 : 0] <= p_a_1_addr_rec_8_cas_1_fu_1299_p1[3 : 0];
        p_a_1_addr_rec_8_cas_reg_2813[3 : 0] <= p_a_1_addr_rec_8_cas_fu_1296_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_s_reg_2470) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_9_cas_1_reg_2828[3 : 0] <= p_a_1_addr_rec_9_cas_1_fu_1305_p1[3 : 0];
        p_a_1_addr_rec_9_cas_reg_2823[3 : 0] <= p_a_1_addr_rec_9_cas_fu_1302_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_1_reg_2519) & (1'b1 == ap_CS_fsm_state5))) begin
        p_a_1_addr_rec_cast_1_reg_2833[3 : 0] <= p_a_1_addr_rec_cast_1_fu_1308_p1[3 : 0];
        p_a_1_addr_rec_cast_reg_2838[3 : 0] <= p_a_1_addr_rec_cast_fu_1311_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        p_a_311_rec_reg_3552 <= p_a_311_rec_fu_2193_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage30) & ~(1'b0 == icmp2_reg_2482))) begin
        p_a_sum30_reg_3547 <= p_a_sum30_fu_2184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_2_reg_2427) & (1'b1 == ap_CS_fsm_state5))) begin
        p_b_1_cast1_cast_reg_2743[1 : 0] <= p_b_1_cast1_cast_fu_1246_p3[1 : 0];
        p_b_1_cast_cast_reg_2748[1 : 0] <= p_b_1_cast_cast_fu_1253_p3[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage20) & ~(1'b0 == tmp_7_2_reg_2427)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == icmp4_reg_2432) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_4_reg_2437) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_7_5_reg_2442) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240)) | (~(1'b0 == icmp7_reg_2452) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240)) | (~(1'b0 == tmp_7_8_reg_2458) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240)) | (~(1'b0 == tmp_7_9_reg_2464) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_7_s_reg_2470) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240)) | (~(1'b0 == tmp_7_3_reg_2524) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & ~(1'b0 == tmp_7_7_reg_2529) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & ~(1'b0 == tmp_7_10_reg_2534) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240)) | (~(1'b0 == icmp1_reg_2476) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_7_11_reg_2539) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_7_12_reg_2544) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240)) | (~(1'b0 == tmp_7_13_reg_2550) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240)) | (~(1'b0 == tmp_7_14_reg_2617) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~(1'b0 == tmp_7_15_reg_2622) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_7_16_reg_2627) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & ~(1'b0 == tmp_7_18_reg_2638) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & ~(1'b0 == tmp_7_19_reg_2675) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240)) | (~(1'b0 == tmp_7_20_reg_2680) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_7_21_reg_2685) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & ~(1'b0 == tmp_7_23_reg_2696) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & ~(1'b0 == tmp_7_24_reg_2733) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240) & ~(1'b0 == tmp_7_25_reg_2738)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_tmp_4_reg_3240) & ~(1'b0 == icmp2_reg_2482)))) begin
        reg_757 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == icmp_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage14)) | (~(1'b0 == tmp_7_6_reg_2447) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_7_1_reg_2519) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & ~(1'b0 == tmp_7_17_reg_2632) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240)) | (~(1'b0 == tmp_7_22_reg_2690) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240)))) begin
        reg_762 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240))) begin
        tmp_1_10_reg_3649 <= tmp_1_10_fu_2245_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240))) begin
        tmp_1_11_reg_3655 <= tmp_1_11_fu_2251_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240))) begin
        tmp_1_12_reg_3661 <= tmp_1_12_fu_2257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240))) begin
        tmp_1_13_reg_3667 <= tmp_1_13_fu_2263_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240))) begin
        tmp_1_14_reg_3673 <= tmp_1_14_fu_2269_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240))) begin
        tmp_1_15_reg_3679 <= tmp_1_15_fu_2275_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240))) begin
        tmp_1_16_reg_3685 <= tmp_1_16_fu_2281_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240))) begin
        tmp_1_17_reg_3691 <= tmp_1_17_fu_2287_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_4_reg_3240))) begin
        tmp_1_18_reg_3697 <= tmp_1_18_fu_2293_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240))) begin
        tmp_1_19_reg_3703 <= tmp_1_19_fu_2299_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_1_1_reg_3369 <= tmp_1_1_fu_2005_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240))) begin
        tmp_1_20_reg_3709 <= tmp_1_20_fu_2305_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240))) begin
        tmp_1_21_reg_3715 <= tmp_1_21_fu_2311_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240))) begin
        tmp_1_22_reg_3721 <= tmp_1_22_fu_2317_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240))) begin
        tmp_1_23_reg_3727 <= tmp_1_23_fu_2323_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_tmp_4_reg_3240))) begin
        tmp_1_24_reg_3733 <= tmp_1_24_fu_2329_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240))) begin
        tmp_1_25_reg_3739 <= tmp_1_25_fu_2335_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240))) begin
        tmp_1_26_reg_3745 <= tmp_1_26_fu_2341_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240))) begin
        tmp_1_27_reg_3751 <= tmp_1_27_fu_2347_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240))) begin
        tmp_1_28_reg_3757 <= tmp_1_28_fu_2353_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_4_reg_3240))) begin
        tmp_1_29_reg_3763 <= tmp_1_29_fu_2359_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_1_2_reg_3435 <= tmp_1_2_fu_2072_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp_1_3_reg_3501 <= tmp_1_3_fu_2138_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240))) begin
        tmp_1_4_reg_3592 <= tmp_1_4_fu_2203_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240))) begin
        tmp_1_5_reg_3613 <= tmp_1_5_fu_2209_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240))) begin
        tmp_1_6_reg_3619 <= tmp_1_6_fu_2215_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240))) begin
        tmp_1_7_reg_3625 <= tmp_1_7_fu_2221_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240))) begin
        tmp_1_8_reg_3631 <= tmp_1_8_fu_2227_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_1_9_reg_3637 <= tmp_1_9_fu_2233_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_tmp_4_reg_3240))) begin
        tmp_1_s_reg_3643 <= tmp_1_s_fu_2239_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond1_fu_1838_p2))) begin
        tmp_4_reg_3240 <= tmp_4_fu_1859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_1_reg_2519) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_9_10_reg_3375 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_3_reg_2524) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_9_11_reg_3385 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_7_reg_2529) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_9_12_reg_3395 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_10_reg_2534) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_9_13_reg_3405 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == icmp1_reg_2476) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_9_14_reg_3415 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_11_reg_2539) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_9_15_reg_3425 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_12_reg_2544) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_9_16_reg_3441 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_13_reg_2550) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_9_17_reg_3451 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_14_reg_2617) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_9_18_reg_3461 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_15_reg_2622) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_9_19_reg_3471 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == icmp_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_9_1_reg_3269 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_16_reg_2627) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp_9_20_reg_3481 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_17_reg_2632) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        tmp_9_21_reg_3491 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_18_reg_2638) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp_9_22_reg_3507 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_19_reg_2675) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        tmp_9_23_reg_3517 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_20_reg_2680) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        tmp_9_24_reg_3527 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_21_reg_2685) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        tmp_9_25_reg_3537 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_22_reg_2690) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_9_26_reg_3557 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_23_reg_2696) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp_9_27_reg_3577 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & ~(1'b0 == tmp_7_24_reg_2733) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240))) begin
        tmp_9_28_reg_3598 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240) & ~(1'b0 == tmp_7_25_reg_2738))) begin
        tmp_9_29_reg_3603 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_2_reg_2427) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_9_2_reg_3279 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_4_reg_3240) & ~(1'b0 == icmp2_reg_2482))) begin
        tmp_9_30_reg_3608 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == icmp4_reg_2432) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_9_3_reg_3289 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_4_reg_2437) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_9_4_reg_3299 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_5_reg_2442) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_9_5_reg_3309 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_6_reg_2447) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_9_6_reg_3319 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == icmp7_reg_2452) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_9_7_reg_3329 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_8_reg_2458) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_9_8_reg_3339 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_9_reg_2464) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_9_9_reg_3349 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_9_reg_3259 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & ~(1'b0 == tmp_7_s_reg_2470) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_9_s_reg_3359 <= grp_fu_721_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            a_Addr_A_orig = p_a_sum30_cast_fu_2199_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            a_Addr_A_orig = p_a_sum29_cast_fu_2179_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            a_Addr_A_orig = p_a_sum28_cast_fu_2169_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            a_Addr_A_orig = p_a_sum27_cast_fu_2159_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            a_Addr_A_orig = p_a_sum26_cast_fu_2149_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            a_Addr_A_orig = p_a_sum25_cast_fu_2133_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            a_Addr_A_orig = p_a_sum24_cast_fu_2123_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            a_Addr_A_orig = p_a_sum23_cast_fu_2113_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            a_Addr_A_orig = p_a_sum22_cast_fu_2103_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            a_Addr_A_orig = p_a_sum21_cast_fu_2093_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            a_Addr_A_orig = p_a_sum20_cast_fu_2083_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            a_Addr_A_orig = p_a_sum19_cast_fu_2067_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            a_Addr_A_orig = p_a_sum18_cast_fu_2057_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            a_Addr_A_orig = p_a_sum17_cast_fu_2047_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            a_Addr_A_orig = p_a_sum16_cast_fu_2037_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            a_Addr_A_orig = p_a_sum15_cast_fu_2027_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_Addr_A_orig = p_a_sum14_cast_fu_2017_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_Addr_A_orig = p_a_sum13_cast_fu_2000_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_Addr_A_orig = p_a_sum12_cast_fu_1990_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_Addr_A_orig = p_a_sum11_cast_fu_1980_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_Addr_A_orig = p_a_sum10_cast_fu_1970_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_Addr_A_orig = p_a_sum9_cast_fu_1960_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_Addr_A_orig = p_a_sum8_cast_fu_1950_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_Addr_A_orig = p_a_sum7_cast_fu_1940_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_Addr_A_orig = p_a_sum6_cast_fu_1930_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_Addr_A_orig = p_a_sum5_cast_fu_1920_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_Addr_A_orig = p_a_sum4_cast_fu_1910_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_Addr_A_orig = p_a_sum3_cast_fu_1900_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_Addr_A_orig = p_a_sum2_cast_fu_1890_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_Addr_A_orig = p_a_sum1_cast_fu_1880_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_Addr_A_orig = p_a_sum_cast_fu_1870_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_Addr_A_orig = p_a_rec_cast_fu_1850_p1;
        end else begin
            a_Addr_A_orig = 'bx;
        end
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & ~(1'b0 == exitcond2_fu_1497_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & ~(1'b0 == exitcond2_fu_1497_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            b_Addr_A_orig = b_addr_31_reg_3221;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
            b_Addr_A_orig = b_addr_30_reg_3216;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
            b_Addr_A_orig = b_addr_29_reg_3211;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
            b_Addr_A_orig = b_addr_28_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
            b_Addr_A_orig = b_addr_27_reg_3201;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
            b_Addr_A_orig = b_addr_26_reg_3196;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
            b_Addr_A_orig = b_addr_25_reg_3191;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
            b_Addr_A_orig = b_addr_24_reg_3186;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
            b_Addr_A_orig = b_addr_23_reg_3181;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
            b_Addr_A_orig = b_addr_22_reg_3176;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
            b_Addr_A_orig = b_addr_21_reg_3171;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
            b_Addr_A_orig = b_addr_20_reg_3166;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
            b_Addr_A_orig = b_addr_19_reg_3161;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
            b_Addr_A_orig = b_addr_18_reg_3156;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
            b_Addr_A_orig = b_addr_17_reg_3151;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
            b_Addr_A_orig = b_addr_16_reg_3146;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_Addr_A_orig = b_addr_15_reg_3141;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_Addr_A_orig = b_addr_14_reg_3136;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_Addr_A_orig = b_addr_13_reg_3131;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_Addr_A_orig = b_addr_12_reg_3126;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_Addr_A_orig = b_addr_11_reg_3121;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_Addr_A_orig = b_addr_10_reg_3116;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_Addr_A_orig = b_addr_9_reg_3111;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_Addr_A_orig = b_addr_8_reg_3106;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_Addr_A_orig = b_addr_7_reg_3101;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_Addr_A_orig = b_addr_6_reg_3096;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_Addr_A_orig = b_addr_5_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_Addr_A_orig = b_addr_4_reg_3086;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_Addr_A_orig = b_addr_3_reg_3081;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_Addr_A_orig = b_addr_2_reg_3076;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_Addr_A_orig = b_addr_1_reg_3071;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_Addr_A_orig = b_addr_reg_3066;
        end else begin
            b_Addr_A_orig = 'bx;
        end
    end else begin
        b_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        b_EN_A = 1'b1;
    end else begin
        b_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond1_reg_3226) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_tmp_4_reg_3240))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p0 = tmp_1_29_reg_3763;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p0 = tmp_1_28_reg_3757;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p0 = tmp_1_27_reg_3751;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p0 = tmp_1_26_reg_3745;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p0 = tmp_1_25_reg_3739;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p0 = tmp_1_24_reg_3733;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p0 = tmp_1_23_reg_3727;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p0 = tmp_1_22_reg_3721;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p0 = tmp_1_21_reg_3715;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p0 = tmp_1_20_reg_3709;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p0 = tmp_1_19_reg_3703;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p0 = tmp_1_18_reg_3697;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p0 = tmp_1_17_reg_3691;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p0 = tmp_1_16_reg_3685;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p0 = tmp_1_15_reg_3679;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p0 = tmp_1_14_reg_3673;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p0 = tmp_1_13_reg_3667;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p0 = tmp_1_12_reg_3661;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p0 = tmp_1_11_reg_3655;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p0 = tmp_1_10_reg_3649;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p0 = tmp_1_s_reg_3643;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p0 = tmp_1_9_reg_3637;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p0 = tmp_1_8_reg_3631;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p0 = tmp_1_7_reg_3625;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p0 = tmp_1_6_reg_3619;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p0 = tmp_1_5_reg_3613;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p0 = tmp_1_4_reg_3592;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_716_p0 = tmp_1_3_reg_3501;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_716_p0 = tmp_1_2_reg_3435;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_716_p0 = tmp_1_1_reg_3369;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_716_p0 = reg_757;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_716_p0 = tmp_9_reg_3259;
    end else begin
        grp_fu_716_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_30_reg_3608;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_29_reg_3603;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_28_reg_3598;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_27_reg_3577;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter4_tmp_9_26_reg_3557;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter4_tmp_9_25_reg_3537;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_24_reg_3527;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_23_reg_3517;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_22_reg_3507;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_21_reg_3491;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_20_reg_3481;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_19_reg_3471;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_18_reg_3461;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_17_reg_3451;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_16_reg_3441;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_15_reg_3425;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_14_reg_3415;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_13_reg_3405;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_12_reg_3395;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_11_reg_3385;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_10_reg_3375;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_s_reg_3359;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_9_reg_3349;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_8_reg_3339;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_7_reg_3329;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p1 = tmp_9_6_reg_3319;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_716_p1 = tmp_9_5_reg_3309;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_716_p1 = tmp_9_4_reg_3299;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_716_p1 = tmp_9_3_reg_3289;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_716_p1 = tmp_9_2_reg_3279;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_716_p1 = tmp_9_1_reg_3269;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_716_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_716_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond1_reg_3226 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_698_p4 = i_1_reg_3230;
    end else begin
        i_phi_fu_698_p4 = i_reg_694;
    end
end

always @ (*) begin
    if (((exitcond1_reg_3226 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_a_rec_phi_fu_686_p4 = p_a_311_rec_reg_3552;
    end else begin
        p_a_rec_phi_fu_686_p4 = p_a_rec_reg_682;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (~(1'b0 == exitcond2_fu_1497_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == exitcond2_fu_1497_p2) & ~(1'b0 == tmp_fu_1513_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state204;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_1838_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state204;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6) & ~(1'b1 == ap_enable_reg_pp0_iter5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state204;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage16;
        end
        ap_ST_fsm_pp0_stage16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage17;
        end
        ap_ST_fsm_pp0_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage18;
        end
        ap_ST_fsm_pp0_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage19;
        end
        ap_ST_fsm_pp0_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage20;
        end
        ap_ST_fsm_pp0_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage21;
        end
        ap_ST_fsm_pp0_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage22;
        end
        ap_ST_fsm_pp0_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage23;
        end
        ap_ST_fsm_pp0_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage24;
        end
        ap_ST_fsm_pp0_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage25;
        end
        ap_ST_fsm_pp0_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage26;
        end
        ap_ST_fsm_pp0_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage27;
        end
        ap_ST_fsm_pp0_stage27 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage28;
        end
        ap_ST_fsm_pp0_stage28 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage29;
        end
        ap_ST_fsm_pp0_stage29 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage30;
        end
        ap_ST_fsm_pp0_stage30 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage31;
        end
        ap_ST_fsm_pp0_stage31 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = ap_const_lv32_0;

assign a_Rst_A = ap_rst;

assign a_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[ap_const_lv32_21];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[ap_const_lv32_22];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[ap_const_lv32_23];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[ap_const_lv32_25];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state204 = ap_CS_fsm[ap_const_lv32_26];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

always @ (*) begin
    ap_condition_2845 = ((exitcond1_reg_3226 == 1'b0) & ~(1'b0 == tmp_4_reg_3240) & (1'b1 == ap_CS_fsm_pp0_stage29));
end

always @ (*) begin
    ap_condition_2849 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond1_fu_1838_p2) & (1'b0 == tmp_4_fu_1859_p2));
end

assign b_Addr_A = b_Addr_A_orig << ap_const_lv32_2;

assign b_Clk_A = ap_clk;

assign b_Din_A = ap_const_lv32_0;

assign b_Rst_A = ap_rst;

assign b_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = p_c_0_idx_fu_150;

assign c_Clk_A = ap_clk;

assign c_Din_A = ((icmp2_reg_2482[0:0] === 1'b1) ? reg_757 : tmp_1_29_reg_3763);

assign c_Rst_A = ap_rst;

assign exitcond1_fu_1838_p2 = ((i_phi_fu_698_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond2_fu_1497_p2 = ((k_reg_660 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign i_1_fu_1844_p2 = (i_phi_fu_698_p4 + ap_const_lv6_1);

assign i_cast_fu_1855_p1 = i_phi_fu_698_p4;

assign icmp1_fu_866_p2 = (($signed(tmp_8_fu_856_p4) > $signed(28'b0000000000000000000000000000)) ? 1'b1 : 1'b0);

assign icmp2_fu_882_p2 = (($signed(tmp_10_fu_872_p4) > $signed(27'b000000000000000000000000000)) ? 1'b1 : 1'b0);

assign icmp4_fu_798_p2 = (($signed(tmp_6_fu_788_p4) > $signed(30'b000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign icmp7_fu_832_p2 = (($signed(tmp_7_fu_822_p4) > $signed(29'b00000000000000000000000000000)) ? 1'b1 : 1'b0);

assign icmp_fu_776_p2 = (($signed(tmp_2_fu_766_p4) > $signed(31'b0000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign k_1_fu_1503_p2 = (k_reg_660 + ap_const_lv6_1);

assign k_cast_fu_1509_p1 = k_reg_660;

assign next_mul_fu_1492_p2 = (phi_mul_reg_671 + size);

assign p_a_1_addr_rec_10_ca_1_fu_1323_p1 = p_a_1_addr_rec_10_reg_2586;

assign p_a_1_addr_rec_10_ca_fu_1320_p1 = p_a_1_addr_rec_10_reg_2586;

assign p_a_1_addr_rec_10_fu_1043_p2 = (p_a_1_addr_rec_1_fu_1033_p2 + p_b_11_cast_fu_1039_p1);

assign p_a_1_addr_rec_11_ca_1_fu_1329_p1 = p_a_1_addr_rec_11_reg_2592;

assign p_a_1_addr_rec_11_ca_fu_1326_p1 = p_a_1_addr_rec_11_reg_2592;

assign p_a_1_addr_rec_11_fu_1053_p2 = (p_a_1_addr_rec_10_fu_1043_p2 + p_b_12_cast_fu_1049_p1);

assign p_a_1_addr_rec_12_ca_1_fu_1332_p1 = p_a_1_addr_rec_12_reg_2598;

assign p_a_1_addr_rec_12_ca_2_fu_1335_p1 = p_a_1_addr_rec_12_reg_2598;

assign p_a_1_addr_rec_12_ca_fu_1069_p1 = p_a_1_addr_rec_12_fu_1063_p2;

assign p_a_1_addr_rec_12_fu_1063_p2 = (p_a_1_addr_rec_11_fu_1053_p2 + p_b_13_cast_fu_1059_p1);

assign p_a_1_addr_rec_13_ca_1_fu_1341_p1 = p_a_1_addr_rec_13_reg_2604;

assign p_a_1_addr_rec_13_ca_fu_1338_p1 = p_a_1_addr_rec_13_reg_2604;

assign p_a_1_addr_rec_13_fu_1076_p2 = (p_a_1_addr_rec_12_ca_fu_1069_p1 + p_b_14_cast_fu_1073_p1);

assign p_a_1_addr_rec_14_ca_1_fu_1347_p1 = p_a_1_addr_rec_14_reg_2610;

assign p_a_1_addr_rec_14_ca_fu_1344_p1 = p_a_1_addr_rec_14_reg_2610;

assign p_a_1_addr_rec_14_fu_1086_p2 = (p_a_1_addr_rec_13_fu_1076_p2 + p_b_15_cast_fu_1082_p1);

assign p_a_1_addr_rec_15_ca_1_fu_1353_p1 = p_a_1_addr_rec_15_reg_2644;

assign p_a_1_addr_rec_15_ca_fu_1350_p1 = p_a_1_addr_rec_15_reg_2644;

assign p_a_1_addr_rec_15_fu_1120_p2 = (p_a_1_addr_rec_14_reg_2610 + p_b_16_cast_fu_1117_p1);

assign p_a_1_addr_rec_16_ca_1_fu_1359_p1 = p_a_1_addr_rec_16_reg_2650;

assign p_a_1_addr_rec_16_ca_fu_1356_p1 = p_a_1_addr_rec_16_reg_2650;

assign p_a_1_addr_rec_16_fu_1128_p2 = (p_a_1_addr_rec_15_fu_1120_p2 + p_b_17_cast_fu_1125_p1);

assign p_a_1_addr_rec_17_ca_1_fu_1365_p1 = p_a_1_addr_rec_17_reg_2656;

assign p_a_1_addr_rec_17_ca_fu_1362_p1 = p_a_1_addr_rec_17_reg_2656;

assign p_a_1_addr_rec_17_fu_1138_p2 = (p_a_1_addr_rec_16_fu_1128_p2 + p_b_18_cast_fu_1134_p1);

assign p_a_1_addr_rec_18_ca_1_fu_1371_p1 = p_a_1_addr_rec_18_reg_2662;

assign p_a_1_addr_rec_18_ca_fu_1368_p1 = p_a_1_addr_rec_18_reg_2662;

assign p_a_1_addr_rec_18_fu_1148_p2 = (p_a_1_addr_rec_17_fu_1138_p2 + p_b_19_cast_fu_1144_p1);

assign p_a_1_addr_rec_19_ca_1_fu_1377_p1 = p_a_1_addr_rec_19_reg_2668;

assign p_a_1_addr_rec_19_ca_fu_1374_p1 = p_a_1_addr_rec_19_reg_2668;

assign p_a_1_addr_rec_19_fu_1158_p2 = (p_a_1_addr_rec_18_fu_1148_p2 + p_b_20_cast_fu_1154_p1);

assign p_a_1_addr_rec_1_cas_1_fu_1317_p1 = p_a_1_addr_rec_1_reg_2580;

assign p_a_1_addr_rec_1_cas_fu_1314_p1 = p_a_1_addr_rec_1_reg_2580;

assign p_a_1_addr_rec_1_fu_1033_p2 = (p_a_1_addr_rec_s_fu_1023_p2 + p_b_10_cast_fu_1029_p1);

assign p_a_1_addr_rec_20_ca_1_fu_1383_p1 = p_a_1_addr_rec_20_reg_2702;

assign p_a_1_addr_rec_20_ca_fu_1380_p1 = p_a_1_addr_rec_20_reg_2702;

assign p_a_1_addr_rec_20_fu_1192_p2 = (p_a_1_addr_rec_19_reg_2668 + p_b_21_cast_fu_1189_p1);

assign p_a_1_addr_rec_21_ca_1_fu_1389_p1 = p_a_1_addr_rec_21_reg_2708;

assign p_a_1_addr_rec_21_ca_fu_1386_p1 = p_a_1_addr_rec_21_reg_2708;

assign p_a_1_addr_rec_21_fu_1200_p2 = (p_a_1_addr_rec_20_fu_1192_p2 + p_b_22_cast_fu_1197_p1);

assign p_a_1_addr_rec_22_ca_1_fu_1395_p1 = p_a_1_addr_rec_22_reg_2714;

assign p_a_1_addr_rec_22_ca_fu_1392_p1 = p_a_1_addr_rec_22_reg_2714;

assign p_a_1_addr_rec_22_fu_1210_p2 = (p_a_1_addr_rec_21_fu_1200_p2 + p_b_23_cast_fu_1206_p1);

assign p_a_1_addr_rec_23_ca_1_fu_1401_p1 = p_a_1_addr_rec_23_reg_2720;

assign p_a_1_addr_rec_23_ca_fu_1398_p1 = p_a_1_addr_rec_23_reg_2720;

assign p_a_1_addr_rec_23_fu_1220_p2 = (p_a_1_addr_rec_22_fu_1210_p2 + p_b_24_cast_fu_1216_p1);

assign p_a_1_addr_rec_24_ca_1_fu_1407_p1 = p_a_1_addr_rec_24_reg_2726;

assign p_a_1_addr_rec_24_ca_fu_1404_p1 = p_a_1_addr_rec_24_reg_2726;

assign p_a_1_addr_rec_24_fu_1230_p2 = (p_a_1_addr_rec_23_fu_1220_p2 + p_b_25_cast_fu_1226_p1);

assign p_a_1_addr_rec_25_ca_1_fu_1422_p1 = p_a_1_addr_rec_25_fu_1413_p2;

assign p_a_1_addr_rec_25_ca_fu_1418_p1 = p_a_1_addr_rec_25_fu_1413_p2;

assign p_a_1_addr_rec_25_fu_1413_p2 = (p_a_1_addr_rec_24_reg_2726 + p_b_26_cast_fu_1410_p1);

assign p_a_1_addr_rec_26_ca_1_fu_1439_p1 = p_a_1_addr_rec_26_fu_1429_p2;

assign p_a_1_addr_rec_26_ca_fu_1435_p1 = p_a_1_addr_rec_26_fu_1429_p2;

assign p_a_1_addr_rec_26_fu_1429_p2 = (p_a_1_addr_rec_25_fu_1413_p2 + p_b_27_cast_fu_1426_p1);

assign p_a_1_addr_rec_27_ca_1_fu_1457_p1 = p_a_1_addr_rec_27_fu_1447_p2;

assign p_a_1_addr_rec_27_ca_fu_1453_p1 = p_a_1_addr_rec_27_fu_1447_p2;

assign p_a_1_addr_rec_27_fu_1447_p2 = (p_a_1_addr_rec_26_fu_1429_p2 + p_b_28_cast_fu_1443_p1);

assign p_a_1_addr_rec_28_ca_1_fu_1475_p1 = p_a_1_addr_rec_28_fu_1465_p2;

assign p_a_1_addr_rec_28_ca_2_fu_1479_p1 = p_a_1_addr_rec_28_fu_1465_p2;

assign p_a_1_addr_rec_28_ca_fu_1471_p1 = p_a_1_addr_rec_28_fu_1465_p2;

assign p_a_1_addr_rec_28_fu_1465_p2 = (p_a_1_addr_rec_27_fu_1447_p2 + p_b_29_cast_fu_1461_p1);

assign p_a_1_addr_rec_29_fu_1486_p2 = (p_a_1_addr_rec_28_ca_fu_1471_p1 + p_b_30_cast_fu_1483_p1);

assign p_a_1_addr_rec_2_cas_1_fu_1260_p1 = p_a_1_addr_rec_2_reg_2488;

assign p_a_1_addr_rec_2_cas_2_fu_1263_p1 = p_a_1_addr_rec_2_reg_2488;

assign p_a_1_addr_rec_2_cas_fu_906_p1 = p_a_1_addr_rec_2_fu_900_p2;

assign p_a_1_addr_rec_2_fu_900_p2 = (p_b_1_fu_888_p3 + p_b_2_cast_fu_896_p1);

assign p_a_1_addr_rec_3_cas_1_fu_1269_p1 = p_a_1_addr_rec_3_reg_2494;

assign p_a_1_addr_rec_3_cas_fu_1266_p1 = p_a_1_addr_rec_3_reg_2494;

assign p_a_1_addr_rec_3_fu_914_p2 = (p_a_1_addr_rec_2_cas_fu_906_p1 + p_b_3_cast_fu_910_p1);

assign p_a_1_addr_rec_4_cas_1_fu_1275_p1 = p_a_1_addr_rec_4_reg_2500;

assign p_a_1_addr_rec_4_cas_fu_1272_p1 = p_a_1_addr_rec_4_reg_2500;

assign p_a_1_addr_rec_4_fu_924_p2 = (p_a_1_addr_rec_3_fu_914_p2 + p_b_4_cast_fu_920_p1);

assign p_a_1_addr_rec_5_cas_1_fu_1281_p1 = p_a_1_addr_rec_5_reg_2506;

assign p_a_1_addr_rec_5_cas_fu_1278_p1 = p_a_1_addr_rec_5_reg_2506;

assign p_a_1_addr_rec_5_fu_934_p2 = (p_a_1_addr_rec_4_fu_924_p2 + p_b_5_cast_fu_930_p1);

assign p_a_1_addr_rec_6_cas_1_fu_1284_p1 = p_a_1_addr_rec_6_reg_2512;

assign p_a_1_addr_rec_6_cas_2_fu_1287_p1 = p_a_1_addr_rec_6_reg_2512;

assign p_a_1_addr_rec_6_cas_fu_990_p1 = p_a_1_addr_rec_6_reg_2512;

assign p_a_1_addr_rec_6_fu_944_p2 = (p_a_1_addr_rec_5_fu_934_p2 + p_b_6_cast_fu_940_p1);

assign p_a_1_addr_rec_7_cas_1_fu_1293_p1 = p_a_1_addr_rec_7_reg_2556;

assign p_a_1_addr_rec_7_cas_fu_1290_p1 = p_a_1_addr_rec_7_reg_2556;

assign p_a_1_addr_rec_7_fu_996_p2 = (p_a_1_addr_rec_6_cas_fu_990_p1 + p_b_7_cast_fu_993_p1);

assign p_a_1_addr_rec_8_cas_1_fu_1299_p1 = p_a_1_addr_rec_8_reg_2562;

assign p_a_1_addr_rec_8_cas_fu_1296_p1 = p_a_1_addr_rec_8_reg_2562;

assign p_a_1_addr_rec_8_fu_1005_p2 = (p_a_1_addr_rec_7_fu_996_p2 + p_b_8_cast_fu_1002_p1);

assign p_a_1_addr_rec_9_cas_1_fu_1305_p1 = p_a_1_addr_rec_9_reg_2568;

assign p_a_1_addr_rec_9_cas_fu_1302_p1 = p_a_1_addr_rec_9_reg_2568;

assign p_a_1_addr_rec_9_fu_1014_p2 = (p_a_1_addr_rec_8_fu_1005_p2 + p_b_9_cast_fu_1011_p1);

assign p_a_1_addr_rec_cast_1_fu_1308_p1 = p_a_1_addr_rec_s_reg_2574;

assign p_a_1_addr_rec_cast_fu_1311_p1 = p_a_1_addr_rec_s_reg_2574;

assign p_a_1_addr_rec_s_fu_1023_p2 = (p_a_1_addr_rec_9_fu_1014_p2 + p_b_cast_fu_1020_p1);

assign p_a_311_rec_fu_2193_p2 = (p_a_cast_fu_2189_p1 + p_a_rec_reg_682);

assign p_a_cast_fu_2189_p1 = ap_phi_precharge_reg_pp0_iter0_p_a_s_reg_705;

assign p_a_rec_cast_fu_1850_p1 = p_a_rec_phi_fu_686_p4;

assign p_a_sum10_cast_fu_1970_p1 = p_a_sum10_fu_1965_p2;

assign p_a_sum10_fu_1965_p2 = (p_a_1_addr_rec_cast_reg_2838 + p_a_rec_reg_682);

assign p_a_sum11_cast_fu_1980_p1 = p_a_sum11_fu_1975_p2;

assign p_a_sum11_fu_1975_p2 = (p_a_1_addr_rec_1_cas_1_reg_2848 + p_a_rec_reg_682);

assign p_a_sum12_cast_fu_1990_p1 = p_a_sum12_fu_1985_p2;

assign p_a_sum12_fu_1985_p2 = (p_a_1_addr_rec_10_ca_1_reg_2858 + p_a_rec_reg_682);

assign p_a_sum13_cast_fu_2000_p1 = p_a_sum13_fu_1995_p2;

assign p_a_sum13_fu_1995_p2 = (p_a_1_addr_rec_11_ca_1_reg_2868 + p_a_rec_reg_682);

assign p_a_sum14_cast_fu_2017_p1 = p_a_sum14_fu_2012_p2;

assign p_a_sum14_fu_2012_p2 = (p_a_1_addr_rec_12_ca_2_reg_2878 + p_a_rec_reg_682);

assign p_a_sum15_cast_fu_2027_p1 = p_a_sum15_fu_2022_p2;

assign p_a_sum15_fu_2022_p2 = (p_a_1_addr_rec_13_ca_1_reg_2888 + p_a_rec_reg_682);

assign p_a_sum16_cast_fu_2037_p1 = p_a_sum16_fu_2032_p2;

assign p_a_sum16_fu_2032_p2 = (p_a_1_addr_rec_14_ca_1_reg_2898 + p_a_rec_reg_682);

assign p_a_sum17_cast_fu_2047_p1 = p_a_sum17_fu_2042_p2;

assign p_a_sum17_fu_2042_p2 = (p_a_1_addr_rec_15_ca_1_reg_2908 + p_a_rec_reg_682);

assign p_a_sum18_cast_fu_2057_p1 = p_a_sum18_fu_2052_p2;

assign p_a_sum18_fu_2052_p2 = (p_a_1_addr_rec_16_ca_1_reg_2918 + p_a_rec_reg_682);

assign p_a_sum19_cast_fu_2067_p1 = p_a_sum19_fu_2062_p2;

assign p_a_sum19_fu_2062_p2 = (p_a_1_addr_rec_17_ca_1_reg_2928 + p_a_rec_reg_682);

assign p_a_sum1_cast_fu_1880_p1 = p_a_sum1_fu_1875_p2;

assign p_a_sum1_fu_1875_p2 = (p_b_1_cast_cast_reg_2748 + p_a_rec_reg_682);

assign p_a_sum20_cast_fu_2083_p1 = p_a_sum20_fu_2078_p2;

assign p_a_sum20_fu_2078_p2 = (p_a_1_addr_rec_18_ca_1_reg_2938 + p_a_rec_reg_682);

assign p_a_sum21_cast_fu_2093_p1 = p_a_sum21_fu_2088_p2;

assign p_a_sum21_fu_2088_p2 = (p_a_1_addr_rec_19_ca_1_reg_2948 + p_a_rec_reg_682);

assign p_a_sum22_cast_fu_2103_p1 = p_a_sum22_fu_2098_p2;

assign p_a_sum22_fu_2098_p2 = (p_a_1_addr_rec_20_ca_1_reg_2958 + p_a_rec_reg_682);

assign p_a_sum23_cast_fu_2113_p1 = p_a_sum23_fu_2108_p2;

assign p_a_sum23_fu_2108_p2 = (p_a_1_addr_rec_21_ca_1_reg_2968 + p_a_rec_reg_682);

assign p_a_sum24_cast_fu_2123_p1 = p_a_sum24_fu_2118_p2;

assign p_a_sum24_fu_2118_p2 = (p_a_1_addr_rec_22_ca_1_reg_2978 + p_a_rec_reg_682);

assign p_a_sum25_cast_fu_2133_p1 = p_a_sum25_fu_2128_p2;

assign p_a_sum25_fu_2128_p2 = (p_a_1_addr_rec_23_ca_1_reg_2988 + p_a_rec_reg_682);

assign p_a_sum26_cast_fu_2149_p1 = p_a_sum26_fu_2144_p2;

assign p_a_sum26_fu_2144_p2 = (p_a_1_addr_rec_24_ca_1_reg_2998 + p_a_rec_reg_682);

assign p_a_sum27_cast_fu_2159_p1 = p_a_sum27_fu_2154_p2;

assign p_a_sum27_fu_2154_p2 = (p_a_1_addr_rec_25_ca_1_reg_3008 + p_a_rec_reg_682);

assign p_a_sum28_cast_fu_2169_p1 = p_a_sum28_fu_2164_p2;

assign p_a_sum28_fu_2164_p2 = (p_a_1_addr_rec_26_ca_1_reg_3018 + p_a_rec_reg_682);

assign p_a_sum29_cast_fu_2179_p1 = p_a_sum29_fu_2174_p2;

assign p_a_sum29_fu_2174_p2 = (p_a_1_addr_rec_27_ca_1_reg_3028 + p_a_rec_reg_682);

assign p_a_sum2_cast_fu_1890_p1 = p_a_sum2_fu_1885_p2;

assign p_a_sum2_fu_1885_p2 = (p_a_1_addr_rec_2_cas_2_reg_2758 + p_a_rec_reg_682);

assign p_a_sum30_cast_fu_2199_p1 = p_a_sum30_reg_3547;

assign p_a_sum30_fu_2184_p2 = (p_a_1_addr_rec_28_ca_2_reg_3038 + p_a_rec_reg_682);

assign p_a_sum3_cast_fu_1900_p1 = p_a_sum3_fu_1895_p2;

assign p_a_sum3_fu_1895_p2 = (p_a_1_addr_rec_3_cas_1_reg_2768 + p_a_rec_reg_682);

assign p_a_sum4_cast_fu_1910_p1 = p_a_sum4_fu_1905_p2;

assign p_a_sum4_fu_1905_p2 = (p_a_1_addr_rec_4_cas_1_reg_2778 + p_a_rec_reg_682);

assign p_a_sum5_cast_fu_1920_p1 = p_a_sum5_fu_1915_p2;

assign p_a_sum5_fu_1915_p2 = (p_a_1_addr_rec_5_cas_1_reg_2788 + p_a_rec_reg_682);

assign p_a_sum6_cast_fu_1930_p1 = p_a_sum6_fu_1925_p2;

assign p_a_sum6_fu_1925_p2 = (p_a_1_addr_rec_6_cas_2_reg_2798 + p_a_rec_reg_682);

assign p_a_sum7_cast_fu_1940_p1 = p_a_sum7_fu_1935_p2;

assign p_a_sum7_fu_1935_p2 = (p_a_1_addr_rec_7_cas_1_reg_2808 + p_a_rec_reg_682);

assign p_a_sum8_cast_fu_1950_p1 = p_a_sum8_fu_1945_p2;

assign p_a_sum8_fu_1945_p2 = (p_a_1_addr_rec_8_cas_1_reg_2818 + p_a_rec_reg_682);

assign p_a_sum9_cast_fu_1960_p1 = p_a_sum9_fu_1955_p2;

assign p_a_sum9_fu_1955_p2 = (p_a_1_addr_rec_9_cas_1_reg_2828 + p_a_rec_reg_682);

assign p_a_sum_cast_fu_1870_p1 = p_a_sum_fu_1864_p2;

assign p_a_sum_fu_1864_p2 = (p_a_rec_reg_682 + ap_const_lv11_1);

assign p_b2_sum_10_cast_fu_1633_p1 = $signed(p_b2_sum_10_fu_1628_p2);

assign p_b2_sum_10_fu_1628_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_cast_1_reg_2833);

assign p_b2_sum_11_cast_fu_1643_p1 = $signed(p_b2_sum_11_fu_1638_p2);

assign p_b2_sum_11_fu_1638_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_1_cas_reg_2843);

assign p_b2_sum_12_cast_fu_1653_p1 = $signed(p_b2_sum_12_fu_1648_p2);

assign p_b2_sum_12_fu_1648_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_10_ca_reg_2853);

assign p_b2_sum_13_cast_fu_1663_p1 = $signed(p_b2_sum_13_fu_1658_p2);

assign p_b2_sum_13_fu_1658_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_11_ca_reg_2863);

assign p_b2_sum_14_cast_fu_1673_p1 = $signed(p_b2_sum_14_fu_1668_p2);

assign p_b2_sum_14_fu_1668_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_12_ca_1_reg_2873);

assign p_b2_sum_15_cast_fu_1683_p1 = $signed(p_b2_sum_15_fu_1678_p2);

assign p_b2_sum_15_fu_1678_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_13_ca_reg_2883);

assign p_b2_sum_16_cast_fu_1693_p1 = $signed(p_b2_sum_16_fu_1688_p2);

assign p_b2_sum_16_fu_1688_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_14_ca_reg_2893);

assign p_b2_sum_17_cast_fu_1703_p1 = $signed(p_b2_sum_17_fu_1698_p2);

assign p_b2_sum_17_fu_1698_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_15_ca_reg_2903);

assign p_b2_sum_18_cast_fu_1713_p1 = $signed(p_b2_sum_18_fu_1708_p2);

assign p_b2_sum_18_fu_1708_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_16_ca_reg_2913);

assign p_b2_sum_19_cast_fu_1723_p1 = $signed(p_b2_sum_19_fu_1718_p2);

assign p_b2_sum_19_fu_1718_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_17_ca_reg_2923);

assign p_b2_sum_1_cast_fu_1533_p1 = $signed(p_b2_sum_1_fu_1527_p2);

assign p_b2_sum_1_fu_1527_p2 = (ap_const_lv12_1 + tmp_11_fu_1523_p1);

assign p_b2_sum_20_cast_fu_1733_p1 = $signed(p_b2_sum_20_fu_1728_p2);

assign p_b2_sum_20_fu_1728_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_18_ca_reg_2933);

assign p_b2_sum_21_cast_fu_1743_p1 = $signed(p_b2_sum_21_fu_1738_p2);

assign p_b2_sum_21_fu_1738_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_19_ca_reg_2943);

assign p_b2_sum_22_cast_fu_1753_p1 = $signed(p_b2_sum_22_fu_1748_p2);

assign p_b2_sum_22_fu_1748_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_20_ca_reg_2953);

assign p_b2_sum_23_cast_fu_1763_p1 = $signed(p_b2_sum_23_fu_1758_p2);

assign p_b2_sum_23_fu_1758_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_21_ca_reg_2963);

assign p_b2_sum_24_cast_fu_1773_p1 = $signed(p_b2_sum_24_fu_1768_p2);

assign p_b2_sum_24_fu_1768_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_22_ca_reg_2973);

assign p_b2_sum_25_cast_fu_1783_p1 = $signed(p_b2_sum_25_fu_1778_p2);

assign p_b2_sum_25_fu_1778_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_23_ca_reg_2983);

assign p_b2_sum_26_cast_fu_1793_p1 = $signed(p_b2_sum_26_fu_1788_p2);

assign p_b2_sum_26_fu_1788_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_24_ca_reg_2993);

assign p_b2_sum_27_cast_fu_1803_p1 = $signed(p_b2_sum_27_fu_1798_p2);

assign p_b2_sum_27_fu_1798_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_25_ca_reg_3003);

assign p_b2_sum_28_cast_fu_1813_p1 = $signed(p_b2_sum_28_fu_1808_p2);

assign p_b2_sum_28_fu_1808_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_26_ca_reg_3013);

assign p_b2_sum_29_cast_fu_1823_p1 = $signed(p_b2_sum_29_fu_1818_p2);

assign p_b2_sum_29_fu_1818_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_27_ca_reg_3023);

assign p_b2_sum_2_cast_fu_1543_p1 = $signed(p_b2_sum_2_fu_1538_p2);

assign p_b2_sum_2_fu_1538_p2 = (tmp_11_fu_1523_p1 + p_b_1_cast1_cast_reg_2743);

assign p_b2_sum_30_cast_fu_1833_p1 = $signed(p_b2_sum_30_fu_1828_p2);

assign p_b2_sum_30_fu_1828_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_28_ca_1_reg_3033);

assign p_b2_sum_3_cast_fu_1553_p1 = $signed(p_b2_sum_3_fu_1548_p2);

assign p_b2_sum_3_fu_1548_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_2_cas_1_reg_2753);

assign p_b2_sum_4_cast_fu_1563_p1 = $signed(p_b2_sum_4_fu_1558_p2);

assign p_b2_sum_4_fu_1558_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_3_cas_reg_2763);

assign p_b2_sum_5_cast_fu_1573_p1 = $signed(p_b2_sum_5_fu_1568_p2);

assign p_b2_sum_5_fu_1568_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_4_cas_reg_2773);

assign p_b2_sum_6_cast_fu_1583_p1 = $signed(p_b2_sum_6_fu_1578_p2);

assign p_b2_sum_6_fu_1578_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_5_cas_reg_2783);

assign p_b2_sum_7_cast_fu_1593_p1 = $signed(p_b2_sum_7_fu_1588_p2);

assign p_b2_sum_7_fu_1588_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_6_cas_1_reg_2793);

assign p_b2_sum_8_cast_fu_1603_p1 = $signed(p_b2_sum_8_fu_1598_p2);

assign p_b2_sum_8_fu_1598_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_7_cas_reg_2803);

assign p_b2_sum_9_cast_fu_1613_p1 = $signed(p_b2_sum_9_fu_1608_p2);

assign p_b2_sum_9_fu_1608_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_8_cas_reg_2813);

assign p_b2_sum_cast_fu_1623_p1 = $signed(p_b2_sum_s_fu_1618_p2);

assign p_b2_sum_s_fu_1618_p2 = (tmp_11_fu_1523_p1 + p_a_1_addr_rec_9_cas_reg_2823);

assign p_b_10_cast_fu_1029_p1 = tmp_7_1_fu_955_p2;

assign p_b_11_cast_fu_1039_p1 = tmp_7_3_fu_960_p2;

assign p_b_12_cast_fu_1049_p1 = tmp_7_7_fu_965_p2;

assign p_b_13_cast_fu_1059_p1 = tmp_7_10_fu_970_p2;

assign p_b_14_cast_fu_1073_p1 = icmp1_reg_2476;

assign p_b_15_cast_fu_1082_p1 = tmp_7_11_fu_975_p2;

assign p_b_16_cast_fu_1117_p1 = tmp_7_12_reg_2544;

assign p_b_17_cast_fu_1125_p1 = tmp_7_13_reg_2550;

assign p_b_18_cast_fu_1134_p1 = tmp_7_14_fu_1092_p2;

assign p_b_19_cast_fu_1144_p1 = tmp_7_15_fu_1097_p2;

assign p_b_1_cast1_cast_fu_1246_p3 = ((icmp_reg_2420[0:0] === 1'b1) ? ap_const_lv12_2 : ap_const_lv12_1);

assign p_b_1_cast_cast_fu_1253_p3 = ((icmp_reg_2420[0:0] === 1'b1) ? ap_const_lv11_2 : ap_const_lv11_1);

assign p_b_1_fu_888_p3 = ((icmp_fu_776_p2[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign p_b_20_cast_fu_1154_p1 = tmp_7_16_fu_1102_p2;

assign p_b_21_cast_fu_1189_p1 = tmp_7_17_reg_2632;

assign p_b_22_cast_fu_1197_p1 = tmp_7_18_reg_2638;

assign p_b_23_cast_fu_1206_p1 = tmp_7_19_fu_1164_p2;

assign p_b_24_cast_fu_1216_p1 = tmp_7_20_fu_1169_p2;

assign p_b_25_cast_fu_1226_p1 = tmp_7_21_fu_1174_p2;

assign p_b_26_cast_fu_1410_p1 = tmp_7_22_reg_2690;

assign p_b_27_cast_fu_1426_p1 = tmp_7_23_reg_2696;

assign p_b_28_cast_fu_1443_p1 = tmp_7_24_fu_1236_p2;

assign p_b_29_cast_fu_1461_p1 = tmp_7_25_fu_1241_p2;

assign p_b_2_cast_fu_896_p1 = tmp_7_2_fu_782_p2;

assign p_b_30_cast_fu_1483_p1 = icmp2_reg_2482;

assign p_b_3_cast_fu_910_p1 = icmp4_fu_798_p2;

assign p_b_4_cast_fu_920_p1 = tmp_7_4_fu_804_p2;

assign p_b_5_cast_fu_930_p1 = tmp_7_5_fu_810_p2;

assign p_b_6_cast_fu_940_p1 = tmp_7_6_fu_816_p2;

assign p_b_7_cast_fu_993_p1 = icmp7_reg_2452;

assign p_b_8_cast_fu_1002_p1 = tmp_7_8_reg_2458;

assign p_b_9_cast_fu_1011_p1 = tmp_7_9_reg_2464;

assign p_b_cast_fu_1020_p1 = tmp_7_s_reg_2470;

assign p_c_1_idx5_fu_2376_p2 = (p_c_0_idx_fu_150 + ap_const_lv64_1);

assign tmp_10_fu_872_p4 = {{size[ap_const_lv32_1F : ap_const_lv32_5]}};

assign tmp_11_fu_1523_p1 = phi_mul_reg_671[11:0];

assign tmp_1_10_fu_2245_p3 = ((tmp_7_1_reg_2519[0:0] === 1'b1) ? reg_762 : tmp_1_s_reg_3643);

assign tmp_1_11_fu_2251_p3 = ((tmp_7_3_reg_2524[0:0] === 1'b1) ? reg_757 : tmp_1_10_reg_3649);

assign tmp_1_12_fu_2257_p3 = ((tmp_7_7_reg_2529[0:0] === 1'b1) ? reg_757 : tmp_1_11_reg_3655);

assign tmp_1_13_fu_2263_p3 = ((tmp_7_10_reg_2534[0:0] === 1'b1) ? reg_757 : tmp_1_12_reg_3661);

assign tmp_1_14_fu_2269_p3 = ((icmp1_reg_2476[0:0] === 1'b1) ? reg_757 : tmp_1_13_reg_3667);

assign tmp_1_15_fu_2275_p3 = ((tmp_7_11_reg_2539[0:0] === 1'b1) ? reg_757 : tmp_1_14_reg_3673);

assign tmp_1_16_fu_2281_p3 = ((tmp_7_12_reg_2544[0:0] === 1'b1) ? reg_757 : tmp_1_15_reg_3679);

assign tmp_1_17_fu_2287_p3 = ((tmp_7_13_reg_2550[0:0] === 1'b1) ? reg_757 : tmp_1_16_reg_3685);

assign tmp_1_18_fu_2293_p3 = ((tmp_7_14_reg_2617[0:0] === 1'b1) ? reg_757 : tmp_1_17_reg_3691);

assign tmp_1_19_fu_2299_p3 = ((tmp_7_15_reg_2622[0:0] === 1'b1) ? reg_757 : tmp_1_18_reg_3697);

assign tmp_1_1_fu_2005_p3 = ((icmp_reg_2420[0:0] === 1'b1) ? reg_762 : reg_757);

assign tmp_1_20_fu_2305_p3 = ((tmp_7_16_reg_2627[0:0] === 1'b1) ? reg_757 : tmp_1_19_reg_3703);

assign tmp_1_21_fu_2311_p3 = ((tmp_7_17_reg_2632[0:0] === 1'b1) ? reg_762 : tmp_1_20_reg_3709);

assign tmp_1_22_fu_2317_p3 = ((tmp_7_18_reg_2638[0:0] === 1'b1) ? reg_757 : tmp_1_21_reg_3715);

assign tmp_1_23_fu_2323_p3 = ((tmp_7_19_reg_2675[0:0] === 1'b1) ? reg_757 : tmp_1_22_reg_3721);

assign tmp_1_24_fu_2329_p3 = ((tmp_7_20_reg_2680[0:0] === 1'b1) ? reg_757 : tmp_1_23_reg_3727);

assign tmp_1_25_fu_2335_p3 = ((tmp_7_21_reg_2685[0:0] === 1'b1) ? reg_757 : tmp_1_24_reg_3733);

assign tmp_1_26_fu_2341_p3 = ((tmp_7_22_reg_2690[0:0] === 1'b1) ? reg_762 : tmp_1_25_reg_3739);

assign tmp_1_27_fu_2347_p3 = ((tmp_7_23_reg_2696[0:0] === 1'b1) ? reg_757 : tmp_1_26_reg_3745);

assign tmp_1_28_fu_2353_p3 = ((tmp_7_24_reg_2733[0:0] === 1'b1) ? reg_757 : tmp_1_27_reg_3751);

assign tmp_1_29_fu_2359_p3 = ((tmp_7_25_reg_2738[0:0] === 1'b1) ? reg_757 : tmp_1_28_reg_3757);

assign tmp_1_2_fu_2072_p3 = ((tmp_7_2_reg_2427[0:0] === 1'b1) ? reg_757 : tmp_1_1_reg_3369);

assign tmp_1_3_fu_2138_p3 = ((icmp4_reg_2432[0:0] === 1'b1) ? reg_757 : tmp_1_2_reg_3435);

assign tmp_1_4_fu_2203_p3 = ((tmp_7_4_reg_2437[0:0] === 1'b1) ? reg_757 : tmp_1_3_reg_3501);

assign tmp_1_5_fu_2209_p3 = ((tmp_7_5_reg_2442[0:0] === 1'b1) ? reg_757 : tmp_1_4_reg_3592);

assign tmp_1_6_fu_2215_p3 = ((tmp_7_6_reg_2447[0:0] === 1'b1) ? reg_762 : tmp_1_5_reg_3613);

assign tmp_1_7_fu_2221_p3 = ((icmp7_reg_2452[0:0] === 1'b1) ? reg_757 : tmp_1_6_reg_3619);

assign tmp_1_8_fu_2227_p3 = ((tmp_7_8_reg_2458[0:0] === 1'b1) ? reg_757 : tmp_1_7_reg_3625);

assign tmp_1_9_fu_2233_p3 = ((tmp_7_9_reg_2464[0:0] === 1'b1) ? reg_757 : tmp_1_8_reg_3631);

assign tmp_1_s_fu_2239_p3 = ((tmp_7_s_reg_2470[0:0] === 1'b1) ? reg_757 : tmp_1_9_reg_3637);

assign tmp_2_fu_766_p4 = {{size[ap_const_lv32_1F : ap_const_lv32_1]}};

assign tmp_3_fu_1518_p1 = $signed(phi_mul_reg_671);

assign tmp_4_fu_1859_p2 = (($signed(i_cast_fu_1855_p1) < $signed(size)) ? 1'b1 : 1'b0);

assign tmp_6_fu_788_p4 = {{size[ap_const_lv32_1F : ap_const_lv32_2]}};

assign tmp_7_10_fu_970_p2 = (($signed(size) > $signed(32'b1110)) ? 1'b1 : 1'b0);

assign tmp_7_11_fu_975_p2 = (($signed(size) > $signed(32'b10000)) ? 1'b1 : 1'b0);

assign tmp_7_12_fu_980_p2 = (($signed(size) > $signed(32'b10001)) ? 1'b1 : 1'b0);

assign tmp_7_13_fu_985_p2 = (($signed(size) > $signed(32'b10010)) ? 1'b1 : 1'b0);

assign tmp_7_14_fu_1092_p2 = (($signed(size) > $signed(32'b10011)) ? 1'b1 : 1'b0);

assign tmp_7_15_fu_1097_p2 = (($signed(size) > $signed(32'b10100)) ? 1'b1 : 1'b0);

assign tmp_7_16_fu_1102_p2 = (($signed(size) > $signed(32'b10101)) ? 1'b1 : 1'b0);

assign tmp_7_17_fu_1107_p2 = (($signed(size) > $signed(32'b10110)) ? 1'b1 : 1'b0);

assign tmp_7_18_fu_1112_p2 = (($signed(size) > $signed(32'b10111)) ? 1'b1 : 1'b0);

assign tmp_7_19_fu_1164_p2 = (($signed(size) > $signed(32'b11000)) ? 1'b1 : 1'b0);

assign tmp_7_1_fu_955_p2 = (($signed(size) > $signed(32'b1011)) ? 1'b1 : 1'b0);

assign tmp_7_20_fu_1169_p2 = (($signed(size) > $signed(32'b11001)) ? 1'b1 : 1'b0);

assign tmp_7_21_fu_1174_p2 = (($signed(size) > $signed(32'b11010)) ? 1'b1 : 1'b0);

assign tmp_7_22_fu_1179_p2 = (($signed(size) > $signed(32'b11011)) ? 1'b1 : 1'b0);

assign tmp_7_23_fu_1184_p2 = (($signed(size) > $signed(32'b11100)) ? 1'b1 : 1'b0);

assign tmp_7_24_fu_1236_p2 = (($signed(size) > $signed(32'b11101)) ? 1'b1 : 1'b0);

assign tmp_7_25_fu_1241_p2 = (($signed(size) > $signed(32'b11110)) ? 1'b1 : 1'b0);

assign tmp_7_2_fu_782_p2 = (($signed(size) > $signed(32'b10)) ? 1'b1 : 1'b0);

assign tmp_7_3_fu_960_p2 = (($signed(size) > $signed(32'b1100)) ? 1'b1 : 1'b0);

assign tmp_7_4_fu_804_p2 = (($signed(size) > $signed(32'b100)) ? 1'b1 : 1'b0);

assign tmp_7_5_fu_810_p2 = (($signed(size) > $signed(32'b101)) ? 1'b1 : 1'b0);

assign tmp_7_6_fu_816_p2 = (($signed(size) > $signed(32'b110)) ? 1'b1 : 1'b0);

assign tmp_7_7_fu_965_p2 = (($signed(size) > $signed(32'b1101)) ? 1'b1 : 1'b0);

assign tmp_7_8_fu_838_p2 = (($signed(size) > $signed(32'b1000)) ? 1'b1 : 1'b0);

assign tmp_7_9_fu_844_p2 = (($signed(size) > $signed(32'b1001)) ? 1'b1 : 1'b0);

assign tmp_7_fu_822_p4 = {{size[ap_const_lv32_1F : ap_const_lv32_3]}};

assign tmp_7_s_fu_850_p2 = (($signed(size) > $signed(32'b1010)) ? 1'b1 : 1'b0);

assign tmp_8_fu_856_p4 = {{size[ap_const_lv32_1F : ap_const_lv32_4]}};

assign tmp_fu_1513_p2 = (($signed(k_cast_fu_1509_p1) < $signed(size)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_b_1_cast1_cast_reg_2743[11:2] <= 10'b0000000000;
    p_b_1_cast_cast_reg_2748[10:2] <= 9'b000000000;
    p_a_1_addr_rec_2_cas_1_reg_2753[11:2] <= 10'b0000000000;
    p_a_1_addr_rec_2_cas_2_reg_2758[10:2] <= 9'b000000000;
    p_a_1_addr_rec_3_cas_reg_2763[11:3] <= 9'b000000000;
    p_a_1_addr_rec_3_cas_1_reg_2768[10:3] <= 8'b00000000;
    p_a_1_addr_rec_4_cas_reg_2773[11:3] <= 9'b000000000;
    p_a_1_addr_rec_4_cas_1_reg_2778[10:3] <= 8'b00000000;
    p_a_1_addr_rec_5_cas_reg_2783[11:3] <= 9'b000000000;
    p_a_1_addr_rec_5_cas_1_reg_2788[10:3] <= 8'b00000000;
    p_a_1_addr_rec_6_cas_1_reg_2793[11:3] <= 9'b000000000;
    p_a_1_addr_rec_6_cas_2_reg_2798[10:3] <= 8'b00000000;
    p_a_1_addr_rec_7_cas_reg_2803[11:4] <= 8'b00000000;
    p_a_1_addr_rec_7_cas_1_reg_2808[10:4] <= 7'b0000000;
    p_a_1_addr_rec_8_cas_reg_2813[11:4] <= 8'b00000000;
    p_a_1_addr_rec_8_cas_1_reg_2818[10:4] <= 7'b0000000;
    p_a_1_addr_rec_9_cas_reg_2823[11:4] <= 8'b00000000;
    p_a_1_addr_rec_9_cas_1_reg_2828[10:4] <= 7'b0000000;
    p_a_1_addr_rec_cast_1_reg_2833[11:4] <= 8'b00000000;
    p_a_1_addr_rec_cast_reg_2838[10:4] <= 7'b0000000;
    p_a_1_addr_rec_1_cas_reg_2843[11:4] <= 8'b00000000;
    p_a_1_addr_rec_1_cas_1_reg_2848[10:4] <= 7'b0000000;
    p_a_1_addr_rec_10_ca_reg_2853[11:4] <= 8'b00000000;
    p_a_1_addr_rec_10_ca_1_reg_2858[10:4] <= 7'b0000000;
    p_a_1_addr_rec_11_ca_reg_2863[11:4] <= 8'b00000000;
    p_a_1_addr_rec_11_ca_1_reg_2868[10:4] <= 7'b0000000;
    p_a_1_addr_rec_12_ca_1_reg_2873[11:4] <= 8'b00000000;
    p_a_1_addr_rec_12_ca_2_reg_2878[10:4] <= 7'b0000000;
    p_a_1_addr_rec_13_ca_reg_2883[11:5] <= 7'b0000000;
    p_a_1_addr_rec_13_ca_1_reg_2888[10:5] <= 6'b000000;
    p_a_1_addr_rec_14_ca_reg_2893[11:5] <= 7'b0000000;
    p_a_1_addr_rec_14_ca_1_reg_2898[10:5] <= 6'b000000;
    p_a_1_addr_rec_15_ca_reg_2903[11:5] <= 7'b0000000;
    p_a_1_addr_rec_15_ca_1_reg_2908[10:5] <= 6'b000000;
    p_a_1_addr_rec_16_ca_reg_2913[11:5] <= 7'b0000000;
    p_a_1_addr_rec_16_ca_1_reg_2918[10:5] <= 6'b000000;
    p_a_1_addr_rec_17_ca_reg_2923[11:5] <= 7'b0000000;
    p_a_1_addr_rec_17_ca_1_reg_2928[10:5] <= 6'b000000;
    p_a_1_addr_rec_18_ca_reg_2933[11:5] <= 7'b0000000;
    p_a_1_addr_rec_18_ca_1_reg_2938[10:5] <= 6'b000000;
    p_a_1_addr_rec_19_ca_reg_2943[11:5] <= 7'b0000000;
    p_a_1_addr_rec_19_ca_1_reg_2948[10:5] <= 6'b000000;
    p_a_1_addr_rec_20_ca_reg_2953[11:5] <= 7'b0000000;
    p_a_1_addr_rec_20_ca_1_reg_2958[10:5] <= 6'b000000;
    p_a_1_addr_rec_21_ca_reg_2963[11:5] <= 7'b0000000;
    p_a_1_addr_rec_21_ca_1_reg_2968[10:5] <= 6'b000000;
    p_a_1_addr_rec_22_ca_reg_2973[11:5] <= 7'b0000000;
    p_a_1_addr_rec_22_ca_1_reg_2978[10:5] <= 6'b000000;
    p_a_1_addr_rec_23_ca_reg_2983[11:5] <= 7'b0000000;
    p_a_1_addr_rec_23_ca_1_reg_2988[10:5] <= 6'b000000;
    p_a_1_addr_rec_24_ca_reg_2993[11:5] <= 7'b0000000;
    p_a_1_addr_rec_24_ca_1_reg_2998[10:5] <= 6'b000000;
    p_a_1_addr_rec_25_ca_reg_3003[11:5] <= 7'b0000000;
    p_a_1_addr_rec_25_ca_1_reg_3008[10:5] <= 6'b000000;
    p_a_1_addr_rec_26_ca_reg_3013[11:5] <= 7'b0000000;
    p_a_1_addr_rec_26_ca_1_reg_3018[10:5] <= 6'b000000;
    p_a_1_addr_rec_27_ca_reg_3023[11:5] <= 7'b0000000;
    p_a_1_addr_rec_27_ca_1_reg_3028[10:5] <= 6'b000000;
    p_a_1_addr_rec_28_ca_1_reg_3033[11:5] <= 7'b0000000;
    p_a_1_addr_rec_28_ca_2_reg_3038[10:5] <= 6'b000000;
end

endmodule //matmul_hw
