INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.sim/sim/synth/func/xsim/main_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kyle/Desktop/simple_rtl/simple_rtl.srcs/sim/new/main_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_testbench
