<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>12509</id>
			<source_loc>10635</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12510</id>
			<source_loc>10654</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12511</id>
			<source_loc>10749</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_1</name>
		<resource>
			<latency>0</latency>
			<delay>1.0320</delay>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>177.8400</unit_area>
			<comb_area>177.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>177.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8885</delay>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>71.1360</unit_area>
			<comb_area>71.1360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>71.1360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0892</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
			<unit_area>63.2700</unit_area>
			<comb_area>63.2700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>63.2700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0577</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
			<unit_area>57.4560</unit_area>
			<comb_area>57.4560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>57.4560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8485</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 3ULL) ) * 258ULL + a)</label>
			<unit_area>45.4860</unit_area>
			<comb_area>45.4860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.4860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8695</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 6ULL) ) * 258ULL + a)</label>
			<unit_area>42.7500</unit_area>
			<comb_area>42.7500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>42.7500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6741</delay>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>41.0400</unit_area>
			<comb_area>41.0400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>41.0400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7132</delay>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 258ULL + a)</label>
			<unit_area>36.5940</unit_area>
			<comb_area>36.5940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.5940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.5680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5529</delay>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>32.8320</unit_area>
			<comb_area>32.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3754</delay>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>27.7020</unit_area>
			<comb_area>27.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>27.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4687</delay>
			<module_name>DC_Filter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>25.6500</unit_area>
			<comb_area>25.6500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>25.6500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3931</delay>
			<module_name>DC_Filter_gen000002_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>23.9400</unit_area>
			<comb_area>23.9400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>23.9400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2957</delay>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>15.7320</unit_area>
			<comb_area>15.7320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.7320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2994</delay>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>7.8660</unit_area>
			<comb_area>7.8660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.8660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3147</delay>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>6.8400</unit_area>
			<comb_area>6.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>101</reg_bits>
		<reg_count>12</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>101</count>
			<total_area>552.6720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1915.7533</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3535.1233</total_area>
		<comb_area>2980.4513</comb_area>
		<seq_area>550.6720</seq_area>
		<total_bits>101</total_bits>
		<state_count>17</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>12513</id>
			<source_loc>11778</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12517</id>
			<source_loc>11797</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12518</id>
			<source_loc>11890</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_2</name>
		<resource>
			<latency>0</latency>
			<delay>1.0320</delay>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>177.8400</unit_area>
			<comb_area>177.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>177.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8885</delay>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>71.1360</unit_area>
			<comb_area>71.1360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>71.1360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0892</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
			<unit_area>63.2700</unit_area>
			<comb_area>63.2700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>63.2700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0577</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
			<unit_area>57.4560</unit_area>
			<comb_area>57.4560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>57.4560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8485</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 3ULL) ) * 258ULL + a)</label>
			<unit_area>45.4860</unit_area>
			<comb_area>45.4860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.4860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8695</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 6ULL) ) * 258ULL + a)</label>
			<unit_area>42.7500</unit_area>
			<comb_area>42.7500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>42.7500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6741</delay>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>41.0400</unit_area>
			<comb_area>41.0400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>41.0400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7132</delay>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 258ULL + a)</label>
			<unit_area>36.5940</unit_area>
			<comb_area>36.5940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.5940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.5680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5529</delay>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>32.8320</unit_area>
			<comb_area>32.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3754</delay>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>27.7020</unit_area>
			<comb_area>27.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>27.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4687</delay>
			<module_name>DC_Filter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>25.6500</unit_area>
			<comb_area>25.6500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>25.6500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3931</delay>
			<module_name>DC_Filter_gen000002_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>23.9400</unit_area>
			<comb_area>23.9400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>23.9400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2957</delay>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>15.7320</unit_area>
			<comb_area>15.7320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.7320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2994</delay>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>7.8660</unit_area>
			<comb_area>7.8660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.8660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3147</delay>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>6.8400</unit_area>
			<comb_area>6.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>101</reg_bits>
		<reg_count>12</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>101</count>
			<total_area>552.6720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1915.7533</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3535.1233</total_area>
		<comb_area>2980.4513</comb_area>
		<seq_area>550.6720</seq_area>
		<total_bits>101</total_bits>
		<state_count>17</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter_2</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>57</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>74</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>76</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>88</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>103</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>108</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>do_filter_1</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>57</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>74</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>76</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>88</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>103</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>108</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl6</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl6</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl10</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl14</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl17</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl16</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl25</survivor>
		<absorbed>gs_ctrl26</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl25</survivor>
		<absorbed>gs_ctrl27</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl28</survivor>
		<absorbed>gs_ctrl29</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl28</survivor>
		<absorbed>gs_ctrl30</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl28</survivor>
		<absorbed>gs_ctrl31</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl32</survivor>
		<absorbed>gs_ctrl33</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl32</survivor>
		<absorbed>gs_ctrl36</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl35</survivor>
		<absorbed>gs_ctrl37</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_89_in2</survivor>
		<absorbed>DC_Filter_Eqi2u2_4_90_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_89_in2</survivor>
		<absorbed>DC_Filter_Eqi1u2_4_91_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_89_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_92_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add2u2Mul2i3u2_4_96_in1</survivor>
		<absorbed>DC_Filter_Add2u2Mul2i3u2_4_99_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_8Ux2U_9U_4_97_in1</survivor>
		<absorbed>DC_Filter_Add2u2Mul2i3u2_4_99_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_34_in2</survivor>
		<absorbed>DC_Filter_Eqi2u2_4_35_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_34_in2</survivor>
		<absorbed>DC_Filter_Eqi1u2_4_36_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_34_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_37_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add2u2Mul2i3u2_4_41_in1</survivor>
		<absorbed>DC_Filter_Add2u2Mul2i3u2_4_44_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_8Ux2U_9U_4_42_in1</survivor>
		<absorbed>DC_Filter_Add2u2Mul2i3u2_4_44_in1</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>f1_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>f2_array_rgb</name>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>943</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>f2_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>945</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask1</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask1</name>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>965</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask2</name>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>966</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.0320</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>177.8400</unit_area>
		<comb_area>177.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>355.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>172.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9925</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>152.5320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8885</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>71.1360</unit_area>
		<comb_area>71.1360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>142.2720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0892</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>63.2700</unit_area>
		<comb_area>63.2700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>126.5400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0577</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
		<unit_area>57.4560</unit_area>
		<comb_area>57.4560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>114.9120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>18</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>110.8080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2576</delay>
		<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>95.0760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8485</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (b + 3ULL) ) * 258ULL + a)</label>
		<unit_area>45.4860</unit_area>
		<comb_area>45.4860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>90.9720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8695</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (b + 6ULL) ) * 258ULL + a)</label>
		<unit_area>42.7500</unit_area>
		<comb_area>42.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>85.5000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6741</delay>
		<module_name>DC_Filter_Add2i1u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>41.0400</unit_area>
		<comb_area>41.0400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>82.0800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7132</delay>
		<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(b * 258ULL + a)</label>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>73.1880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>71.1360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5529</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.6640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.6640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6038</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>62.9280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3754</delay>
		<module_name>DC_Filter_Add2i1u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>27.7020</unit_area>
		<comb_area>27.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>55.4040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4687</delay>
		<module_name>DC_Filter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>51.3000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3931</delay>
		<module_name>DC_Filter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>47.8800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>32.8320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2957</delay>
		<module_name>DC_Filter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.4640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2994</delay>
		<module_name>DC_Filter_Lti257u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>7.8660</unit_area>
		<comb_area>7.8660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.7320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3147</delay>
		<module_name>DC_Filter_Lti258u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>2</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi2u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DC_Filter_Add2i1u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>DC_Filter_Mul_12U_3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>256</reg_bits>
	<reg_count>54</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>256</count>
		<total_area>2135.4480</total_area>
		<unit_area>8.3416</unit_area>
		<comb_area>0.8657</comb_area>
		<seq_area>7.4759</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>1506.1847</mux_area>
	<control_area>951.4622</control_area>
	<total_area>6762.0589</total_area>
	<comb_area>4848.2269</comb_area>
	<seq_area>1913.8320</seq_area>
	<total_bits>256</total_bits>
	<state_count>74</state_count>
	<netlist>
		<module_name>DC_Filter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>936</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>937</source_loc>
		</port>
		<source_loc>
			<id>12479</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>946,12476</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>12479</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>12707</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6417,947,10260,11286,12468</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12707</source_loc>
		</port>
		<source_loc>
			<id>10908</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10656,10637</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>10908</source_loc>
		</port>
		<source_loc>
			<id>11317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>949,11311</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11317</source_loc>
		</port>
		<source_loc>
			<id>12720</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12150,950,10196</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12720</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>12085</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11886,12086,12087,12088</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>12085</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>12499</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>952,12496</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>12499</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>12725</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20207,11640,11672,953,11331,12451,12488,6433,13434,13466</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12725</source_loc>
		</port>
		<source_loc>
			<id>12076</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11799,11780</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>12076</source_loc>
		</port>
		<source_loc>
			<id>11264</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>955,11258</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11264</source_loc>
		</port>
		<source_loc>
			<id>12758</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9078,956,10227</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12758</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>10917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10745,10918,10921,10922</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>10917</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>10174</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18799,10171,10173</sub_loc>
		</source_loc>
		<source_loc>
			<id>10176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10174,10177,10178,10215</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10176</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>10218</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18782,10217,10225,10216</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10218</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10228</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18783,10224,11267,11269</sub_loc>
		</source_loc>
		<source_loc>
			<id>11270</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10228,11271,11272</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11270</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10226</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_33_4_62_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11332</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12726</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13438,11644,18764,11327,11328,11333,11341,11342,12490,19914</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>12726</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18698</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3695</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>6172</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3695</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6172</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3693</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>6170</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3693</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6170</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10165</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18756,10162,10164</sub_loc>
		</source_loc>
		<source_loc>
			<id>10167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10165,10168,10169,10184</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10167</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>10187</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18739,10186,10194,10185</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10187</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10197</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18740,10193,11299,11301</sub_loc>
		</source_loc>
		<source_loc>
			<id>11303</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10197,11304,11305</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11303</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10195</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_33_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10261</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12705</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19589,18721,10256,10257,10262,10270,10271,12470</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>12705</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18698</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6172</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6170</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2610</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>7585</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2603,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>12674</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7585,10731</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12674</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_8Ux4U_12U_4_51_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10729</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_50_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10734</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_40_4_49_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10730</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_48_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_47_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10732</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_44_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10714</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_12U_3_4_43_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10721</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_42_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10719</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12772</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18504,18499</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_42_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12772</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl35</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_42_in2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18503</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl34</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10720</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12771</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18505,18501</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12771</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18506</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl32</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10684</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10682</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10680</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12770</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18489,18486</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12770</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl28</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18412</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18413</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18414</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10603</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_45_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10727</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000002_4_29_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>10638</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000001_4_31_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10640</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2iLLu9_4_33_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10642</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258u2_4_18_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10657</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10659</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10661</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_10_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18464</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10623</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18474</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2853</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18475</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>12654</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18496,18509,10979,10980,10978</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_67</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12654</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u12_4_30_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10629</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10959</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12648</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18511,18346,18419,10956,10957,10960,10959,10958</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_63</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12648</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>12651</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18513,18478,18398,18421,18348,18384,18392,18388,10949,10950,10951,10953,10954,10952</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_62</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12651</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_39_4_40_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10945</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7587</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20203,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>7584</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20203,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>12690</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7587,7584,10943,10944,10945,10947,10946</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_61</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12690</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_39_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10939</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7588</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20204,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>7583</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20204,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>12680</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7588,7583,10937,10938,10939,10941,10940</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_60</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12680</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10625</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18554,10962,10963,10965,10964</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_64</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12608</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_38_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10933</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti258u12_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10978</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7589</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20205,2508</sub_loc>
		</source_loc>
		<source_loc>
			<id>7582</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20205,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>12676</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7589,7582,10931,10932,10933,10935,10934</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_59</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12676</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>10906</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18698,10653,10634,12478,12471</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>10906</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10909</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18706,10748,11260,11268,11259</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10909</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10240</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18718,10239,10746,10237</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10240</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10175</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18689,10172,10214,10236,10556,10747</sub_loc>
		</source_loc>
		<source_loc>
			<id>10923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10175,10924,10925</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10923</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u8_4_58_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10750</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12659</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18467,18423,18481,10968,10967</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_65</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12659</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10665</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12703</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18454,18457,18383,18391,18387,18460,10975,10970,10971,10973,10974,10976,10972</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_66</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12703</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u1_4_19_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10609</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10611</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti257u12_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10958</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10974</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10572</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10576</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10267</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18684,10259,10554,10652,10655,10633,10636</sub_loc>
		</source_loc>
		<source_loc>
			<id>10910</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10267,10911,10912,10913,10915,10916,12469</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>10910</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10935</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10941</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10947</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10738</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10740</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10742</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2610</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>10286</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18688,10279,10555,10654,10635,10749,12509,12510,12511</sub_loc>
		</source_loc>
		<signal>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10286</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>3012</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>7526</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3005,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>12591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7526,11862</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12591</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_8Ux4U_12U_4_106_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11860</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_105_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11865</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_40_4_104_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11861</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_103_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11867</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_102_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11863</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11853</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_12U_3_4_98_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11857</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_97_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11855</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18264,18259</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_97_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12769</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl16</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_97_in2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18263</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11856</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12768</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18265,18261</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12768</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18266</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_92_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11827</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_91_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11825</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_90_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11823</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18249,18246</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12767</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18172</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18173</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18174</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11735</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_100_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11858</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000002_4_84_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>11781</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000001_4_86_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11783</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2iLLu9_4_88_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11785</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258u2_4_73_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11800</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11802</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11804</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_65_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18224</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11766</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18234</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2853</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18235</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18931</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>12577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18256,18269,12141,12142,12140</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_134</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12577</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u12_4_85_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11772</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12121</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12561</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18106,18271,18179,12118,12119,12122,12121,12120</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_130</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12561</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>12574</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18238,18158,18181,18108,18273,18144,18152,18148,12111,12112,12113,12115,12116,12114</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_129</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12574</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_39_4_95_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12107</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7528</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20195,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>7525</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20195,2880</sub_loc>
		</source_loc>
		<source_loc>
			<id>12595</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7528,7525,12105,12106,12107,12109,12108</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_128</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12595</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_94_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12101</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7529</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20197,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>7524</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20197,2880</sub_loc>
		</source_loc>
		<source_loc>
			<id>12594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7529,7524,12099,12100,12101,12103,12102</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_127</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12594</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11768</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12533</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18314,12124,12125,12127,12126</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_131</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12533</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_93_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12095</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti258u12_4_75_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12140</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7530</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20199,2911</sub_loc>
		</source_loc>
		<source_loc>
			<id>7523</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20199,2880</sub_loc>
		</source_loc>
		<source_loc>
			<id>12592</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7530,7523,12093,12094,12095,12097,12096</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_126</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12592</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>12074</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18662,11796,11777,12498,12491</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>12074</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11302</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18670,11300,11313,11889,11312</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11302</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10208</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18682,10207,11887,10206</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10208</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10166</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18653,10163,10183,10205,11695,11888</sub_loc>
		</source_loc>
		<source_loc>
			<id>12089</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10166,12090,12091</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>12089</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u8_4_113_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11891</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12580</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18227,18183,18241,12130,12129</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_132</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12580</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11808</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12599</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18214,18217,18143,18151,18147,18220,12137,12132,12133,12135,12136,12138,12134</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_133</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12599</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u1_4_74_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11741</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11744</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti257u12_4_72_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12120</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12136</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11710</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11712</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12729</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13437,11643,18648,11330,11693,11795,11798,11776,11779,12079,12080,12081,12083,12084,12489</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>12729</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12097</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12103</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12109</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11869</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11871</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11873</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>3012</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>11357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18652,11350,11694,11797,11778,11890,12513,12517,12518</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11357</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>f1_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2588</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2517</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10728</source_loc>
		</signal>
		<signal>
			<name>mask1_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18498</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask1_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10718</source_loc>
		</signal>
		<signal>
			<name>f2_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2990</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7496</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2920</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>11859</source_loc>
		</signal>
		<signal>
			<name>mask2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18258</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask2_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11854</source_loc>
		</signal>
		<source_loc>
			<id>12379</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11854</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<name>mask2</name>
			<instance_name>mask2</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>in1,mask2_in1</port_conn>
			<port_conn>out1,mask2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>12379</source_loc>
		</module_inst>
		<source_loc>
			<id>12378</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11707,11737,11738,11767,11782,11784,11786,11801,11803,11805,11859</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f2_array_rgb</name>
			<instance_name>f2_array_rgb</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>DIN,f2_array_rgb_DIN</port_conn>
			<port_conn>CE,f2_array_rgb_CE</port_conn>
			<port_conn>RW,f2_array_rgb_RW</port_conn>
			<port_conn>in1,f2_array_rgb_in1</port_conn>
			<port_conn>out1,f2_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>12378</source_loc>
		</module_inst>
		<source_loc>
			<id>11202</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10718</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<name>mask1</name>
			<instance_name>mask1</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>in1,mask1_in1</port_conn>
			<port_conn>out1,mask1_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11202</source_loc>
		</module_inst>
		<source_loc>
			<id>11201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10569,10605,10606,10624,10639,10641,10643,10658,10660,10662,10728</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f1_array_rgb</name>
			<instance_name>f1_array_rgb</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>DIN,f1_array_rgb_DIN</port_conn>
			<port_conn>CE,f1_array_rgb_CE</port_conn>
			<port_conn>RW,f1_array_rgb_RW</port_conn>
			<port_conn>in1,f1_array_rgb_in1</port_conn>
			<port_conn>out1,f1_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11201</source_loc>
		</module_inst>
		<source_loc>
			<id>1907</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>23</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7482</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1907</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2856</controller_delay>
			<rhs>
				<name>i_rgb_inside_data</name>
			</rhs>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
				<name>s_reg_132</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2856</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_116_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_126</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_126</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_93_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>s_reg_133</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_127</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_127</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_94_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>s_reg_133</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_128</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_128</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_39_4_95_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>s_reg_133</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_129</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx7i2c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>16.0026</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_129</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
				<name>s_reg_132</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_130</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>11.6358</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_130</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
				<name>s_reg_132</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_131</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>49.6488</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_131</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u12_4_85_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>s_reg_131</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_132</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>36.1413</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4480</controller_delay>
			<rhs>
				<name>DC_Filter_Add2i1u12_4_85_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_132</name>
			</lhs>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_133</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>s_reg_133</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_133</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_134</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_134</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_130</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_9Ux1U_9U_4_65_in2</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_9Ux1U_9U_4_65</name>
			<dissolved_from>DC_Filter_Add_9Ux1U_9U_4_65</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2700</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>120.6174</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1</name>
			</rhs>
			<lhs>
				<name>f2_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_100_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000002_4_84_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000001_4_86_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2iLLu9_4_88_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_73_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_inside_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
				<name>s_reg_132</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.7271</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl5</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>s_reg_131</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_66</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_66</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_67</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_67</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			</lhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_130</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u1_4_74_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
				<name>s_reg_133</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2788</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_71</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_71</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti257u12_4_72</name>
			<dissolved_from>DC_Filter_Lti257u12_4_72</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_132</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2982</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258u2_4_73</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258u2_4_73</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_73_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2733</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u1_4_74</name>
			<dissolved_from>DC_Filter_Add2i1u1_4_74</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_130</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2785</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti258u12_4_75</name>
			<dissolved_from>DC_Filter_Lti258u12_4_75</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_132</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2993</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u12_4_85</name>
			<dissolved_from>DC_Filter_Add2i1u12_4_85</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_132</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u12_4_85_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2998</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2741</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2749</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_82</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_82</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_83</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_83</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000002_4_84</name>
			<dissolved_from>DC_Filter_gen000002_4_84</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000002_4_84_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2815</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000001_4_86</name>
			<dissolved_from>DC_Filter_gen000001_4_86</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000001_4_86_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2823</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2iLLu9_4_88</name>
			<dissolved_from>DC_Filter_Add2iLLu9_4_88</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2iLLu9_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2831</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_90</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_90</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_90_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_91</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_91</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_91_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_92</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_92</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_92_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_93</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_93</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_93_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_126</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_90_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_94</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_94</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_94_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_127</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_91_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_39_4_95</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_39_4_95</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_128</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_39_4_95_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_92_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_96</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_97_in2</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u8_4_113_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_97_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_97</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_97</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2919</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_12U_3_4_98</name>
			<dissolved_from>DC_Filter_Mul_12U_3_4_98</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_12U_3_4_98_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_99</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux9U_12U_4_100</name>
			<dissolved_from>DC_Filter_Add_12Ux9U_12U_4_100</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_12U_3_4_98_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_100_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_101</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_101</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_134</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_102</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_102</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>s_reg_134</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_102_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_103</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_103</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_134</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_103_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_40_4_104</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_40_4_104</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_126</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_40_4_104_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_128</name>
			</rhs>
			<rhs>
				<name>s_reg_127</name>
			</rhs>
			<cond>
				<name>s_reg_134</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_105</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_105</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_134</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_105_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_mask2_in1</name>
			<lhs>
				<name>mask2_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Mul_8Ux4U_12U_4_106</name>
			<dissolved_from>DC_Filter_Mul_8Ux4U_12U_4_106</dissolved_from>
			<async/>
			<rhs>
				<name>mask2_out1</name>
			</rhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_106_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2926</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_107</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_107</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_106_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_40_4_104_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3005</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_108</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_108</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_126</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_102_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_109</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_109</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_127</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_105_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_110</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_110</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_128</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_103_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_111</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_111</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_112</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_112</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u8_4_113</name>
			<dissolved_from>DC_Filter_Add2i1u8_4_113</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2958</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7482</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_4bx8i7c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>30.8224</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_83_out1</name>
				<name>s_reg_131</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_82_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_101_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
				<name>s_reg_132</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl16</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl16</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<source_loc>
			<id>1902</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>18</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7538</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1902</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_rgb_inside_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2856</controller_delay>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
			<lhs>
				<name>o_rgb_inside_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
				<name>s_reg_65</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2856</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_stall1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_115_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_59</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_59</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_38_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>s_reg_66</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_60</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_60</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_39_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>s_reg_66</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_61</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_61</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_39_4_40_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>s_reg_66</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_62</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx7i2c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>16.0026</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_62</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
				<name>s_reg_65</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_63</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>11.6358</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_63</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
				<name>s_reg_65</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_64</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>49.6488</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_64</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u12_4_30_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>s_reg_64</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_65</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>36.1413</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4480</controller_delay>
			<rhs>
				<name>DC_Filter_Add2i1u12_4_30_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_65</name>
			</lhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_66</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>s_reg_66</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_64</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_66</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_67</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_67</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl19</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_63</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_64</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl21</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_9Ux1U_9U_4_10_in2</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_64</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl22</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_9Ux1U_9U_4_10</name>
			<dissolved_from>DC_Filter_Add_9Ux1U_9U_4_10</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2700</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>120.6174</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			</rhs>
			<lhs>
				<name>f1_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_45_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000002_4_29_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000001_4_31_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2iLLu9_4_33_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_18_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
				<name>s_reg_65</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.7271</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl24</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>s_reg_64</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_11</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_12</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			</lhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_63</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u1_4_19_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
				<name>s_reg_66</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2788</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_16</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti257u12_4_17</name>
			<dissolved_from>DC_Filter_Lti257u12_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_65</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2982</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258u2_4_18</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258u2_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2733</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u1_4_19</name>
			<dissolved_from>DC_Filter_Add2i1u1_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_63</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2785</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti258u12_4_20</name>
			<dissolved_from>DC_Filter_Lti258u12_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_65</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2993</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u12_4_30</name>
			<dissolved_from>DC_Filter_Add2i1u12_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_65</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u12_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2998</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2741</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2749</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_27</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_27</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_28</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000002_4_29</name>
			<dissolved_from>DC_Filter_gen000002_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000002_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2815</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000001_4_31</name>
			<dissolved_from>DC_Filter_gen000001_4_31</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000001_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2823</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2iLLu9_4_33</name>
			<dissolved_from>DC_Filter_Add2iLLu9_4_33</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2iLLu9_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2831</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl28</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_34</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_35</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_35</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_36</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_36</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_37</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_37</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_38</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_38</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_38_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_35_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_39</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_39</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_39_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_36_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_39_4_40</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_39_4_40</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_39_4_40_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_37_out1</name>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl32</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl32</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_42_in2</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_64</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u8_4_58_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl34</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_8Ux2U_9U_4_42_in1</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl35</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_42</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2919</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_12U_3_4_43</name>
			<dissolved_from>DC_Filter_Mul_12U_3_4_43</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_12U_3_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_44</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_44</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux9U_12U_4_45</name>
			<dissolved_from>DC_Filter_Add_12Ux9U_12U_4_45</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_12U_3_4_43_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2698</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_46</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_46</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_47</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_47</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_47_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_48</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_48</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_40_4_49</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_40_4_49</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_40_4_49_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<cond>
				<name>s_reg_67</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_50</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_50</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_50_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2880</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_mask1_in1</name>
			<lhs>
				<name>mask1_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_44_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Mul_8Ux4U_12U_4_51</name>
			<dissolved_from>DC_Filter_Mul_8Ux4U_12U_4_51</dissolved_from>
			<async/>
			<rhs>
				<name>mask1_out1</name>
			</rhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2926</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_52</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_52</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_51_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_40_4_49_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3005</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_53</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_53</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_47_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_54</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_54</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_50_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_55</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_55</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_48_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_56</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_56</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_57</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_57</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2703</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u8_4_58</name>
			<dissolved_from>DC_Filter_Add2i1u8_4_58</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_64</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2958</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7538</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_4bx8i7c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>30.8224</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>s_reg_66</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_27_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
				<name>s_reg_65</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl28</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl28</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl32</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl32</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl34</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl34</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl35</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2027</controller_delay>
			<lhs>
				<name>gs_ctrl35</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18931</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13480</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13479</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13467</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13436</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>13234</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_33_4_7</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_33_4_7</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_7_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>20209</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12343</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12197</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_61</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12880</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12061</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11928</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11721</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_inside_busy</name>
			<lhs>
				<name>i_rgb_inside_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13480</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13479</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13467</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13436</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_62_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11412</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_33_4_62</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_33_4_62</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_62_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_inside_m_busy_req_0</name>
			</cond>
			<source_loc>20209</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<assign>
			<name>drive_o_rgb_inside_vld</name>
			<lhs>
				<name>o_rgb_inside_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12343</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9427</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_59</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_59</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12880</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12061</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8795</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11721</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<source_loc>
			<id>11095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10603</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</instance_name>
			<source_loc>11095</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11088</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10567,10604,10623</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<source_loc>11088</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11084</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10661</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24</instance_name>
			<source_loc>11084</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11081</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10659</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22</instance_name>
			<source_loc>11081</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11076</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10714</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_44</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_44</instance_name>
			<source_loc>11076</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11071</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10720</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_41</instance_name>
			<source_loc>11071</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11068</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10642</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<name>DC_Filter_Add2iLLu9_4_33</name>
			<instance_name>DC_Filter_Add2iLLu9_4_33</instance_name>
			<source_loc>11068</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2iLLu9_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11064</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10750</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<name>DC_Filter_Add2i1u8_4_58</name>
			<instance_name>DC_Filter_Add2i1u8_4_58</instance_name>
			<source_loc>11064</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u8_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11098</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10657</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258u2_4_18</name>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_18</instance_name>
			<source_loc>11098</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258u2_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11105</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10731</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_52</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			<source_loc>11105</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11108</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10727</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux9U_12U_4_45</name>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_45</instance_name>
			<source_loc>11108</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux9U_12U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11111</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10576</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_11</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_11</instance_name>
			<source_loc>11111</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11114</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10572</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_12</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_12</instance_name>
			<source_loc>11114</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11117</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10611</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_16</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_16</instance_name>
			<source_loc>11117</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11120</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10665</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_27</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_27</instance_name>
			<source_loc>11120</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11123</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10625</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_28</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_28</instance_name>
			<source_loc>11123</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11126</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10959</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_34</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_34</instance_name>
			<source_loc>11126</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11129</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10738</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_46</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_46</instance_name>
			<source_loc>11129</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11132</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10740</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_56</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_56</instance_name>
			<source_loc>11132</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11135</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10742</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_57</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_57</instance_name>
			<source_loc>11135</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11138</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10719</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_42</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_42</instance_name>
			<source_loc>11138</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11141</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10570,10971,10963,10974,10976</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<name>DC_Filter_Add_9Ux1U_9U_4_10</name>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_10</instance_name>
			<source_loc>11141</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_9Ux1U_9U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11152</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10682</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_36</name>
			<instance_name>DC_Filter_Eqi1u2_4_36</instance_name>
			<source_loc>11152</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10734</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_50</name>
			<instance_name>DC_Filter_Eqi1u2_4_50</instance_name>
			<source_loc>11155</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11158</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10680</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_35</name>
			<instance_name>DC_Filter_Eqi2u2_4_35</instance_name>
			<source_loc>11158</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10732</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_47</name>
			<instance_name>DC_Filter_Eqi2u2_4_47</instance_name>
			<source_loc>11161</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10958</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<name>DC_Filter_Lti257u12_4_17</name>
			<instance_name>DC_Filter_Lti257u12_4_17</instance_name>
			<source_loc>11164</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Lti257u12_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10978</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<name>DC_Filter_Lti258u12_4_20</name>
			<instance_name>DC_Filter_Lti258u12_4_20</instance_name>
			<source_loc>11167</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Lti258u12_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11170</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10721</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<name>DC_Filter_Mul_12U_3_4_43</name>
			<instance_name>DC_Filter_Mul_12U_3_4_43</instance_name>
			<source_loc>11170</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_12U_3_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10729</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_8Ux4U_12U_4_51</name>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			<source_loc>11171</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_8Ux4U_12U_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11174</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10933</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_38</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_38</instance_name>
			<source_loc>11174</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11177</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10939</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_39</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_39</instance_name>
			<source_loc>11177</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10945</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<name>DC_Filter_N_Mux_12_2_39_4_40</name>
			<instance_name>DC_Filter_N_Mux_12_2_39_4_40</instance_name>
			<source_loc>11180</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_39_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11183</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10935</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_53</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_53</instance_name>
			<source_loc>11183</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11184</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10941</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_54</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_54</instance_name>
			<source_loc>11184</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11185</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10947</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_55</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_55</instance_name>
			<source_loc>11185</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10730</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<name>DC_Filter_N_Mux_12_3_40_4_49</name>
			<instance_name>DC_Filter_N_Mux_12_3_40_4_49</instance_name>
			<source_loc>11186</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_40_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11189</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10684</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_37</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_37</instance_name>
			<source_loc>11189</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10736</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_48</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_48</instance_name>
			<source_loc>11192</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11195</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10640</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000001_4</module_name>
			<name>DC_Filter_gen000001_4_31</name>
			<instance_name>DC_Filter_gen000001_4_31</instance_name>
			<source_loc>11195</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_gen000001_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11198</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10638</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000002_4</module_name>
			<name>DC_Filter_gen000002_4_29</name>
			<instance_name>DC_Filter_gen000002_4_29</instance_name>
			<source_loc>11198</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_gen000002_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11265</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11259</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_59</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_59</instance_name>
			<source_loc>11265</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11312</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_61</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_61</instance_name>
			<source_loc>11318</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11343</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11332</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_33_4_62</name>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_62</instance_name>
			<source_loc>11343</source_loc>
			<thread>gen_unvalidated_req_1</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_33_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12224</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11772,12126</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<name>DC_Filter_Add2i1u12_4_85</name>
			<instance_name>DC_Filter_Add2i1u12_4_85</instance_name>
			<source_loc>12224</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u12_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12229</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11741</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<name>DC_Filter_Add2i1u1_4_74</name>
			<instance_name>DC_Filter_Add2i1u1_4_74</instance_name>
			<source_loc>12229</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u1_4_74</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10237</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<source_loc>10241</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11061</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10609</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<name>DC_Filter_Add2i1u1_4_19</name>
			<instance_name>DC_Filter_Add2i1u1_4_19</instance_name>
			<source_loc>11061</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u1_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10629,10964</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<name>DC_Filter_Add2i1u12_4_30</name>
			<instance_name>DC_Filter_Add2i1u12_4_30</instance_name>
			<source_loc>11045</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u12_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10272</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10261</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_33_4_7</name>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_7</instance_name>
			<source_loc>10272</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_33_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10230</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10226</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>10230</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10219</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10216</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>10219</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10209</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10206</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<source_loc>10209</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11891</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<name>DC_Filter_Add2i1u8_4_113</name>
			<instance_name>DC_Filter_Add2i1u8_4_113</instance_name>
			<source_loc>12232</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u8_4_113</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12235</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11785</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<name>DC_Filter_Add2iLLu9_4_88</name>
			<instance_name>DC_Filter_Add2iLLu9_4_88</instance_name>
			<source_loc>12235</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2iLLu9_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12238</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11856</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_96</instance_name>
			<source_loc>12238</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_96</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11853</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_99</instance_name>
			<source_loc>12241</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_99</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11802</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77</instance_name>
			<source_loc>12244</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12247</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11804</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79</instance_name>
			<source_loc>12247</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12250</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11706,11736,11766</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</instance_name>
			<source_loc>12250</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12257</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11735</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</instance_name>
			<source_loc>12257</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12260</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11800</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258u2_4_73</name>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_73</instance_name>
			<source_loc>12260</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258u2_4_73</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12263</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11862</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_107</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			<source_loc>12263</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_107</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12266</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11858</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux9U_12U_4_100</name>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_100</instance_name>
			<source_loc>12266</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux9U_12U_4_100</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12269</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11869</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_101</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_101</instance_name>
			<source_loc>12269</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_101</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12272</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11871</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_111</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_111</instance_name>
			<source_loc>12272</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_111</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12275</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11873</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_112</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_112</instance_name>
			<source_loc>12275</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_112</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12278</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11712</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_66</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_66</instance_name>
			<source_loc>12278</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_66</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12281</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11710</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_67</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_67</instance_name>
			<source_loc>12281</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12284</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11744</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_71</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_71</instance_name>
			<source_loc>12284</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_71</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12287</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11808</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_82</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_82</instance_name>
			<source_loc>12287</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12290</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11768</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_83</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_83</instance_name>
			<source_loc>12290</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_83</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12293</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12121</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_89</instance_name>
			<source_loc>12293</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12296</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11855</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_97</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_97</instance_name>
			<source_loc>12296</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_97</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12299</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11708,12133,12125,12136,12138</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<name>DC_Filter_Add_9Ux1U_9U_4_65</name>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_65</instance_name>
			<source_loc>12299</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_9Ux1U_9U_4_65</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12314</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11865</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_105</name>
			<instance_name>DC_Filter_Eqi1u2_4_105</instance_name>
			<source_loc>12314</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_105</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11825</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_91</name>
			<instance_name>DC_Filter_Eqi1u2_4_91</instance_name>
			<source_loc>12317</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_91</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12320</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11863</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_102</name>
			<instance_name>DC_Filter_Eqi2u2_4_102</instance_name>
			<source_loc>12320</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_102</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12326</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11823</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_90</name>
			<instance_name>DC_Filter_Eqi2u2_4_90</instance_name>
			<source_loc>12326</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12332</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12120</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<name>DC_Filter_Lti257u12_4_72</name>
			<instance_name>DC_Filter_Lti257u12_4_72</instance_name>
			<source_loc>12332</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Lti257u12_4_72</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12335</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12140</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<name>DC_Filter_Lti258u12_4_75</name>
			<instance_name>DC_Filter_Lti258u12_4_75</instance_name>
			<source_loc>12335</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Lti258u12_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12344</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11857</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<name>DC_Filter_Mul_12U_3_4_98</name>
			<instance_name>DC_Filter_Mul_12U_3_4_98</instance_name>
			<source_loc>12344</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_12U_3_4_98</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12345</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11860</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_8Ux4U_12U_4_106</name>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			<source_loc>12345</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_8Ux4U_12U_4_106</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12348</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12095</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_93</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_93</instance_name>
			<source_loc>12348</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_93</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12351</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12101</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_94</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_94</instance_name>
			<source_loc>12351</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_94</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12354</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12107</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<name>DC_Filter_N_Mux_12_2_39_4_95</name>
			<instance_name>DC_Filter_N_Mux_12_2_39_4_95</instance_name>
			<source_loc>12354</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_39_4_95</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12097</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_108</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_108</instance_name>
			<source_loc>12357</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_108</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12358</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12103</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_109</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_109</instance_name>
			<source_loc>12358</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_109</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12109</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_110</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_110</instance_name>
			<source_loc>12359</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_110</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12360</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11861</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<name>DC_Filter_N_Mux_12_3_40_4_104</name>
			<instance_name>DC_Filter_N_Mux_12_3_40_4_104</instance_name>
			<source_loc>12360</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_40_4_104</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12363</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11867</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_103</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_103</instance_name>
			<source_loc>12363</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_103</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12366</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11827</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_92</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_92</instance_name>
			<source_loc>12366</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_92</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12370</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11783</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000001_4</module_name>
			<name>DC_Filter_gen000001_4_86</name>
			<instance_name>DC_Filter_gen000001_4_86</instance_name>
			<source_loc>12370</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_gen000001_4_86</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12375</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11781</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000002_4</module_name>
			<name>DC_Filter_gen000002_4_84</name>
			<instance_name>DC_Filter_gen000002_4_84</instance_name>
			<source_loc>12375</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_gen000002_4_84</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10199</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10195</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>10199</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10188</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10185</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>10188</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12491</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_116</name>
			<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			<source_loc>12500</source_loc>
			<thread>gen_busy_1</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12480</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12471</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_115</name>
			<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			<source_loc>12480</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=6762, bits=256</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>408</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>34</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>92</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>376</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1161</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>70</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>70</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>80</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>147</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>22</count>
		</message_count>
	</message_counts>
	<end_time>Wed May  5 02:47:02 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>5</real_time>
			<cpu_time>5</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>34</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>45</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>2</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>2</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>62</real_time>
			<cpu_time>10</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>62</real_time>
			<cpu_time>44</cpu_time>
		</phase>
	</timers>
	<footprint>536176</footprint>
	<subprocess_footprint>709344</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
