// Seed: 3390435645
module module_0 ();
  wire id_2 = id_1, id_3;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    input  logic id_3
);
  logic id_5;
  final id_0 <= id_2;
  module_0 modCall_1 ();
  xor primCall (id_0, id_1, id_2, id_3, id_5);
  for (id_6 = id_2; id_2.id_5; id_5#(.id_2(-1)) = id_3 ^ -1) begin : LABEL_0
    always id_5 = id_1;
    wire id_7;
    begin : LABEL_0
      wire id_8, id_9;
      begin : LABEL_0
        wire id_10;
      end
    end
    wire id_11, id_12;
  end
  assign {id_2, id_2} = id_3;
endmodule
