;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 80, 0
	ADD 80, 0
	CMP #12, @200
	ADD 80, 0
	SUB 0, 40
	MOV -1, <-20
	SUB 100, 10
	SUB @127, 106
	MOV -701, <-20
	JMN 0, 0
	JMP -7, @-20
	ADD #271, 67
	SPL 271, 67
	DAT #401, #-20
	SUB #27, @6
	SPL 0, <332
	SPL 0, <332
	JMZ <27, #-6
	JMZ <27, #-6
	JMZ @0, -40
	SUB 12, @10
	SUB -701, <-20
	JMP 0, <332
	CMP @0, @2
	SUB @121, 106
	SUB @127, 106
	SUB @0, @2
	JMZ 0, 0
	ADD 271, 67
	SLT 210, 30
	ADD 271, <67
	MOV -7, <-20
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	CMP @0, @2
	MOV -1, <-20
	ADD #270, <1
	ADD #270, <1
	DJN -1, @-20
	ADD #270, <1
	ADD 210, 60
	MOV 17, <20
	CMP 517, <20
	MOV -1, <-20
	MOV -7, <-20
