TimeQuest Timing Analyzer report for Delay_audio
Wed Jun 08 09:26:53 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 14. Slow 1200mV 85C Model Setup: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 19. Slow 1200mV 85C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 21. Slow 1200mV 85C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 24. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 27. Slow 1200mV 85C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Setup: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 50. Slow 1200mV 0C Model Setup: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 51. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 52. Slow 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 54. Slow 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 56. Slow 1200mV 0C Model Hold: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 57. Slow 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 62. Slow 1200mV 0C Model Removal: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 63. Slow 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 64. Slow 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. Slow 1200mV 0C Model Metastability Report
 77. Fast 1200mV 0C Model Setup Summary
 78. Fast 1200mV 0C Model Hold Summary
 79. Fast 1200mV 0C Model Recovery Summary
 80. Fast 1200mV 0C Model Removal Summary
 81. Fast 1200mV 0C Model Minimum Pulse Width Summary
 82. Fast 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Setup: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 85. Fast 1200mV 0C Model Setup: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 86. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 87. Fast 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Hold: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
 89. Fast 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 91. Fast 1200mV 0C Model Hold: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 92. Fast 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
 93. Fast 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 95. Fast 1200mV 0C Model Recovery: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 96. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 97. Fast 1200mV 0C Model Removal: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
 98. Fast 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'RESET_DELAY:INST_DELAY_RESET|oRESET'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Propagation Delay
110. Minimum Propagation Delay
111. Fast 1200mV 0C Model Metastability Report
112. Multicorner Timing Analysis Summary
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. Progagation Delay
118. Minimum Progagation Delay
119. Board Trace Model Assignments
120. Input Transition Times
121. Signal Integrity Metrics (Slow 1200mv 0c Model)
122. Signal Integrity Metrics (Slow 1200mv 85c Model)
123. Signal Integrity Metrics (Fast 1200mv 0c Model)
124. Setup Transfers
125. Hold Transfers
126. Recovery Transfers
127. Removal Transfers
128. Report TCCS
129. Report RSKM
130. Unconstrained Paths
131. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name      ; Delay_audio                                      ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+---------------------------------------------------------------------------------+
; Clock Name                                                                  ; Type      ; Period    ; Frequency  ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                                         ;
+-----------------------------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+---------------------------------------------------------------------------------+
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits } ;
; CLOCK_50                                                                    ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                                                    ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; Generated ; 50000.000 ; 0.02 MHz   ; 0.000 ; 25000.000 ; 50.00      ; 2500      ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL2_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL2_inst|altpll_component|auto_generated|pll1|clk[0] }                       ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; Generated ; 83.333    ; 12.0 MHz   ; 0.000 ; 41.666    ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL2_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL2_inst|altpll_component|auto_generated|pll1|clk[1] }                       ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { RESET_DELAY:INST_DELAY_RESET|oRESET }                                         ;
+-----------------------------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------+------------------------------------------------+
; 49.66 MHz  ; 49.66 MHz       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ;                                                ;
; 195.92 MHz ; 195.92 MHz      ; CLOCK_50                                                                    ;                                                ;
; 201.53 MHz ; 201.53 MHz      ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ;                                                ;
; 733.14 MHz ; 437.64 MHz      ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                  ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -6.765 ; -91.670       ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -3.161 ; -1006.354     ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; -1.274 ; -13.208       ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.364 ; -0.753        ;
; CLOCK_50                                                                    ; -0.007 ; -0.007        ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -0.092 ; -0.092        ;
; CLOCK_50                                                                    ; 0.241  ; 0.000         ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 0.262  ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 0.375  ; 0.000         ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.405  ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -3.919 ; -257.950      ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -3.471 ; -82.298       ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.717 ; -2.868        ;
; CLOCK_50                                                                    ; -0.652 ; -40.974       ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                    ; 0.559 ; 0.000         ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.629 ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 2.813 ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 2.834 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                       ;
+-----------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                       ; Slack     ; End Point TNS ;
+-----------------------------------------------------------------------------+-----------+---------------+
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -1.285    ; -5.140        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 0.434     ; 0.000         ;
; CLOCK_50                                                                    ; 9.683     ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 41.364    ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 24999.696 ; 0.000         ;
+-----------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                ; Launch Clock                                                                ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -6.765 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.796     ; 4.917      ;
; -6.684 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.796     ; 4.836      ;
; -6.606 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.662     ; 3.892      ;
; -6.577 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.796     ; 4.729      ;
; -6.416 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.796     ; 4.568      ;
; -6.040 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.661     ; 3.327      ;
; -6.017 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.660     ; 3.305      ;
; -5.789 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 3.078      ;
; -5.785 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.525     ; 3.208      ;
; -5.767 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.519     ; 3.196      ;
; -5.710 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.658     ; 3.000      ;
; -5.688 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.526     ; 3.110      ;
; -5.587 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.518     ; 3.017      ;
; -5.555 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 2.847      ;
; -5.285 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.658     ; 2.575      ;
; -5.211 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.524     ; 2.635      ;
; -4.933 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.051      ;
; -4.933 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.051      ;
; -4.933 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.051      ;
; -4.933 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.051      ;
; -4.933 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.051      ;
; -4.933 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.051      ;
; -4.921 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.039      ;
; -4.921 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.039      ;
; -4.921 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.039      ;
; -4.921 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.039      ;
; -4.921 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.039      ;
; -4.921 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.039      ;
; -4.906 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.024      ;
; -4.906 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.024      ;
; -4.906 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.024      ;
; -4.906 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.024      ;
; -4.906 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.024      ;
; -4.906 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.024      ;
; -4.609 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 2.727      ;
; -4.609 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 2.727      ;
; -4.609 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 2.727      ;
; -4.609 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 2.727      ;
; -4.609 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 2.727      ;
; -4.609 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 2.727      ;
; -4.553 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.790     ; 2.711      ;
; -4.532 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 2.713      ;
; -4.516 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.790     ; 2.674      ;
; -4.511 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 2.692      ;
; -4.501 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 2.682      ;
; -4.456 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 1.748      ;
; -4.358 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.790     ; 2.516      ;
; -4.342 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.220     ; 2.070      ;
; -4.334 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 2.513      ;
; -4.330 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.220     ; 2.058      ;
; -4.315 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.220     ; 2.043      ;
; -4.249 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 2.428      ;
; -4.241 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.790     ; 2.399      ;
; -4.241 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 2.422      ;
; -4.018 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.220     ; 1.746      ;
; -3.982 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 2.161      ;
; -3.957 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 2.136      ;
; -3.954 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 2.135      ;
; -3.923 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 2.104      ;
; -3.916 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.632     ; 1.232      ;
; -3.875 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 2.053      ;
; -3.865 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 2.043      ;
; -3.838 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 2.016      ;
; -3.831 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 2.012      ;
; -3.815 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.993      ;
; -3.810 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.988      ;
; -3.797 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.978      ;
; -3.793 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.971      ;
; -3.789 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.970      ;
; -3.769 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.950      ;
; -3.764 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.945      ;
; -3.748 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.929      ;
; -3.740 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 1.919      ;
; -3.724 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.905      ;
; -3.706 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.887      ;
; -3.705 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.883      ;
; -3.701 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 1.880      ;
; -3.701 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.882      ;
; -3.684 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.865      ;
; -3.683 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.861      ;
; -3.679 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.634     ; 0.993      ;
; -3.668 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.846      ;
; -3.662 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 1.841      ;
; -3.658 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.839      ;
; -3.654 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.832      ;
; -3.645 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.826      ;
; -3.642 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.823      ;
; -3.637 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.818      ;
; -3.630 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.811      ;
; -3.569 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.500     ; 1.017      ;
; -3.565 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.746      ;
; -3.559 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.740      ;
; -3.523 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.701      ;
; -3.518 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.498     ; 0.968      ;
; -3.516 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.629     ; 0.835      ;
; -3.498 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.632     ; 0.814      ;
; -3.450 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.767     ; 1.631      ;
; -3.390 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.769     ; 1.569      ;
; -3.368 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 1.546      ;
; -3.366 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.489     ; 0.825      ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.161 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a231~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.931     ; 3.551      ;
; -3.156 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a413~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.934     ; 3.543      ;
; -3.131 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a257~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.928     ; 3.524      ;
; -2.994 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a309~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.946     ; 3.369      ;
; -2.948 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a147~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.935     ; 3.334      ;
; -2.941 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a121~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.948     ; 3.314      ;
; -2.938 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a181~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.976     ; 3.283      ;
; -2.934 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a50~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.949     ; 3.306      ;
; -2.930 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a206~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.962     ; 3.289      ;
; -2.913 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a24~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.930     ; 3.304      ;
; -2.909 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a76~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.933     ; 3.297      ;
; -2.903 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a77~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.951     ; 3.273      ;
; -2.903 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a25~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.958     ; 3.266      ;
; -2.896 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a311~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.938     ; 3.279      ;
; -2.894 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a415~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.942     ; 3.273      ;
; -2.881 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a283~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.943     ; 3.259      ;
; -2.852 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a53~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.975     ; 3.198      ;
; -2.835 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a295~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.970     ; 3.186      ;
; -2.834 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a361~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.937     ; 3.218      ;
; -2.826 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a105~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.958     ; 3.189      ;
; -2.824 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a107~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.964     ; 3.181      ;
; -2.822 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a209~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.983     ; 3.160      ;
; -2.819 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a155~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.983     ; 3.157      ;
; -2.815 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a304~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.982     ; 3.154      ;
; -2.814 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a200~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.954     ; 3.181      ;
; -2.812 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a393~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.944     ; 3.189      ;
; -2.800 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a122~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.943     ; 3.178      ;
; -2.794 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.921     ; 3.194      ;
; -2.792 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.925     ; 3.188      ;
; -2.791 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a190~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.956     ; 3.156      ;
; -2.786 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a9~porta_datain_reg0   ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.964     ; 3.143      ;
; -2.784 ; dacRIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.261     ; 2.804      ;
; -2.781 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a226~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.967     ; 3.135      ;
; -2.776 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a313~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.953     ; 3.144      ;
; -2.776 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.253      ;
; -2.775 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a101~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.938     ; 3.158      ;
; -2.773 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a15~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.984     ; 3.110      ;
; -2.772 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a60~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.944     ; 3.149      ;
; -2.772 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.249      ;
; -2.767 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a70~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.939     ; 3.149      ;
; -2.767 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a379~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.978     ; 3.110      ;
; -2.764 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a23~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.915     ; 3.170      ;
; -2.754 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a233~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.947     ; 3.128      ;
; -2.748 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a159~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.969     ; 3.100      ;
; -2.745 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a8~porta_datain_reg0   ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.919     ; 3.147      ;
; -2.740 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a55~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.948     ; 3.113      ;
; -2.737 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a285~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.953     ; 3.105      ;
; -2.736 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a408~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.960     ; 3.097      ;
; -2.735 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a41~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.949     ; 3.107      ;
; -2.734 ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a188~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.965     ; 3.090      ;
; -2.733 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a275~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.946     ; 3.108      ;
; -2.731 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a103~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.930     ; 3.122      ;
; -2.727 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.951     ; 3.097      ;
; -2.723 ; dacRIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a37~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.939     ; 3.105      ;
; -2.720 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a93~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.946     ; 3.095      ;
; -2.711 ; dacRIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a245~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.945     ; 3.087      ;
; -2.710 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a300~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.935     ; 3.096      ;
; -2.701 ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a110~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.954     ; 3.068      ;
; -2.700 ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a240~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.946     ; 3.075      ;
; -2.699 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a197~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.957     ; 3.063      ;
; -2.697 ; dacRIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.261     ; 2.717      ;
; -2.695 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.925     ; 3.091      ;
; -2.695 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a249~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.949     ; 3.067      ;
; -2.689 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a405~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.953     ; 3.057      ;
; -2.686 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.163      ;
; -2.684 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a382~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.974     ; 3.031      ;
; -2.682 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.159      ;
; -2.679 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.250     ; 2.710      ;
; -2.658 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a34~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.936     ; 3.043      ;
; -2.654 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a96~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.926     ; 3.049      ;
; -2.652 ; dacRIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.261     ; 2.672      ;
; -2.650 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a138~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.937     ; 3.034      ;
; -2.646 ; dacLIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.123      ;
; -2.645 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a330~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.967     ; 2.999      ;
; -2.645 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a365~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.989     ; 2.977      ;
; -2.644 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a170~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.939     ; 3.026      ;
; -2.643 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a83~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.947     ; 3.017      ;
; -2.642 ; dacLIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.119      ;
; -2.639 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a67~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.962     ; 2.998      ;
; -2.638 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a18~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.932     ; 3.027      ;
; -2.637 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a259~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.937     ; 3.021      ;
; -2.633 ; dacRIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.261     ; 2.653      ;
; -2.630 ; dacRIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a89~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.938     ; 3.013      ;
; -2.627 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a414~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.969     ; 2.979      ;
; -2.622 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a174~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.929     ; 3.014      ;
; -2.620 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.250     ; 2.651      ;
; -2.616 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a310~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.969     ; 2.968      ;
; -2.615 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.092      ;
; -2.610 ; dacRIN_SIG[9]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.261     ; 2.630      ;
; -2.603 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a94~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.938     ; 2.986      ;
; -2.603 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.834     ; 3.050      ;
; -2.597 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a44~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.926     ; 2.992      ;
; -2.594 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a258~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.962     ; 2.953      ;
; -2.580 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a131~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.990     ; 2.911      ;
; -2.570 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.834     ; 3.017      ;
; -2.565 ; dacRIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.261     ; 2.585      ;
; -2.562 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a148~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.927     ; 2.956      ;
; -2.562 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a250~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.998     ; 2.885      ;
; -2.560 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a102~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.949     ; 2.932      ;
; -2.560 ; dacLIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.804     ; 3.037      ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                           ; Launch Clock                                                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.274 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.713      ; 1.966      ;
; -1.257 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.852      ;
; -1.236 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.831      ;
; -1.234 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.713      ; 1.926      ;
; -1.220 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.815      ;
; -1.141 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.837      ;
; -1.120 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.816      ;
; -1.113 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.816      ;
; -1.109 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.574      ; 1.836      ;
; -1.086 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.713      ; 1.778      ;
; -1.079 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.575      ; 1.815      ;
; -1.072 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.708      ; 1.768      ;
; -1.068 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.579      ; 1.805      ;
; -1.067 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.574      ; 1.794      ;
; -1.067 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.708      ; 1.763      ;
; -1.065 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.814      ;
; -1.061 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.785      ;
; -1.050 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.774      ;
; -1.048 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.751      ;
; -1.048 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.575      ; 1.784      ;
; -1.032 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.756      ;
; -1.031 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.579      ; 1.768      ;
; -1.027 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.708      ; 1.723      ;
; -1.026 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.775      ;
; -1.019 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.722      ;
; -1.014 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.710      ;
; -1.003 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.579      ; 1.740      ;
; -0.988 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.832      ;
; -0.988 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.832      ;
; -0.987 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.736      ;
; -0.981 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.968      ;
; -0.965 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.809      ;
; -0.959 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.713      ; 1.651      ;
; -0.953 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.940      ;
; -0.929 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.632      ;
; -0.925 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.708      ; 1.621      ;
; -0.923 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.574      ; 1.650      ;
; -0.922 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.575      ; 1.658      ;
; -0.915 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.510      ;
; -0.910 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.574      ; 1.637      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.575      ; 1.625      ;
; -0.847 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.543      ;
; -0.795 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.712      ; 1.639      ;
; -0.746 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.470      ;
; -0.716 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.579      ; 1.453      ;
; -0.715 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.581      ; 1.464      ;
; -0.693 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.680      ;
; -0.669 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.710      ; 1.656      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -0.364 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 1.284      ;
; -0.270 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 1.190      ;
; -0.265 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 1.185      ;
; -0.119 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 1.039      ;
; -0.107 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 1.027      ;
; -0.105 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 1.025      ;
; 0.155  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.078     ; 0.765      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.007 ; audio_codec_controller:AUDIO_CODEC_INST|dacData                                                               ; AUD_DACDAT~reg0                                                                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 3.335        ; 2.659      ; 5.919      ;
; 1.405  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                           ; dacRIN_SIG[13]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.260      ; 2.442      ;
; 1.442  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                            ; dacRIN_SIG[4]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.260      ; 2.405      ;
; 1.500  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                           ; dacLIN_SIG[15]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.775      ;
; 1.600  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]                                                           ; dacRIN_SIG[10]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.691      ; 2.678      ;
; 1.617  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]                                                            ; dacLIN_SIG[7]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.658      ;
; 1.637  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                            ; dacLIN_SIG[9]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.638      ;
; 1.675  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]                                                            ; dacLIN_SIG[5]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.600      ;
; 1.699  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]                                                            ; dacLIN_SIG[2]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.576      ;
; 1.746  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]                                                            ; dacRIN_SIG[7]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.691      ; 2.532      ;
; 1.751  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                           ; dacLIN_SIG[10]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.524      ;
; 1.752  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]                                                            ; dacLIN_SIG[4]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.523      ;
; 1.755  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]                                                           ; dacRIN_SIG[12]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.691      ; 2.523      ;
; 1.773  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]                                                            ; dacRIN_SIG[9]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.691      ; 2.505      ;
; 1.791  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]                                                            ; dacRIN_SIG[2]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.698      ; 2.494      ;
; 1.801  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]                                                           ; dacRIN_SIG[14]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.692      ; 2.478      ;
; 1.807  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]                                                           ; dacLIN_SIG[13]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.468      ;
; 1.815  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                            ; dacRIN_SIG[3]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.691      ; 2.463      ;
; 1.823  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]                                                            ; dacRIN_SIG[8]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.692      ; 2.456      ;
; 1.828  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]                                                            ; dacLIN_SIG[6]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.447      ;
; 1.848  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                           ; dacLIN_SIG[11]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.427      ;
; 1.857  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                           ; dacRIN_SIG[11]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.699      ; 2.429      ;
; 1.864  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]                                                            ; dacLIN_SIG[3]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.411      ;
; 1.871  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]                                                           ; dacRIN_SIG[15]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.692      ; 2.408      ;
; 1.932  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]                                                            ; dacRIN_SIG[6]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.692      ; 2.347      ;
; 1.940  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]                                                            ; dacRIN_SIG[5]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.692      ; 2.339      ;
; 1.946  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]                                                           ; dacLIN_SIG[14]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.329      ;
; 1.999  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                           ; dacLIN_SIG[12]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.688      ; 2.276      ;
; 2.008  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]                                                            ; dacLIN_SIG[8]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.691      ; 2.270      ;
; 14.896 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 5.018      ;
; 14.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 5.016      ;
; 14.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 5.011      ;
; 14.904 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 5.010      ;
; 14.906 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 5.008      ;
; 14.911 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 5.003      ;
; 14.948 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.966      ;
; 14.950 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.964      ;
; 14.954 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.960      ;
; 14.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.959      ;
; 14.956 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.958      ;
; 14.958 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.956      ;
; 14.962 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.952      ;
; 14.963 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.951      ;
; 15.086 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.828      ;
; 15.088 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.826      ;
; 15.093 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.821      ;
; 15.138 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.776      ;
; 15.140 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.774      ;
; 15.144 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.770      ;
; 15.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.769      ;
; 15.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.757      ;
; 15.161 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.755      ;
; 15.166 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.750      ;
; 15.192 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.724      ;
; 15.194 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.722      ;
; 15.197 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.719      ;
; 15.198 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.718      ;
; 15.202 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.712      ;
; 15.204 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.710      ;
; 15.206 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.710      ;
; 15.209 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.705      ;
; 15.214 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.702      ;
; 15.232 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.682      ;
; 15.238 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.676      ;
; 15.239 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.675      ;
; 15.240 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.674      ;
; 15.240 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.674      ;
; 15.246 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.668      ;
; 15.247 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.667      ;
; 15.248 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.666      ;
; 15.254 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.660      ;
; 15.256 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.658      ;
; 15.260 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.654      ;
; 15.261 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.653      ;
; 15.275 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.639      ;
; 15.283 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.631      ;
; 15.328 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.588      ;
; 15.330 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.586      ;
; 15.335 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.581      ;
; 15.335 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.581      ;
; 15.337 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.579      ;
; 15.342 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.574      ;
; 15.380 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.536      ;
; 15.382 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.534      ;
; 15.386 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.528      ;
; 15.386 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.530      ;
; 15.387 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.389 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.527      ;
; 15.393 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.523      ;
; 15.394 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.522      ;
; 15.394 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.084     ; 4.520      ;
; 15.396 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.520      ;
; 15.400 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.516      ;
; 15.401 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.515      ;
; 15.403 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.513      ;
; 15.406 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.510      ;
; 15.408 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.508      ;
; 15.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.507      ;
; 15.411 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.082     ; 4.505      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                                ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.092 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 0.717      ;
; 0.386  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.404  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.456  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.291      ; 0.765      ;
; 0.601  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.882      ;
; 0.642  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.923      ;
; 0.650  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.965      ;
; 0.651  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 0.966      ;
; 0.654  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.935      ;
; 0.669  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.950      ;
; 0.678  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.959      ;
; 0.807  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.072      ;
; 0.879  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.187      ;
; 0.881  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.189      ;
; 0.881  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.189      ;
; 0.911  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.226      ;
; 0.960  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.241      ;
; 0.981  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.262      ;
; 0.982  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.263      ;
; 0.986  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.268      ;
; 0.987  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.268      ;
; 0.996  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.277      ;
; 1.001  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.282      ;
; 1.081  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.362      ;
; 1.086  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.367      ;
; 1.092  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 0.980      ;
; 1.106  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.387      ;
; 1.108  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.389      ;
; 1.113  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.394      ;
; 1.114  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.397      ;
; 1.122  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.403      ;
; 1.142  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 0.992      ;
; 1.161  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.435      ;
; 1.196  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.867      ;
; 1.196  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.867      ;
; 1.196  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.867      ;
; 1.196  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.867      ;
; 1.196  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.867      ;
; 1.196  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.867      ;
; 1.201  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 2.010      ;
; 1.207  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.488      ;
; 1.233  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.541      ;
; 1.234  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.515      ;
; 1.247  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.097      ;
; 1.268  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.118      ;
; 1.286  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.136      ;
; 1.293  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.608      ;
; 1.308  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.513      ;
; 1.424  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.705      ;
; 1.432  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.740      ;
; 1.446  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.754      ;
; 1.465  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.773      ;
; 1.476  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.784      ;
; 1.500  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.808      ;
; 1.519  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.800      ;
; 1.536  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.810      ;
; 1.555  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.863      ;
; 1.567  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.875      ;
; 1.579  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.336     ; 1.429      ;
; 1.586  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.894      ;
; 1.617  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.925      ;
; 1.631  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.905      ;
; 1.684  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.992      ;
; 1.688  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.996      ;
; 1.691  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.999      ;
; 1.693  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.001      ;
; 1.728  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.036      ;
; 1.744  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.658      ; 2.920      ;
; 1.778  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.291      ; 2.087      ;
; 1.802  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.141      ;
; 1.807  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.115      ;
; 1.862  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.687      ; 2.567      ;
; 1.886  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.194      ;
; 1.930  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 2.245      ;
; 1.934  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.242      ;
; 1.949  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.265      ;
; 1.987  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.295      ;
; 2.017  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 2.332      ;
; 2.053  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.361      ;
; 2.141  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.422      ;
; 2.141  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.422      ;
; 2.141  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.422      ;
; 2.141  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.422      ;
; 2.141  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.422      ;
; 2.175  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.491      ;
; 2.175  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 2.483      ;
; 2.203  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.519      ;
; 2.265  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.581      ;
; 2.279  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.658      ; 2.955      ;
; 2.470  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.814      ;
; 2.470  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.814      ;
; 2.470  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.814      ;
; 2.504  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.698      ;
; 2.550  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.894      ;
; 2.550  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.894      ;
; 2.550  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.894      ;
; 2.605  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.861      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.241 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]        ; dacRIN_SIG[5]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.294      ; 2.127      ;
; 0.255 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]        ; dacRIN_SIG[6]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.294      ; 2.141      ;
; 0.263 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]       ; dacRIN_SIG[11]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.300      ; 2.155      ;
; 0.266 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]        ; dacLIN_SIG[3]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.147      ;
; 0.269 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]       ; dacLIN_SIG[12]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.150      ;
; 0.297 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]        ; dacLIN_SIG[8]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.293      ; 2.182      ;
; 0.299 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]       ; dacLIN_SIG[14]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.180      ;
; 0.315 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]       ; dacRIN_SIG[15]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.294      ; 2.201      ;
; 0.349 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]        ; dacRIN_SIG[2]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.299      ; 2.240      ;
; 0.353 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]        ; dacRIN_SIG[3]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.292      ; 2.237      ;
; 0.358 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]        ; dacRIN_SIG[8]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.294      ; 2.244      ;
; 0.383 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]       ; dacRIN_SIG[14]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.294      ; 2.269      ;
; 0.402 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]       ; dacRIN_SIG[12]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.292      ; 2.292      ;
; 0.409 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]        ; dacRIN_SIG[9]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.292      ; 2.294      ;
; 0.428 ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.434 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]       ; dacLIN_SIG[13]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.315      ;
; 0.440 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]       ; dacLIN_SIG[11]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.321      ;
; 0.442 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.448 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.714      ;
; 0.448 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]        ; dacLIN_SIG[6]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.329      ;
; 0.449 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.717      ;
; 0.453 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.720      ;
; 0.472 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.739      ;
; 0.474 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.741      ;
; 0.509 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]        ; dacLIN_SIG[4]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.390      ;
; 0.533 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]       ; dacLIN_SIG[10]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.414      ;
; 0.533 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]        ; dacRIN_SIG[7]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.292      ; 2.417      ;
; 0.546 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]       ; dacRIN_SIG[10]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.292      ; 2.430      ;
; 0.553 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]        ; dacLIN_SIG[2]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.434      ;
; 0.592 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]        ; dacLIN_SIG[5]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.473      ;
; 0.610 ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.876      ;
; 0.616 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]        ; dacLIN_SIG[9]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.497      ;
; 0.637 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]        ; dacLIN_SIG[7]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.518      ;
; 0.642 ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.655 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.657 ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.668 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]        ; dacRIN_SIG[4]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.878      ; 2.138      ;
; 0.669 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.936      ;
; 0.685 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.951      ;
; 0.710 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.977      ;
; 0.717 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]       ; dacRIN_SIG[13]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.878      ; 2.187      ;
; 0.720 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.987      ;
; 0.721 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.988      ;
; 0.723 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[0]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 0.990      ;
; 0.767 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.033      ;
; 0.770 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]       ; dacLIN_SIG[15]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.651      ;
; 0.902 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.081      ; 1.169      ;
; 0.923 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[1]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.191      ;
; 0.929 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_RS                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.197      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                           ; Launch Clock                                                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.262 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.002      ; 1.284      ;
; 0.396 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.000      ; 1.416      ;
; 0.422 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.441      ;
; 0.423 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.001      ; 1.444      ;
; 0.438 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.000      ; 1.458      ;
; 0.461 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.003      ; 1.484      ;
; 0.470 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.865      ; 1.355      ;
; 0.476 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.866      ; 1.362      ;
; 0.479 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.997      ; 1.496      ;
; 0.485 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.867      ; 1.372      ;
; 0.487 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.506      ;
; 0.489 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.001      ; 1.510      ;
; 0.493 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.001      ; 1.514      ;
; 0.518 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.002      ; 1.540      ;
; 0.521 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.002      ; 1.543      ;
; 0.553 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.001      ; 1.574      ;
; 0.557 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.002      ; 1.579      ;
; 0.567 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.997      ; 1.584      ;
; 0.569 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.588      ;
; 0.569 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.588      ;
; 0.569 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.997      ; 1.586      ;
; 0.578 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.997      ; 1.595      ;
; 0.578 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.597      ;
; 0.584 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.003      ; 1.607      ;
; 0.587 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.606      ;
; 0.608 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.859      ; 1.487      ;
; 0.614 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.860      ; 1.494      ;
; 0.633 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.860      ; 1.513      ;
; 0.646 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.859      ; 1.525      ;
; 0.661 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.680      ;
; 0.669 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.000      ; 1.689      ;
; 0.680 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.859      ; 1.559      ;
; 0.683 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.003      ; 1.706      ;
; 0.689 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.000      ; 1.709      ;
; 0.696 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.865      ; 1.581      ;
; 0.699 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.866      ; 1.585      ;
; 0.703 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 1.003      ; 1.726      ;
; 0.703 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.865      ; 1.588      ;
; 0.703 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.860      ; 1.583      ;
; 0.709 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.866      ; 1.595      ;
; 0.714 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.999      ; 1.733      ;
; 0.738 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.867      ; 1.625      ;
; 0.750 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.867      ; 1.637      ;
; 0.755 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.859      ; 1.634      ;
; 0.791 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.860      ; 1.671      ;
; 0.798 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.865      ; 1.683      ;
; 0.799 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.866      ; 1.685      ;
; 0.821 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.867      ; 1.708      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.375 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.038      ;
; 0.377 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.040      ;
; 0.383 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                    ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                     ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                                     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                    ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                              ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.389 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.052      ;
; 0.394 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.057      ;
; 0.394 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.057      ;
; 0.396 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.536      ; 1.118      ;
; 0.400 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.063      ;
; 0.403 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                   ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.416 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.536      ; 1.138      ;
; 0.421 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.084      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.718      ;
; 0.458 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.726      ;
; 0.466 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.055      ;
; 0.473 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.740      ;
; 0.477 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.066      ;
; 0.484 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.073      ;
; 0.491 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.080      ;
; 0.495 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.084      ;
; 0.512 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[2]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.101      ;
; 0.520 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.109      ;
; 0.557 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.370      ; 1.149      ;
; 0.564 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID                                                                                                                                           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.850      ;
; 0.600 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.867      ;
; 0.608 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.874      ;
; 0.616 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.883      ;
; 0.620 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.906      ;
; 0.620 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]                                                                                                                          ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                                          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.906      ;
; 0.620 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.906      ;
; 0.621 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.907      ;
; 0.621 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.908      ;
; 0.622 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.908      ;
; 0.624 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.910      ;
; 0.625 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.911      ;
; 0.625 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.911      ;
; 0.625 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.911      ;
; 0.626 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.912      ;
; 0.626 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.912      ;
; 0.626 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.912      ;
; 0.627 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.913      ;
; 0.629 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.915      ;
; 0.631 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.899      ;
; 0.632 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.899      ;
; 0.632 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.918      ;
; 0.633 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.919      ;
; 0.634 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.902      ;
; 0.635 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.921      ;
; 0.636 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.922      ;
; 0.636 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.905      ;
; 0.639 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.927      ;
; 0.641 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.927      ;
; 0.643 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.929      ;
; 0.643 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.925      ;
; 0.646 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.932      ;
; 0.648 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a227~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 1.340      ;
; 0.649 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.935      ;
; 0.650 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                    ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.936      ;
; 0.653 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.921      ;
; 0.654 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.925      ;
; 0.658 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.926      ;
; 0.659 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.927      ;
; 0.660 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.662 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                               ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a227~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.347      ;
; 0.663 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.931      ;
; 0.665 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[9]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                         ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.254      ;
; 0.665 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                   ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.931      ;
; 0.668 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[2]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[2]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.669 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[5]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[10]                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.669 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[15]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[15]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.934      ;
; 0.671 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[11]                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.671 ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                    ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                                     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.954      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                                                                                ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.405 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.674      ;
; 0.656 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.920      ;
; 0.658 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.922      ;
; 0.670 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.934      ;
; 0.721 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.985      ;
; 0.725 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 0.989      ;
; 0.869 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.078      ; 1.133      ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                      ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.919 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.270      ;
; -3.919 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.270      ;
; -3.919 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.270      ;
; -3.919 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.270      ;
; -3.885 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.236      ;
; -3.885 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.236      ;
; -3.885 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.236      ;
; -3.885 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.170      ; 4.236      ;
; -3.570 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.295     ; 1.889      ;
; -3.570 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.295     ; 1.889      ;
; -3.570 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.295     ; 1.889      ;
; -3.570 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.295     ; 1.889      ;
; -3.570 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.295     ; 1.889      ;
; -3.570 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.295     ; 1.889      ;
; -3.556 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.301     ; 1.869      ;
; -3.556 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.301     ; 1.869      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.365 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.291     ; 1.688      ;
; -3.298 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.293     ; 1.619      ;
; -3.298 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.293     ; 1.619      ;
; -3.298 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.293     ; 1.619      ;
; -3.298 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.293     ; 1.619      ;
; -3.298 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.293     ; 1.619      ;
; -3.134 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.879     ; 1.869      ;
; -3.134 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.879     ; 1.869      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -3.292     ; 1.440      ;
; -2.175 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.252     ; 2.204      ;
; -1.958 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.260     ; 1.979      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.870 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -3.262     ; 1.889      ;
; -1.759 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.836     ; 2.204      ;
; -1.759 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.836     ; 2.204      ;
; -1.759 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.836     ; 2.204      ;
; -1.759 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.836     ; 2.204      ;
; -1.759 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.836     ; 2.204      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.844     ; 2.077      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.829     ; 2.030      ;
; -1.558 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.818     ; 2.021      ;
; -1.558 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.818     ; 2.021      ;
; -1.558 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.818     ; 2.021      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 4.273      ;
; -3.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 4.273      ;
; -3.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 4.273      ;
; -3.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 4.273      ;
; -3.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 4.273      ;
; -3.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.122      ; 4.273      ;
; -3.447 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.147      ; 4.274      ;
; -3.447 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.147      ; 4.274      ;
; -3.447 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.147      ; 4.274      ;
; -3.447 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.147      ; 4.274      ;
; -3.438 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.155      ; 4.273      ;
; -3.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.162      ; 4.274      ;
; -3.427 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.156      ; 4.263      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.182      ; 4.261      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.182      ; 4.261      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.182      ; 4.261      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.185      ; 4.264      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.185      ; 4.264      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.185      ; 4.264      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.185      ; 4.264      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.185      ; 4.264      ;
; -3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.185      ; 4.264      ;
; -3.398 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.183      ; 4.261      ;
; -3.398 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.183      ; 4.261      ;
; -2.937 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.122      ; 4.239      ;
; -2.937 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.122      ; 4.239      ;
; -2.937 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.122      ; 4.239      ;
; -2.937 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.122      ; 4.239      ;
; -2.937 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.122      ; 4.239      ;
; -2.937 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.122      ; 4.239      ;
; -2.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 4.240      ;
; -2.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 4.240      ;
; -2.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 4.240      ;
; -2.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 4.240      ;
; -2.904 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.155      ; 4.239      ;
; -2.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.162      ; 4.239      ;
; -2.895 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.156      ; 4.231      ;
; -2.867 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.182      ; 4.229      ;
; -2.867 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.182      ; 4.229      ;
; -2.867 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.182      ; 4.229      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.183      ; 4.229      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.183      ; 4.229      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.185      ; 4.231      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.185      ; 4.231      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.185      ; 4.231      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.185      ; 4.231      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.185      ; 4.231      ;
; -2.866 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.185      ; 4.231      ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                    ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                              ; Launch Clock                        ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -0.717 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.815      ; 4.262      ;
; -0.717 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.815      ; 4.262      ;
; -0.717 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.815      ; 4.262      ;
; -0.717 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.815      ; 4.262      ;
; -0.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.815      ; 4.230      ;
; -0.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.815      ; 4.230      ;
; -0.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.815      ; 4.230      ;
; -0.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.815      ; 4.230      ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.331      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.652 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.962      ; 4.333      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.332      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.331      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.960      ; 4.331      ;
; -0.651 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.963      ; 4.334      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.963      ; 4.333      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.963      ; 4.333      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.963      ; 4.333      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.963      ; 4.333      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.963      ; 4.333      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.331      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.331      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.331      ;
; -0.650 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.961      ; 4.331      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.648 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.959      ; 4.327      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.297      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.297      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.959      ; 4.295      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.116 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.960      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.961      ; 4.296      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
; -0.115 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.962      ; 4.297      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.077      ; 4.084      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.077      ; 4.084      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.077      ; 4.084      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.077      ; 4.084      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.077      ; 4.084      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.082      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.076      ; 4.083      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.080      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.081      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.081      ;
; 0.559 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.077      ; 4.084      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.083      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.075      ; 4.083      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.073      ; 4.081      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 0.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 3.074      ; 4.082      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.073      ; 4.118      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.077      ; 4.124      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.077      ; 4.124      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.077      ; 4.124      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.077      ; 4.124      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.077      ; 4.124      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.075      ; 4.122      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.076      ; 4.123      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.076      ; 4.123      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.076      ; 4.123      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.076      ; 4.123      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.076      ; 4.123      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.076      ; 4.123      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 3.076      ; 4.123      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                    ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                              ; Launch Clock                        ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.629 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.952      ; 4.019      ;
; 0.629 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.952      ; 4.019      ;
; 0.629 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.952      ; 4.019      ;
; 0.629 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.952      ; 4.019      ;
; 1.165 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.952      ; 4.055      ;
; 1.165 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.952      ; 4.055      ;
; 1.165 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.952      ; 4.055      ;
; 1.165 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.952      ; 4.055      ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.813 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 4.020      ;
; 2.813 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 4.020      ;
; 2.813 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 4.020      ;
; 2.813 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 4.020      ;
; 2.813 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 4.020      ;
; 2.813 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 4.020      ;
; 2.814 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 4.018      ;
; 2.814 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 4.018      ;
; 2.814 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 4.018      ;
; 2.814 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 4.018      ;
; 2.814 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 4.018      ;
; 2.844 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.658      ; 4.020      ;
; 2.845 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.665      ; 4.028      ;
; 2.852 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.657      ; 4.027      ;
; 2.861 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 4.029      ;
; 2.861 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 4.029      ;
; 2.861 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 4.029      ;
; 2.861 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 4.029      ;
; 2.886 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.623      ; 4.027      ;
; 2.886 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.623      ; 4.027      ;
; 2.886 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.623      ; 4.027      ;
; 2.886 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.623      ; 4.027      ;
; 2.886 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.623      ; 4.027      ;
; 2.886 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.623      ; 4.027      ;
; 3.350 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 4.057      ;
; 3.350 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 4.057      ;
; 3.350 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 4.057      ;
; 3.350 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 4.057      ;
; 3.350 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 4.057      ;
; 3.350 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 4.057      ;
; 3.351 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 4.055      ;
; 3.351 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 4.055      ;
; 3.351 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 4.055      ;
; 3.351 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 4.055      ;
; 3.351 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 4.055      ;
; 3.380 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.658      ; 4.056      ;
; 3.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.665      ; 4.066      ;
; 3.391 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.657      ; 4.066      ;
; 3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.650      ; 4.067      ;
; 3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.650      ; 4.067      ;
; 3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.650      ; 4.067      ;
; 3.399 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.650      ; 4.067      ;
; 3.425 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.623      ; 4.066      ;
; 3.425 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.623      ; 4.066      ;
; 3.425 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.623      ; 4.066      ;
; 3.425 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.623      ; 4.066      ;
; 3.425 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.623      ; 4.066      ;
; 3.425 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.623      ; 4.066      ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                      ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.025      ;
; 2.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.025      ;
; 2.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.025      ;
; 2.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.025      ;
; 2.872 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.063      ;
; 2.872 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.063      ;
; 2.872 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.063      ;
; 2.872 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 4.063      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.198     ; 1.856      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.198     ; 1.856      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.198     ; 1.856      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.185     ; 1.870      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.209     ; 1.859      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 3.851 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.224     ; 1.911      ;
; 4.007 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.216     ; 2.075      ;
; 4.007 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.216     ; 2.075      ;
; 4.007 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.216     ; 2.075      ;
; 4.007 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.216     ; 2.075      ;
; 4.007 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.216     ; 2.075      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.147 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.659     ; 1.772      ;
; 4.206 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.657     ; 1.833      ;
; 4.440 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.649     ; 2.075      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.376 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.691     ; 1.302      ;
; 5.384 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.261     ; 1.740      ;
; 5.384 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.261     ; 1.740      ;
; 5.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.692     ; 1.493      ;
; 5.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.692     ; 1.493      ;
; 5.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.692     ; 1.493      ;
; 5.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.692     ; 1.493      ;
; 5.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.692     ; 1.493      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
; 5.604 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.690     ; 1.531      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; 0.247  ; 0.467        ; 0.220          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.343  ; 0.531        ; 0.188          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; 0.343  ; 0.531        ; 0.188          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; 0.343  ; 0.531        ; 0.188          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; 0.343  ; 0.531        ; 0.188          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|inclk[0] ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|outclk   ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[0]|clk                                     ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[1]|clk                                     ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[2]|clk                                     ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[3]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|q                ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[0]|clk                                     ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[1]|clk                                     ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[2]|clk                                     ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[3]|clk                                     ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|inclk[0] ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~latch|datac                                 ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~latch|datac                                  ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~latch|datac                                  ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~latch|datac                                  ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~latch|datac                                  ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~latch|datac                                  ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~latch|datac                                  ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|inclk[0]                                          ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|outclk                                            ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~latch|datad                                 ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~latch|datad                                  ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~latch|datad                                 ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~latch|datad                                 ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~latch|datad                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET|q                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET|q                                                         ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~latch|datad                                 ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~latch|datad                                 ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~latch|datad                                  ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~latch|datad                                 ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~latch|datad                                  ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~latch|datac                                  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~latch|datac                                  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~latch|datac                                  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|inclk[0]                                          ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|outclk                                            ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~latch|datac                                 ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~latch|datac                                  ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~latch|datac                                  ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~latch|datac                                  ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                                                                              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                                                                              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUD_DACDAT~reg0                                                                                               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                                                                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                                                                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                                                                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                                                                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                                                                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                                                                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                                                                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                                                                              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; adcdat                                                                                                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[10]                                                                                                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[11]                                                                                                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[12]                                                                                                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[13]                                                                                                ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[2]                                                                                                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[3]                                                                                                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[4]                                                                                                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[5]                                                                                                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[6]                                                                                                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[7]                                                                                                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[8]                                                                                                 ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[9]                                                                                                 ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[0]                                                      ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[1]                                                      ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[2]                                                      ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]                                                      ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]                                                      ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN                                                       ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]                                                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]                                                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart                                                       ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone                                                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart                                                     ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[0]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[1]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[2]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[3]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[4]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[5]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[6]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[7]                                                                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_RS                                                                              ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                                                                           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                                                                           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                                                                           ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[0]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[10]                                                                                                                                     ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[11]                                                                                                                                     ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[12]                                                                                                                                     ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[13]                                                                                                                                     ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[14]                                                                                                                                     ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[15]                                                                                                                                     ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[16]                                                                                                                                     ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[1]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[2]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[3]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[4]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[5]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[6]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[7]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[8]                                                                                                                                      ;
; 41.364 ; 41.584       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[9]                                                                                                                                      ;
; 41.376 ; 41.596       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                     ;
; 41.376 ; 41.596       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                    ;
; 41.376 ; 41.596       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                    ;
; 41.376 ; 41.596       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                              ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                   ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                              ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[10] ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[11] ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[12] ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[13] ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[14] ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[15] ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[16] ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[8]  ;
; 41.377 ; 41.597       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[9]  ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|read_fifo                                                                                                                                                  ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|write_fifo                                                                                                                                                 ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]                                                                                                                          ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]                                                                                                                          ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                          ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                          ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                          ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]                                                                                                                           ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]                                                                                                                           ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[0]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[1]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[2]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[3]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[4]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[5]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[6]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[7]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]                         ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                         ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                              ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                              ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                              ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[13]                              ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[14]                              ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[15]                              ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[16]                              ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[4]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[6]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[8]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                               ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[3]  ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|dacData                                                                                                                                     ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[2]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                         ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID                                                                                                                           ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                                                                                                                                 ;
; 41.382 ; 41.602       ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                 ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 24999.696 ; 24999.916    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ;
; 24999.696 ; 24999.916    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ;
; 24999.696 ; 24999.916    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ;
; 24999.696 ; 24999.916    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ;
; 24999.696 ; 24999.916    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ;
; 24999.696 ; 24999.916    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ;
; 24999.697 ; 24999.917    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ;
; 24999.705 ; 24999.925    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ;
; 24999.706 ; 24999.926    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ;
; 24999.706 ; 24999.926    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ;
; 24999.706 ; 24999.926    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ;
; 24999.706 ; 24999.926    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ;
; 24999.708 ; 24999.928    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ;
; 24999.710 ; 24999.930    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ;
; 24999.710 ; 24999.930    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ;
; 24999.715 ; 24999.935    ; 0.220          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ;
; 24999.876 ; 25000.064    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ;
; 24999.882 ; 25000.070    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ;
; 24999.882 ; 25000.070    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ;
; 24999.883 ; 25000.071    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ;
; 24999.884 ; 25000.072    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ;
; 24999.885 ; 25000.073    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ;
; 24999.885 ; 25000.073    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ;
; 24999.885 ; 25000.073    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ;
; 24999.885 ; 25000.073    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ;
; 24999.887 ; 25000.075    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ;
; 24999.895 ; 25000.083    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ;
; 24999.895 ; 25000.083    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ;
; 24999.895 ; 25000.083    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ;
; 24999.895 ; 25000.083    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ;
; 24999.895 ; 25000.083    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ;
; 24999.895 ; 25000.083    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ;
; 24999.895 ; 25000.083    ; 0.188          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[0]|clk                                   ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[1]|clk                                   ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[2]|clk                                   ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[3]|clk                                   ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[4]|clk                                   ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[5]|clk                                   ;
; 24999.952 ; 24999.952    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.resetState|clk                                           ;
; 24999.960 ; 24999.960    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~_emulated|clk                                    ;
; 24999.961 ; 24999.961    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK1|clk                                                ;
; 24999.961 ; 24999.961    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK2|clk                                                ;
; 24999.961 ; 24999.961    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK3|clk                                                ;
; 24999.961 ; 24999.961    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ENDS_REG|clk                                            ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.checkAcknowledge|clk                                     ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.turnOffi2cControl|clk                                    ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SCLK|clk                                                ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~_emulated|clk                                     ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~_emulated|clk                                    ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~_emulated|clk                                    ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~_emulated|clk                                     ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~_emulated|clk                                     ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~_emulated|clk                                     ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~_emulated|clk                                     ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~_emulated|clk                                     ;
; 24999.963 ; 24999.963    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~_emulated|clk                                     ;
; 24999.964 ; 24999.964    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~_emulated|clk                                    ;
; 24999.964 ; 24999.964    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~_emulated|clk                                     ;
; 24999.965 ; 24999.965    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|clk                               ;
; 24999.965 ; 24999.965    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.transmit|clk                                             ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]            ;
; 24999.968 ; 24999.968    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk              ;
; 24999.971 ; 24999.971    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SDO_REG|clk                                             ;
; 25000.029 ; 25000.029    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SDO_REG|clk                                             ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]            ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk              ;
; 25000.034 ; 25000.034    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|clk                               ;
; 25000.034 ; 25000.034    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.transmit|clk                                             ;
; 25000.035 ; 25000.035    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.checkAcknowledge|clk                                     ;
; 25000.035 ; 25000.035    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.turnOffi2cControl|clk                                    ;
; 25000.035 ; 25000.035    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~_emulated|clk                                     ;
; 25000.035 ; 25000.035    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~_emulated|clk                                    ;
; 25000.035 ; 25000.035    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~_emulated|clk                                     ;
; 25000.035 ; 25000.035    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~_emulated|clk                                     ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 3.117 ; 3.685 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 7.794 ; 8.357 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; 7.794 ; 8.357 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; 5.282 ; 5.686 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; 5.133 ; 5.563 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; 5.558 ; 6.032 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; 5.270 ; 5.720 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; 5.453 ; 5.905 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; 5.776 ; 6.206 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; 5.120 ; 5.553 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; 5.742 ; 6.173 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; 5.074 ; 5.490 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; 5.543 ; 6.017 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; 5.493 ; 5.924 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; 5.502 ; 5.971 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; 5.443 ; 5.908 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; 5.423 ; 5.893 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; 5.475 ; 5.941 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; 5.384 ; 5.800 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; 5.448 ; 5.888 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -2.613 ; -3.162 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -4.217 ; -4.617 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; -5.148 ; -5.596 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; -4.403 ; -4.782 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; -4.275 ; -4.688 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; -4.684 ; -5.139 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; -4.407 ; -4.840 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; -4.583 ; -5.017 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; -4.893 ; -5.306 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; -4.263 ; -4.679 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; -4.860 ; -5.273 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; -4.217 ; -4.617 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; -4.668 ; -5.124 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; -4.605 ; -5.010 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; -4.628 ; -5.079 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; -4.572 ; -5.019 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; -4.551 ; -5.004 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; -4.602 ; -5.050 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; -4.515 ; -4.915 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; -4.576 ; -4.999 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 12.266 ; 12.225 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 8.711  ; 8.315  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.885  ; 6.825  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.898  ; 6.837  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.922  ; 6.862  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.853  ; 6.791  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.285  ; 7.216  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.290  ; 7.227  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.923  ; 6.867  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.711  ; 8.315  ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 7.095  ; 7.018  ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 6.932  ; 6.875  ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 12.309 ; 12.069 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 8.822  ; 8.923  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 8.901  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 10.263 ; 10.072 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;        ; 2.845  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 9.881  ; 9.694  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.850  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 2.735  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 2.737  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 11.820 ; 11.777 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 6.621  ; 6.558  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.652  ; 6.591  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.666  ; 6.603  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.689  ; 6.627  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.621  ; 6.558  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.037  ; 6.968  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.042  ; 6.978  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.689  ; 6.632  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.483  ; 8.087  ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 6.853  ; 6.775  ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 6.698  ; 6.639  ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 9.622  ; 7.987  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 8.023  ; 8.124  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 8.114  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 9.412  ; 9.224  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;        ; 2.299  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 9.045  ; 8.862  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.304  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 2.190  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 2.192  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ;        ; 12.910 ; 13.412 ;        ;
; SW[0]      ; HEX0[1]     ;        ; 11.364 ; 11.719 ;        ;
; SW[0]      ; HEX0[2]     ;        ; 14.234 ; 14.702 ;        ;
; SW[0]      ; HEX0[3]     ;        ; 9.229  ; 9.722  ;        ;
; SW[0]      ; HEX0[4]     ;        ; 9.501  ; 9.999  ;        ;
; SW[0]      ; HEX0[5]     ;        ; 12.253 ; 12.672 ;        ;
; SW[0]      ; HEX0[6]     ; 10.810 ;        ;        ; 11.335 ;
; SW[0]      ; HEX1[0]     ;        ; 9.149  ; 9.581  ;        ;
; SW[0]      ; HEX1[1]     ;        ; 8.295  ; 8.721  ;        ;
; SW[0]      ; HEX1[2]     ;        ; 7.995  ; 8.402  ;        ;
; SW[0]      ; HEX1[3]     ;        ; 8.320  ; 8.735  ;        ;
; SW[0]      ; HEX1[4]     ;        ; 7.972  ; 8.382  ;        ;
; SW[0]      ; HEX1[5]     ;        ; 9.024  ; 9.331  ;        ;
; SW[0]      ; HEX1[6]     ; 9.633  ;        ;        ; 9.967  ;
; SW[0]      ; HEX2[0]     ;        ; 7.663  ; 8.082  ;        ;
; SW[0]      ; HEX2[1]     ;        ; 7.694  ; 8.126  ;        ;
; SW[0]      ; HEX2[2]     ;        ; 7.366  ; 7.779  ;        ;
; SW[0]      ; HEX2[3]     ;        ; 7.344  ; 7.757  ;        ;
; SW[0]      ; HEX2[4]     ;        ; 7.559  ; 8.001  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 7.651  ; 8.071  ;        ;
; SW[0]      ; HEX2[6]     ; 7.683  ;        ;        ; 8.103  ;
; SW[0]      ; HEX3[0]     ;        ; 9.182  ; 9.644  ;        ;
; SW[0]      ; HEX3[1]     ;        ; 9.692  ; 10.170 ;        ;
; SW[0]      ; HEX3[2]     ;        ; 10.601 ; 11.418 ;        ;
; SW[0]      ; HEX3[3]     ;        ; 8.483  ; 9.056  ;        ;
; SW[0]      ; HEX3[4]     ;        ; 8.410  ; 8.949  ;        ;
; SW[0]      ; HEX3[5]     ;        ; 8.455  ; 8.996  ;        ;
; SW[0]      ; HEX3[6]     ; 8.412  ;        ;        ; 8.952  ;
; SW[0]      ; HEX4[0]     ;        ; 9.338  ; 9.831  ;        ;
; SW[0]      ; HEX4[3]     ;        ; 9.581  ; 10.101 ;        ;
; SW[0]      ; HEX4[4]     ;        ; 9.073  ; 9.638  ;        ;
; SW[0]      ; HEX4[5]     ;        ; 9.073  ; 9.638  ;        ;
; SW[0]      ; HEX6[1]     ;        ; 8.039  ; 8.390  ;        ;
; SW[0]      ; HEX6[2]     ;        ; 8.019  ; 8.370  ;        ;
; SW[0]      ; HEX6[6]     ; 8.038  ;        ;        ; 8.387  ;
; SW[0]      ; HEX7[0]     ;        ; 8.048  ; 8.397  ;        ;
; SW[0]      ; HEX7[5]     ;        ; 8.096  ; 8.445  ;        ;
; SW[0]      ; HEX7[6]     ; 8.355  ;        ;        ; 8.704  ;
; SW[1]      ; HEX0[0]     ; 12.919 ; 12.834 ; 13.340 ; 13.246 ;
; SW[1]      ; HEX0[1]     ; 11.230 ; 11.290 ; 11.651 ; 11.702 ;
; SW[1]      ; HEX0[2]     ;        ; 14.152 ; 14.624 ;        ;
; SW[1]      ; HEX0[3]     ; 9.230  ; 9.154  ; 9.651  ; 9.566  ;
; SW[1]      ; HEX0[4]     ; 9.512  ;        ;        ; 9.842  ;
; SW[1]      ; HEX0[5]     ; 12.178 ;        ;        ; 12.588 ;
; SW[1]      ; HEX0[6]     ; 11.078 ; 11.137 ; 11.490 ; 11.558 ;
; SW[2]      ; HEX0[0]     ; 12.946 ; 12.944 ; 13.420 ; 13.315 ;
; SW[2]      ; HEX0[1]     ; 11.325 ; 11.360 ; 11.698 ; 11.792 ;
; SW[2]      ; HEX0[2]     ; 14.316 ;        ;        ; 14.691 ;
; SW[2]      ; HEX0[3]     ; 9.324  ; 9.271  ; 9.739  ; 9.712  ;
; SW[2]      ; HEX0[4]     ;        ; 9.551  ; 10.025 ;        ;
; SW[2]      ; HEX0[5]     ; 12.285 ; 12.267 ; 12.677 ; 12.709 ;
; SW[2]      ; HEX0[6]     ; 11.142 ; 11.242 ; 11.608 ; 11.597 ;
; SW[3]      ; HEX0[0]     ; 12.922 ; 12.836 ; 13.324 ; 13.276 ;
; SW[3]      ; HEX0[1]     ; 11.227 ;        ;        ; 11.725 ;
; SW[3]      ; HEX0[2]     ; 14.198 ; 14.143 ; 14.601 ; 14.586 ;
; SW[3]      ; HEX0[3]     ; 9.228  ; 9.151  ; 9.631  ; 9.591  ;
; SW[3]      ; HEX0[4]     ; 9.506  ; 9.423  ; 9.907  ; 9.861  ;
; SW[3]      ; HEX0[5]     ; 12.175 ; 12.174 ; 12.580 ; 12.614 ;
; SW[3]      ; HEX0[6]     ; 11.078 ; 11.138 ; 11.519 ; 11.542 ;
; SW[4]      ; HEX0[0]     ; 13.027 ; 12.996 ; 13.497 ; 13.391 ;
; SW[4]      ; HEX0[1]     ; 11.382 ; 11.410 ; 11.769 ; 11.863 ;
; SW[4]      ; HEX0[2]     ; 14.355 ; 14.357 ; 14.821 ; 14.757 ;
; SW[4]      ; HEX0[3]     ; 9.379  ; 9.318  ; 9.810  ; 9.783  ;
; SW[4]      ; HEX0[4]     ;        ; 9.594  ; 10.092 ;        ;
; SW[4]      ; HEX0[5]     ; 12.286 ; 12.379 ; 12.794 ; 12.703 ;
; SW[4]      ; HEX0[6]     ; 11.240 ; 11.304 ; 11.685 ; 11.715 ;
; SW[5]      ; HEX1[0]     ; 10.067 ; 9.973  ; 10.430 ; 10.370 ;
; SW[5]      ; HEX1[1]     ; 9.197  ; 9.158  ; 9.597  ; 9.486  ;
; SW[5]      ; HEX1[2]     ;        ; 8.854  ; 9.281  ;        ;
; SW[5]      ; HEX1[3]     ; 9.224  ; 9.146  ; 9.585  ; 9.541  ;
; SW[5]      ; HEX1[4]     ; 8.866  ;        ;        ; 9.211  ;
; SW[5]      ; HEX1[5]     ; 9.818  ;        ;        ; 10.244 ;
; SW[5]      ; HEX1[6]     ; 10.837 ; 10.693 ; 11.120 ; 11.134 ;
; SW[6]      ; HEX1[0]     ; 9.981  ; 10.009 ; 10.450 ; 10.292 ;
; SW[6]      ; HEX1[1]     ; 9.185  ; 9.150  ; 9.575  ; 9.453  ;
; SW[6]      ; HEX1[2]     ; 8.885  ;        ;        ; 9.194  ;
; SW[6]      ; HEX1[3]     ; 9.190  ; 9.188  ; 9.613  ; 9.508  ;
; SW[6]      ; HEX1[4]     ;        ; 8.791  ; 9.194  ;        ;
; SW[6]      ; HEX1[5]     ; 9.810  ; 9.829  ; 10.148 ; 10.217 ;
; SW[6]      ; HEX1[6]     ; 10.840 ; 10.750 ; 11.201 ; 11.125 ;
; SW[7]      ; HEX1[0]     ; 9.581  ; 9.491  ; 9.931  ; 9.878  ;
; SW[7]      ; HEX1[1]     ; 8.726  ;        ;        ; 9.029  ;
; SW[7]      ; HEX1[2]     ; 8.397  ; 8.331  ; 8.748  ; 8.720  ;
; SW[7]      ; HEX1[3]     ; 8.739  ; 8.665  ; 9.089  ; 9.052  ;
; SW[7]      ; HEX1[4]     ; 8.378  ; 8.310  ; 8.727  ; 8.696  ;
; SW[7]      ; HEX1[5]     ; 9.330  ; 9.363  ; 9.682  ; 9.753  ;
; SW[7]      ; HEX1[6]     ; 10.324 ; 10.267 ; 10.710 ; 10.617 ;
; SW[8]      ; HEX1[0]     ; 9.949  ; 9.860  ; 10.330 ; 10.232 ;
; SW[8]      ; HEX1[1]     ; 9.095  ; 9.012  ; 9.476  ; 9.384  ;
; SW[8]      ; HEX1[2]     ; 8.765  ; 8.701  ; 9.146  ; 9.073  ;
; SW[8]      ; HEX1[3]     ; 9.106  ; 9.033  ; 9.487  ; 9.405  ;
; SW[8]      ; HEX1[4]     ;        ; 8.680  ; 9.128  ;        ;
; SW[8]      ; HEX1[5]     ; 9.700  ; 9.735  ; 10.081 ; 10.107 ;
; SW[8]      ; HEX1[6]     ; 10.692 ; 10.634 ; 11.064 ; 11.015 ;
; SW[9]      ; HEX2[0]     ; 8.173  ; 8.113  ; 8.539  ; 8.500  ;
; SW[9]      ; HEX2[1]     ; 8.204  ; 8.172  ; 8.618  ; 8.499  ;
; SW[9]      ; HEX2[2]     ;        ; 7.840  ; 8.266  ;        ;
; SW[9]      ; HEX2[3]     ; 7.851  ; 7.795  ; 8.217  ; 8.203  ;
; SW[9]      ; HEX2[4]     ; 8.087  ;        ;        ; 8.414  ;
; SW[9]      ; HEX2[5]     ; 8.169  ;        ;        ; 8.495  ;
; SW[9]      ; HEX2[6]     ; 8.426  ; 8.454  ; 8.850  ; 8.808  ;
; SW[10]     ; HEX2[0]     ; 8.863  ; 8.796  ; 9.210  ; 9.134  ;
; SW[10]     ; HEX2[1]     ; 8.910  ; 8.830  ; 9.257  ; 9.168  ;
; SW[10]     ; HEX2[2]     ; 8.558  ;        ;        ; 8.835  ;
; SW[10]     ; HEX2[3]     ; 8.545  ; 8.482  ; 8.892  ; 8.820  ;
; SW[10]     ; HEX2[4]     ;        ; 8.690  ; 9.126  ;        ;
; SW[10]     ; HEX2[5]     ; 8.857  ; 8.788  ; 9.205  ; 9.127  ;
; SW[10]     ; HEX2[6]     ; 9.159  ; 9.176  ; 9.498  ; 9.524  ;
; SW[11]     ; HEX2[0]     ; 8.501  ; 8.433  ; 8.856  ; 8.824  ;
; SW[11]     ; HEX2[1]     ; 8.549  ;        ;        ; 8.861  ;
; SW[11]     ; HEX2[2]     ; 8.198  ; 8.136  ; 8.553  ; 8.529  ;
; SW[11]     ; HEX2[3]     ; 8.176  ; 8.112  ; 8.531  ; 8.504  ;
; SW[11]     ; HEX2[4]     ; 8.414  ; 8.322  ; 8.769  ; 8.716  ;
; SW[11]     ; HEX2[5]     ; 8.500  ; 8.430  ; 8.855  ; 8.821  ;
; SW[11]     ; HEX2[6]     ; 8.792  ; 8.810  ; 9.183  ; 9.165  ;
; SW[12]     ; HEX2[0]     ; 8.803  ; 8.806  ; 9.251  ; 9.171  ;
; SW[12]     ; HEX2[1]     ; 8.866  ; 8.830  ; 9.280  ; 9.172  ;
; SW[12]     ; HEX2[2]     ; 8.514  ; 8.429  ; 8.864  ; 8.838  ;
; SW[12]     ; HEX2[3]     ; 8.460  ; 8.452  ; 8.896  ; 8.789  ;
; SW[12]     ; HEX2[4]     ;        ; 8.692  ; 9.150  ;        ;
; SW[12]     ; HEX2[5]     ; 8.796  ; 8.797  ; 9.244  ; 9.162  ;
; SW[12]     ; HEX2[6]     ; 9.129  ; 9.151  ; 9.559  ; 9.527  ;
; SW[13]     ; HEX3[0]     ; 9.352  ; 9.239  ; 9.647  ; 9.642  ;
; SW[13]     ; HEX3[1]     ; 9.841  ; 9.756  ; 10.203 ; 10.132 ;
; SW[13]     ; HEX3[2]     ;        ; 10.737 ; 11.511 ;        ;
; SW[13]     ; HEX3[3]     ; 8.764  ; 8.610  ; 9.131  ; 8.942  ;
; SW[13]     ; HEX3[4]     ; 8.657  ;        ;        ; 8.890  ;
; SW[13]     ; HEX3[5]     ; 8.697  ;        ;        ; 8.904  ;
; SW[13]     ; HEX3[6]     ; 8.824  ; 8.894  ; 9.131  ; 9.283  ;
; SW[14]     ; HEX3[0]     ; 9.261  ; 9.256  ; 9.697  ; 9.609  ;
; SW[14]     ; HEX3[1]     ; 9.789  ; 9.702  ; 10.174 ; 10.122 ;
; SW[14]     ; HEX3[2]     ; 11.075 ;        ;        ; 11.038 ;
; SW[14]     ; HEX3[3]     ; 8.694  ; 8.561  ; 9.113  ; 8.882  ;
; SW[14]     ; HEX3[4]     ;        ; 8.477  ; 8.987  ;        ;
; SW[14]     ; HEX3[5]     ; 8.655  ; 8.481  ; 9.004  ; 8.894  ;
; SW[14]     ; HEX3[6]     ; 8.774  ; 8.907  ; 9.218  ; 9.258  ;
; SW[15]     ; HEX3[0]     ; 9.046  ; 8.971  ; 9.393  ; 9.309  ;
; SW[15]     ; HEX3[1]     ; 9.570  ;        ;        ; 9.817  ;
; SW[15]     ; HEX3[2]     ; 10.823 ; 10.393 ; 11.170 ; 10.731 ;
; SW[15]     ; HEX3[3]     ; 8.459  ; 8.273  ; 8.806  ; 8.611  ;
; SW[15]     ; HEX3[4]     ; 8.351  ; 8.199  ; 8.698  ; 8.537  ;
; SW[15]     ; HEX3[5]     ; 8.399  ; 8.244  ; 8.746  ; 8.582  ;
; SW[15]     ; HEX3[6]     ; 8.549  ; 8.652  ; 8.887  ; 8.999  ;
; SW[16]     ; HEX3[0]     ; 9.492  ; 9.416  ; 9.826  ; 9.787  ;
; SW[16]     ; HEX3[1]     ; 10.023 ; 9.931  ; 10.357 ; 10.303 ;
; SW[16]     ; HEX3[2]     ; 11.272 ; 10.840 ; 11.609 ; 11.215 ;
; SW[16]     ; HEX3[3]     ; 8.909  ; 8.722  ; 9.242  ; 9.092  ;
; SW[16]     ; HEX3[4]     ;        ; 8.646  ; 9.134  ;        ;
; SW[16]     ; HEX3[5]     ; 8.855  ; 8.701  ; 9.193  ; 9.074  ;
; SW[16]     ; HEX3[6]     ; 9.005  ; 9.109  ; 9.377  ; 9.443  ;
; SW[17]     ; HEX4[0]     ; 8.935  ;        ;        ; 9.209  ;
; SW[17]     ; HEX4[3]     ; 9.205  ;        ;        ; 9.452  ;
; SW[17]     ; HEX4[4]     ; 8.742  ;        ;        ; 8.944  ;
; SW[17]     ; HEX4[5]     ; 8.742  ;        ;        ; 8.944  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ;        ; 12.444 ; 12.928 ;        ;
; SW[0]      ; HEX0[1]     ;        ; 11.016 ; 11.355 ;        ;
; SW[0]      ; HEX0[2]     ;        ; 13.714 ; 14.164 ;        ;
; SW[0]      ; HEX0[3]     ;        ; 8.904  ; 9.378  ;        ;
; SW[0]      ; HEX0[4]     ;        ; 9.165  ; 9.645  ;        ;
; SW[0]      ; HEX0[5]     ;        ; 11.864 ; 12.264 ;        ;
; SW[0]      ; HEX0[6]     ; 10.418 ;        ;        ; 10.925 ;
; SW[0]      ; HEX1[0]     ;        ; 8.827  ; 9.243  ;        ;
; SW[0]      ; HEX1[1]     ;        ; 8.012  ; 8.421  ;        ;
; SW[0]      ; HEX1[2]     ;        ; 7.722  ; 8.115  ;        ;
; SW[0]      ; HEX1[3]     ;        ; 8.035  ; 8.435  ;        ;
; SW[0]      ; HEX1[4]     ;        ; 7.701  ; 8.095  ;        ;
; SW[0]      ; HEX1[5]     ;        ; 8.765  ; 9.057  ;        ;
; SW[0]      ; HEX1[6]     ; 9.347  ;        ;        ; 9.667  ;
; SW[0]      ; HEX2[0]     ;        ; 7.405  ; 7.808  ;        ;
; SW[0]      ; HEX2[1]     ;        ; 7.434  ; 7.850  ;        ;
; SW[0]      ; HEX2[2]     ;        ; 7.119  ; 7.517  ;        ;
; SW[0]      ; HEX2[3]     ;        ; 7.098  ; 7.496  ;        ;
; SW[0]      ; HEX2[4]     ;        ; 7.305  ; 7.730  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 7.393  ; 7.798  ;        ;
; SW[0]      ; HEX2[6]     ; 7.421  ;        ;        ; 7.827  ;
; SW[0]      ; HEX3[0]     ;        ; 8.862  ; 9.307  ;        ;
; SW[0]      ; HEX3[1]     ;        ; 9.348  ; 9.809  ;        ;
; SW[0]      ; HEX3[2]     ;        ; 10.291 ; 11.093 ;        ;
; SW[0]      ; HEX3[3]     ;        ; 8.186  ; 8.741  ;        ;
; SW[0]      ; HEX3[4]     ;        ; 8.118  ; 8.641  ;        ;
; SW[0]      ; HEX3[5]     ;        ; 8.161  ; 8.684  ;        ;
; SW[0]      ; HEX3[6]     ; 8.116  ;        ;        ; 8.640  ;
; SW[0]      ; HEX4[0]     ;        ; 8.977  ; 9.457  ;        ;
; SW[0]      ; HEX4[3]     ;        ; 9.213  ; 9.719  ;        ;
; SW[0]      ; HEX4[4]     ;        ; 8.724  ; 9.272  ;        ;
; SW[0]      ; HEX4[5]     ;        ; 8.724  ; 9.272  ;        ;
; SW[0]      ; HEX6[1]     ;        ; 7.764  ; 8.097  ;        ;
; SW[0]      ; HEX6[2]     ;        ; 7.744  ; 8.077  ;        ;
; SW[0]      ; HEX6[6]     ; 7.762  ;        ;        ; 8.094  ;
; SW[0]      ; HEX7[0]     ;        ; 7.772  ; 8.104  ;        ;
; SW[0]      ; HEX7[5]     ;        ; 7.820  ; 8.152  ;        ;
; SW[0]      ; HEX7[6]     ; 8.067  ;        ;        ; 8.398  ;
; SW[1]      ; HEX0[0]     ; 12.455 ; 12.371 ; 12.859 ; 12.767 ;
; SW[1]      ; HEX0[1]     ; 10.884 ; 10.944 ; 11.289 ; 11.341 ;
; SW[1]      ; HEX0[2]     ;        ; 13.634 ; 14.090 ;        ;
; SW[1]      ; HEX0[3]     ; 8.907  ; 8.831  ; 9.311  ; 9.227  ;
; SW[1]      ; HEX0[4]     ; 9.177  ;        ;        ; 9.492  ;
; SW[1]      ; HEX0[5]     ; 11.788 ;        ;        ; 12.184 ;
; SW[1]      ; HEX0[6]     ; 10.587 ; 10.661 ; 10.984 ; 11.066 ;
; SW[2]      ; HEX0[0]     ; 12.480 ; 12.434 ; 12.895 ; 12.833 ;
; SW[2]      ; HEX0[1]     ; 10.918 ; 11.013 ; 11.334 ; 11.410 ;
; SW[2]      ; HEX0[2]     ; 13.723 ;        ;        ; 14.101 ;
; SW[2]      ; HEX0[3]     ; 8.942  ; 8.901  ; 9.355  ; 9.270  ;
; SW[2]      ; HEX0[4]     ;        ; 9.183  ; 9.668  ;        ;
; SW[2]      ; HEX0[5]     ; 11.836 ; 11.876 ; 12.268 ; 12.224 ;
; SW[2]      ; HEX0[6]     ; 10.649 ; 10.705 ; 11.027 ; 11.103 ;
; SW[3]      ; HEX0[0]     ; 12.455 ; 12.373 ; 12.844 ; 12.795 ;
; SW[3]      ; HEX0[1]     ; 10.879 ;        ;        ; 11.362 ;
; SW[3]      ; HEX0[2]     ; 13.679 ; 13.627 ; 14.068 ; 14.051 ;
; SW[3]      ; HEX0[3]     ; 8.902  ; 8.825  ; 9.291  ; 9.250  ;
; SW[3]      ; HEX0[4]     ; 9.172  ; 9.091  ; 9.557  ; 9.511  ;
; SW[3]      ; HEX0[5]     ; 11.785 ; 11.784 ; 12.174 ; 12.210 ;
; SW[3]      ; HEX0[6]     ; 10.586 ; 10.661 ; 11.011 ; 11.050 ;
; SW[4]      ; HEX0[0]     ; 12.537 ; 12.491 ; 12.968 ; 12.876 ;
; SW[4]      ; HEX0[1]     ; 10.969 ; 11.059 ; 11.402 ; 11.481 ;
; SW[4]      ; HEX0[2]     ; 13.773 ; 13.832 ; 14.279 ; 14.171 ;
; SW[4]      ; HEX0[3]     ; 9.048  ; 8.987  ; 9.463  ; 9.434  ;
; SW[4]      ; HEX0[4]     ;        ; 9.212  ; 9.695  ;        ;
; SW[4]      ; HEX0[5]     ; 11.892 ; 11.910 ; 12.303 ; 12.295 ;
; SW[4]      ; HEX0[6]     ; 10.742 ; 10.746 ; 11.100 ; 11.216 ;
; SW[5]      ; HEX1[0]     ; 9.632  ; 9.617  ; 10.058 ; 9.922  ;
; SW[5]      ; HEX1[1]     ; 8.817  ; 8.766  ; 9.202  ; 9.141  ;
; SW[5]      ; HEX1[2]     ;        ; 8.464  ; 8.882  ;        ;
; SW[5]      ; HEX1[3]     ; 8.829  ; 8.804  ; 9.238  ; 9.138  ;
; SW[5]      ; HEX1[4]     ; 8.502  ;        ;        ; 8.801  ;
; SW[5]      ; HEX1[5]     ; 9.466  ;        ;        ; 9.859  ;
; SW[5]      ; HEX1[6]     ; 10.415 ; 10.291 ; 10.687 ; 10.714 ;
; SW[6]      ; HEX1[0]     ; 9.626  ; 9.598  ; 10.024 ; 9.924  ;
; SW[6]      ; HEX1[1]     ; 8.808  ; 8.832  ; 9.241  ; 9.106  ;
; SW[6]      ; HEX1[2]     ; 8.508  ;        ;        ; 8.821  ;
; SW[6]      ; HEX1[3]     ; 8.830  ; 8.806  ; 9.229  ; 9.117  ;
; SW[6]      ; HEX1[4]     ;        ; 8.457  ; 8.873  ;        ;
; SW[6]      ; HEX1[5]     ; 9.487  ; 9.538  ; 9.841  ; 9.900  ;
; SW[6]      ; HEX1[6]     ; 10.419 ; 10.292 ; 10.669 ; 10.707 ;
; SW[7]      ; HEX1[0]     ; 9.240  ; 9.152  ; 9.578  ; 9.526  ;
; SW[7]      ; HEX1[1]     ; 8.423  ;        ;        ; 8.715  ;
; SW[7]      ; HEX1[2]     ; 8.109  ; 8.044  ; 8.447  ; 8.418  ;
; SW[7]      ; HEX1[3]     ; 8.436  ; 8.363  ; 8.773  ; 8.736  ;
; SW[7]      ; HEX1[4]     ; 8.091  ; 8.025  ; 8.427  ; 8.396  ;
; SW[7]      ; HEX1[5]     ; 9.054  ; 9.090  ; 9.393  ; 9.465  ;
; SW[7]      ; HEX1[6]     ; 9.920  ; 9.882  ; 10.294 ; 10.218 ;
; SW[8]      ; HEX1[0]     ; 9.594  ; 9.507  ; 9.961  ; 9.866  ;
; SW[8]      ; HEX1[1]     ; 8.778  ; 8.697  ; 9.145  ; 9.056  ;
; SW[8]      ; HEX1[2]     ; 8.462  ; 8.398  ; 8.828  ; 8.756  ;
; SW[8]      ; HEX1[3]     ; 8.790  ; 8.718  ; 9.156  ; 9.076  ;
; SW[8]      ; HEX1[4]     ;        ; 8.378  ; 8.811  ;        ;
; SW[8]      ; HEX1[5]     ; 9.408  ; 9.445  ; 9.775  ; 9.804  ;
; SW[8]      ; HEX1[6]     ; 10.275 ; 10.234 ; 10.633 ; 10.600 ;
; SW[9]      ; HEX2[0]     ; 7.820  ; 7.835  ; 8.245  ; 8.162  ;
; SW[9]      ; HEX2[1]     ; 7.866  ; 7.821  ; 8.252  ; 8.194  ;
; SW[9]      ; HEX2[2]     ;        ; 7.506  ; 7.914  ;        ;
; SW[9]      ; HEX2[3]     ; 7.515  ; 7.500  ; 7.935  ; 7.825  ;
; SW[9]      ; HEX2[4]     ; 7.755  ;        ;        ; 8.028  ;
; SW[9]      ; HEX2[5]     ; 7.836  ;        ;        ; 8.126  ;
; SW[9]      ; HEX2[6]     ; 8.046  ; 8.091  ; 8.453  ; 8.431  ;
; SW[10]     ; HEX2[0]     ; 8.555  ; 8.490  ; 8.889  ; 8.816  ;
; SW[10]     ; HEX2[1]     ; 8.601  ; 8.521  ; 8.935  ; 8.847  ;
; SW[10]     ; HEX2[2]     ; 8.263  ;        ;        ; 8.528  ;
; SW[10]     ; HEX2[3]     ; 8.251  ; 8.188  ; 8.585  ; 8.514  ;
; SW[10]     ; HEX2[4]     ;        ; 8.389  ; 8.809  ;        ;
; SW[10]     ; HEX2[5]     ; 8.551  ; 8.483  ; 8.885  ; 8.809  ;
; SW[10]     ; HEX2[6]     ; 8.749  ; 8.784  ; 9.075  ; 9.118  ;
; SW[11]     ; HEX2[0]     ; 8.208  ; 8.140  ; 8.548  ; 8.518  ;
; SW[11]     ; HEX2[1]     ; 8.253  ;        ;        ; 8.551  ;
; SW[11]     ; HEX2[2]     ; 7.916  ; 7.857  ; 8.259  ; 8.233  ;
; SW[11]     ; HEX2[3]     ; 7.895  ; 7.831  ; 8.237  ; 8.209  ;
; SW[11]     ; HEX2[4]     ; 8.124  ; 8.035  ; 8.466  ; 8.414  ;
; SW[11]     ; HEX2[5]     ; 8.207  ; 8.136  ; 8.548  ; 8.515  ;
; SW[11]     ; HEX2[6]     ; 8.394  ; 8.432  ; 8.773  ; 8.773  ;
; SW[12]     ; HEX2[0]     ; 8.453  ; 8.460  ; 8.891  ; 8.806  ;
; SW[12]     ; HEX2[1]     ; 8.498  ; 8.521  ; 8.956  ; 8.836  ;
; SW[12]     ; HEX2[2]     ; 8.162  ; 8.137  ; 8.557  ; 8.488  ;
; SW[12]     ; HEX2[3]     ; 8.169  ; 8.159  ; 8.589  ; 8.484  ;
; SW[12]     ; HEX2[4]     ;        ; 8.336  ; 8.795  ;        ;
; SW[12]     ; HEX2[5]     ; 8.491  ; 8.417  ; 8.844  ; 8.841  ;
; SW[12]     ; HEX2[6]     ; 8.719  ; 8.684  ; 9.065  ; 9.121  ;
; SW[13]     ; HEX3[0]     ; 8.971  ; 8.916  ; 9.309  ; 9.226  ;
; SW[13]     ; HEX3[1]     ; 9.464  ; 9.392  ; 9.802  ; 9.710  ;
; SW[13]     ; HEX3[2]     ;        ; 10.342 ; 11.094 ;        ;
; SW[13]     ; HEX3[3]     ; 8.385  ; 8.239  ; 8.742  ; 8.574  ;
; SW[13]     ; HEX3[4]     ; 8.285  ;        ;        ; 8.512  ;
; SW[13]     ; HEX3[5]     ; 8.321  ;        ;        ; 8.515  ;
; SW[13]     ; HEX3[6]     ; 8.422  ; 8.510  ; 8.717  ; 8.884  ;
; SW[14]     ; HEX3[0]     ; 8.937  ; 8.857  ; 9.279  ; 9.270  ;
; SW[14]     ; HEX3[1]     ; 9.399  ; 9.356  ; 9.810  ; 9.692  ;
; SW[14]     ; HEX3[2]     ; 10.687 ;        ;        ; 10.660 ;
; SW[14]     ; HEX3[3]     ; 8.330  ; 8.184  ; 8.716  ; 8.552  ;
; SW[14]     ; HEX3[4]     ;        ; 8.115  ; 8.614  ;        ;
; SW[14]     ; HEX3[5]     ; 8.276  ; 8.183  ; 8.688  ; 8.532  ;
; SW[14]     ; HEX3[6]     ; 8.374  ; 8.465  ; 8.703  ; 8.858  ;
; SW[15]     ; HEX3[0]     ; 8.730  ; 8.656  ; 9.064  ; 8.982  ;
; SW[15]     ; HEX3[1]     ; 9.230  ;        ;        ; 9.466  ;
; SW[15]     ; HEX3[2]     ; 10.520 ; 10.089 ; 10.853 ; 10.414 ;
; SW[15]     ; HEX3[3]     ; 8.166  ; 7.982  ; 8.500  ; 8.308  ;
; SW[15]     ; HEX3[4]     ; 8.064  ; 7.913  ; 8.398  ; 8.239  ;
; SW[15]     ; HEX3[5]     ; 8.108  ; 7.956  ; 8.441  ; 8.281  ;
; SW[15]     ; HEX3[6]     ; 8.157  ; 8.277  ; 8.482  ; 8.610  ;
; SW[16]     ; HEX3[0]     ; 9.157  ; 9.082  ; 9.480  ; 9.441  ;
; SW[16]     ; HEX3[1]     ; 9.664  ; 9.576  ; 9.988  ; 9.933  ;
; SW[16]     ; HEX3[2]     ; 10.951 ; 10.519 ; 11.275 ; 10.879 ;
; SW[16]     ; HEX3[3]     ; 8.598  ; 8.414  ; 8.919  ; 8.770  ;
; SW[16]     ; HEX3[4]     ;        ; 8.341  ; 8.815  ;        ;
; SW[16]     ; HEX3[5]     ; 8.546  ; 8.393  ; 8.870  ; 8.754  ;
; SW[16]     ; HEX3[6]     ; 8.596  ; 8.714  ; 8.953  ; 9.038  ;
; SW[17]     ; HEX4[0]     ; 8.621  ;        ;        ; 8.880  ;
; SW[17]     ; HEX4[3]     ; 8.883  ;        ;        ; 9.116  ;
; SW[17]     ; HEX4[4]     ; 8.436  ;        ;        ; 8.627  ;
; SW[17]     ; HEX4[5]     ; 8.436  ;        ;        ; 8.627  ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------+------------------------------------------------+
; 53.39 MHz  ; 53.39 MHz       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ;                                                ;
; 214.41 MHz ; 214.41 MHz      ; CLOCK_50                                                                    ;                                                ;
; 220.51 MHz ; 220.51 MHz      ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ;                                                ;
; 816.33 MHz ; 437.64 MHz      ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -5.919 ; -78.464       ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -2.453 ; -738.107      ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; -1.074 ; -10.837       ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.225 ; -0.378        ;
; CLOCK_50                                                                    ; 0.208  ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                    ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -0.187 ; -0.187        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 0.231  ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 0.336  ; 0.000         ;
; CLOCK_50                                                                    ; 0.354  ; 0.000         ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.356  ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -3.409 ; -197.850      ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -2.930 ; -69.285       ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.550 ; -2.200        ;
; CLOCK_50                                                                    ; -0.471 ; -29.644       ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                    ; 0.496 ; 0.000         ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.579 ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 2.427 ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 2.432 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+-----------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                       ; Slack     ; End Point TNS ;
+-----------------------------------------------------------------------------+-----------+---------------+
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -1.285    ; -5.140        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 0.486     ; 0.000         ;
; CLOCK_50                                                                    ; 9.689     ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 41.355    ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 24999.687 ; 0.000         ;
+-----------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                ; Launch Clock                                                                ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.919 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.406     ; 4.462      ;
; -5.836 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.406     ; 4.379      ;
; -5.831 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.203     ; 3.577      ;
; -5.751 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.406     ; 4.294      ;
; -5.609 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.406     ; 4.152      ;
; -5.285 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.201     ; 3.033      ;
; -5.284 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.201     ; 3.032      ;
; -5.074 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.078     ; 2.945      ;
; -5.072 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.200     ; 2.821      ;
; -5.017 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.073     ; 2.893      ;
; -5.014 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.079     ; 2.884      ;
; -4.997 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.199     ; 2.747      ;
; -4.852 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.197     ; 2.604      ;
; -4.851 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.072     ; 2.728      ;
; -4.581 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.199     ; 2.331      ;
; -4.557 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.076     ; 2.430      ;
; -4.255 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.759      ;
; -4.255 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.759      ;
; -4.255 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.759      ;
; -4.255 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.759      ;
; -4.255 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.759      ;
; -4.255 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.759      ;
; -4.247 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.751      ;
; -4.247 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.751      ;
; -4.247 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.751      ;
; -4.247 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.751      ;
; -4.247 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.751      ;
; -4.247 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.751      ;
; -4.237 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.741      ;
; -4.237 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.741      ;
; -4.237 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.741      ;
; -4.237 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.741      ;
; -4.237 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.741      ;
; -4.237 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.741      ;
; -3.965 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.469      ;
; -3.965 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.469      ;
; -3.965 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.469      ;
; -3.965 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.469      ;
; -3.965 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.469      ;
; -3.965 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.445     ; 2.469      ;
; -3.938 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.403     ; 2.484      ;
; -3.930 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 2.501      ;
; -3.903 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 2.474      ;
; -3.901 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.403     ; 2.447      ;
; -3.889 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.200     ; 1.638      ;
; -3.866 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 2.437      ;
; -3.765 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.403     ; 2.311      ;
; -3.719 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 2.287      ;
; -3.711 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.797     ; 1.863      ;
; -3.693 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.797     ; 1.845      ;
; -3.689 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.797     ; 1.841      ;
; -3.673 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 2.244      ;
; -3.660 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.403     ; 2.206      ;
; -3.653 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 2.221      ;
; -3.421 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.797     ; 1.573      ;
; -3.416 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.984      ;
; -3.406 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.974      ;
; -3.394 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.965      ;
; -3.363 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.934      ;
; -3.362 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 1.138      ;
; -3.303 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.871      ;
; -3.292 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.860      ;
; -3.240 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.808      ;
; -3.239 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.807      ;
; -3.233 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.804      ;
; -3.225 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.793      ;
; -3.221 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.792      ;
; -3.216 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.784      ;
; -3.208 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.779      ;
; -3.195 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.766      ;
; -3.195 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.766      ;
; -3.193 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.764      ;
; -3.165 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.736      ;
; -3.157 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.176     ; 0.930      ;
; -3.151 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.719      ;
; -3.150 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.718      ;
; -3.123 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.691      ;
; -3.119 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.687      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.689      ;
; -3.118 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.689      ;
; -3.113 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.684      ;
; -3.110 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.681      ;
; -3.109 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.680      ;
; -3.109 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.677      ;
; -3.099 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.670      ;
; -3.094 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.665      ;
; -3.094 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.662      ;
; -3.082 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.650      ;
; -3.073 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.644      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.054     ; 0.923      ;
; -3.004 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.575      ;
; -2.999 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.570      ;
; -2.990 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.051     ; 0.888      ;
; -2.975 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.543      ;
; -2.972 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 0.746      ;
; -2.968 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.171     ; 0.746      ;
; -2.914 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.378     ; 1.485      ;
; -2.857 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.425      ;
; -2.849 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.044     ; 0.754      ;
; -2.839 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.381     ; 1.407      ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -2.453 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a231~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.564     ; 3.202      ;
; -2.449 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a413~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.567     ; 3.195      ;
; -2.429 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a257~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.563     ; 3.179      ;
; -2.310 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a309~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.580     ; 3.043      ;
; -2.262 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a147~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.567     ; 3.008      ;
; -2.261 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a50~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.583     ; 2.991      ;
; -2.258 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a206~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.596     ; 2.975      ;
; -2.258 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a121~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.582     ; 2.989      ;
; -2.257 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a181~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.612     ; 2.958      ;
; -2.232 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a24~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.563     ; 2.982      ;
; -2.230 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a76~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.567     ; 2.976      ;
; -2.220 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a77~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.585     ; 2.948      ;
; -2.219 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a25~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.590     ; 2.942      ;
; -2.213 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a311~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.571     ; 2.955      ;
; -2.211 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a415~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.576     ; 2.948      ;
; -2.204 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a283~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.578     ; 2.939      ;
; -2.187 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a53~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.608     ; 2.892      ;
; -2.164 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a295~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.603     ; 2.874      ;
; -2.161 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a209~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.617     ; 2.857      ;
; -2.159 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a361~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.570     ; 2.902      ;
; -2.157 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a304~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.618     ; 2.852      ;
; -2.155 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a155~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.618     ; 2.850      ;
; -2.155 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a105~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.590     ; 2.878      ;
; -2.150 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a200~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.588     ; 2.875      ;
; -2.146 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a107~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.596     ; 2.863      ;
; -2.139 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a122~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.578     ; 2.874      ;
; -2.133 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a393~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.576     ; 2.870      ;
; -2.125 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a190~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.590     ; 2.848      ;
; -2.124 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a226~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.601     ; 2.836      ;
; -2.120 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.560     ; 2.873      ;
; -2.120 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.555     ; 2.878      ;
; -2.120 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a9~porta_datain_reg0   ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.597     ; 2.836      ;
; -2.113 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a313~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.585     ; 2.841      ;
; -2.111 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a101~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.573     ; 2.851      ;
; -2.110 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a15~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.618     ; 2.805      ;
; -2.108 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a70~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.572     ; 2.849      ;
; -2.108 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a60~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.578     ; 2.843      ;
; -2.105 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a379~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.612     ; 2.806      ;
; -2.094 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a23~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.549     ; 2.858      ;
; -2.090 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a103~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.563     ; 2.840      ;
; -2.085 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a408~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.594     ; 2.804      ;
; -2.084 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a8~porta_datain_reg0   ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.554     ; 2.843      ;
; -2.083 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a159~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.602     ; 2.794      ;
; -2.081 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a233~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.581     ; 2.813      ;
; -2.081 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.431     ; 2.932      ;
; -2.078 ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a188~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.600     ; 2.791      ;
; -2.078 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.431     ; 2.929      ;
; -2.072 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a285~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.585     ; 2.800      ;
; -2.071 ; dacRIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a55~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.582     ; 2.802      ;
; -2.069 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a41~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.582     ; 2.800      ;
; -2.066 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a275~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.580     ; 2.799      ;
; -2.063 ; dacRIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a37~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.573     ; 2.803      ;
; -2.063 ; dacRIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.850     ; 2.495      ;
; -2.059 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.584     ; 2.788      ;
; -2.055 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a93~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.580     ; 2.788      ;
; -2.052 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a300~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.567     ; 2.798      ;
; -2.049 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.558     ; 2.804      ;
; -2.049 ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a110~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.590     ; 2.772      ;
; -2.048 ; dacRIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a245~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.577     ; 2.784      ;
; -2.040 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a197~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.592     ; 2.761      ;
; -2.037 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a249~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.583     ; 2.767      ;
; -2.037 ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a240~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.579     ; 2.771      ;
; -2.031 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a382~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.609     ; 2.735      ;
; -2.030 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a405~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.587     ; 2.756      ;
; -2.017 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.843     ; 2.456      ;
; -2.002 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.431     ; 2.853      ;
; -2.001 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a34~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.569     ; 2.745      ;
; -1.999 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a170~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.572     ; 2.740      ;
; -1.999 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.431     ; 2.850      ;
; -1.995 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a330~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.601     ; 2.707      ;
; -1.995 ; dacRIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a138~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.572     ; 2.736      ;
; -1.992 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a96~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.560     ; 2.745      ;
; -1.992 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a365~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.623     ; 2.682      ;
; -1.989 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a83~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.581     ; 2.721      ;
; -1.987 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a414~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.604     ; 2.696      ;
; -1.987 ; adcdat         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 0.712      ;
; -1.986 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a67~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.596     ; 2.703      ;
; -1.985 ; dacRIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.850     ; 2.417      ;
; -1.978 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a18~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.566     ; 2.725      ;
; -1.977 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a310~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.604     ; 2.686      ;
; -1.977 ; dacRIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a89~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.572     ; 2.718      ;
; -1.974 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a259~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.568     ; 2.719      ;
; -1.967 ; dacLIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.431     ; 2.818      ;
; -1.965 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a174~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.564     ; 2.714      ;
; -1.965 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a94~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.573     ; 2.705      ;
; -1.964 ; dacLIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.431     ; 2.815      ;
; -1.961 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]                                                                                                                                        ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.431     ; 2.812      ;
; -1.955 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a258~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.596     ; 2.672      ;
; -1.952 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.459     ; 2.775      ;
; -1.947 ; dacRIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.850     ; 2.379      ;
; -1.943 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a250~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.634     ; 2.622      ;
; -1.939 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a44~porta_datain_reg0  ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.559     ; 2.693      ;
; -1.937 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.843     ; 2.376      ;
; -1.933 ; dacRIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a131~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.625     ; 2.621      ;
; -1.931 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a380~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.618     ; 2.626      ;
; -1.920 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a102~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.583     ; 2.650      ;
; -1.918 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a314~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.595     ; 2.636      ;
; -1.918 ; dacRIN_SIG[5]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                                         ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.850     ; 2.350      ;
; -1.917 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a392~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.579     ; 2.651      ;
; -1.915 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a148~porta_datain_reg0 ; CLOCK_50     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.562     ; 2.666      ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                           ; Launch Clock                                                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.074 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.660      ; 1.798      ;
; -1.060 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.659      ; 1.669      ;
; -1.037 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.660      ; 1.761      ;
; -1.036 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.659      ; 1.645      ;
; -1.021 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.659      ; 1.630      ;
; -0.960 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.686      ;
; -0.949 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.675      ;
; -0.921 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.654      ;
; -0.901 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.660      ; 1.625      ;
; -0.893 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.535      ; 1.659      ;
; -0.893 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.534      ; 1.650      ;
; -0.873 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.540      ; 1.628      ;
; -0.869 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.654      ; 1.596      ;
; -0.865 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.598      ;
; -0.862 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.535      ; 1.628      ;
; -0.860 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.538      ; 1.626      ;
; -0.857 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.654      ; 1.584      ;
; -0.855 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.534      ; 1.612      ;
; -0.852 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.540      ; 1.607      ;
; -0.851 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.539      ; 1.628      ;
; -0.850 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.583      ;
; -0.846 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.654      ; 1.573      ;
; -0.838 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.564      ;
; -0.829 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.538      ; 1.595      ;
; -0.827 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.540      ; 1.582      ;
; -0.819 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.539      ; 1.596      ;
; -0.805 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.538      ; 1.571      ;
; -0.799 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.658      ; 1.650      ;
; -0.796 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.660      ; 1.520      ;
; -0.794 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.658      ; 1.645      ;
; -0.784 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.657      ; 1.774      ;
; -0.782 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.539      ; 1.559      ;
; -0.772 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.658      ; 1.623      ;
; -0.760 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.493      ;
; -0.757 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.654      ; 1.484      ;
; -0.753 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.659      ; 1.362      ;
; -0.751 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.657      ; 1.741      ;
; -0.739 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.534      ; 1.496      ;
; -0.733 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.535      ; 1.499      ;
; -0.731 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.534      ; 1.488      ;
; -0.720 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.535      ; 1.486      ;
; -0.679 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.656      ; 1.405      ;
; -0.619 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.658      ; 1.470      ;
; -0.570 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.540      ; 1.325      ;
; -0.547 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.538      ; 1.313      ;
; -0.539 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.539      ; 1.316      ;
; -0.520 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.657      ; 1.510      ;
; -0.495 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.657      ; 1.485      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -0.225 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 1.154      ;
; -0.146 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 1.075      ;
; -0.141 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 1.070      ;
; -0.007 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 0.936      ;
; 0.003  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 0.926      ;
; 0.005  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 0.924      ;
; 0.246  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.070     ; 0.683      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.208  ; audio_codec_controller:AUDIO_CODEC_INST|dacData                                                               ; AUD_DACDAT~reg0                                                                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 3.335        ; 2.316      ; 5.362      ;
; 1.369  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                           ; dacRIN_SIG[13]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.978      ; 2.197      ;
; 1.387  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                           ; dacLIN_SIG[15]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.556      ;
; 1.402  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                            ; dacRIN_SIG[4]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.978      ; 2.164      ;
; 1.520  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]                                                            ; dacLIN_SIG[7]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.423      ;
; 1.521  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]                                                           ; dacRIN_SIG[10]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.424      ;
; 1.540  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                            ; dacLIN_SIG[9]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.403      ;
; 1.568  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]                                                            ; dacLIN_SIG[5]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.375      ;
; 1.589  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]                                                            ; dacRIN_SIG[7]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.356      ;
; 1.596  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]                                                            ; dacLIN_SIG[2]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.347      ;
; 1.618  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                           ; dacLIN_SIG[10]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.325      ;
; 1.642  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]                                                           ; dacRIN_SIG[12]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.303      ;
; 1.643  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]                                                            ; dacLIN_SIG[4]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.300      ;
; 1.651  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]                                                            ; dacRIN_SIG[9]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.294      ;
; 1.665  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]                                                           ; dacRIN_SIG[14]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.358      ; 2.281      ;
; 1.692  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]                                                            ; dacRIN_SIG[8]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.359      ; 2.255      ;
; 1.702  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]                                                           ; dacLIN_SIG[13]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.241      ;
; 1.702  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]                                                            ; dacLIN_SIG[6]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.241      ;
; 1.704  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                            ; dacRIN_SIG[3]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.241      ;
; 1.710  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]                                                            ; dacRIN_SIG[2]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.364      ; 2.242      ;
; 1.714  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                           ; dacLIN_SIG[11]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.229      ;
; 1.725  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]                                                           ; dacRIN_SIG[15]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.358      ; 2.221      ;
; 1.769  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                           ; dacRIN_SIG[11]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.364      ; 2.183      ;
; 1.774  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]                                                            ; dacLIN_SIG[3]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.169      ;
; 1.785  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]                                                            ; dacRIN_SIG[6]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.359      ; 2.162      ;
; 1.809  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]                                                            ; dacRIN_SIG[5]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.359      ; 2.138      ;
; 1.835  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]                                                           ; dacLIN_SIG[14]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.108      ;
; 1.838  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]                                                            ; dacLIN_SIG[8]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.358      ; 2.108      ;
; 1.877  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                           ; dacLIN_SIG[12]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 2.355      ; 2.066      ;
; 15.336 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.588      ;
; 15.338 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.586      ;
; 15.341 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.583      ;
; 15.343 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.581      ;
; 15.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.580      ;
; 15.349 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.575      ;
; 15.379 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.545      ;
; 15.382 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.542      ;
; 15.384 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.540      ;
; 15.385 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.539      ;
; 15.386 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.538      ;
; 15.387 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.537      ;
; 15.390 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.534      ;
; 15.391 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.533      ;
; 15.495 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.429      ;
; 15.497 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.427      ;
; 15.503 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.421      ;
; 15.538 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.386      ;
; 15.541 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.383      ;
; 15.544 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.380      ;
; 15.545 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.379      ;
; 15.587 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.339      ;
; 15.588 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.338      ;
; 15.593 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.333      ;
; 15.605 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.319      ;
; 15.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.320      ;
; 15.607 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.317      ;
; 15.607 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.319      ;
; 15.609 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.317      ;
; 15.611 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.315      ;
; 15.612 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.314      ;
; 15.613 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.311      ;
; 15.613 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.313      ;
; 15.628 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.296      ;
; 15.633 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.291      ;
; 15.634 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.290      ;
; 15.635 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.289      ;
; 15.636 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.288      ;
; 15.639 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.285      ;
; 15.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.284      ;
; 15.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.283      ;
; 15.648 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.276      ;
; 15.651 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.273      ;
; 15.654 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.270      ;
; 15.655 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.269      ;
; 15.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.246      ;
; 15.683 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.241      ;
; 15.744 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.182      ;
; 15.746 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.180      ;
; 15.750 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.176      ;
; 15.752 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.174      ;
; 15.752 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.174      ;
; 15.758 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.168      ;
; 15.759 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.074     ; 4.166      ;
; 15.764 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.074     ; 4.161      ;
; 15.765 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.161      ;
; 15.771 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.155      ;
; 15.772 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.154      ;
; 15.774 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.152      ;
; 15.776 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.150      ;
; 15.777 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.149      ;
; 15.778 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.148      ;
; 15.779 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.147      ;
; 15.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.143      ;
; 15.787 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.137      ;
; 15.787 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.139      ;
; 15.790 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.136      ;
; 15.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.131      ;
; 15.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.133      ;
; 15.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.073     ; 4.133      ;
; 15.794 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.075     ; 4.130      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                                ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.187 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.659      ;
; 0.339  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.342  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.362      ; 0.688      ;
; 0.356  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.554  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.810      ;
; 0.587  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.843      ;
; 0.589  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 0.879      ;
; 0.593  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 0.883      ;
; 0.597  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.853      ;
; 0.611  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.867      ;
; 0.619  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.875      ;
; 0.747  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.988      ;
; 0.800  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.084      ;
; 0.803  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.087      ;
; 0.803  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.087      ;
; 0.820  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.110      ;
; 0.873  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.129      ;
; 0.885  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.141      ;
; 0.886  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.142      ;
; 0.897  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.153      ;
; 0.898  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.155      ;
; 0.899  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.155      ;
; 0.910  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.166      ;
; 0.972  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.228      ;
; 0.983  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.239      ;
; 0.996  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.252      ;
; 0.998  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.272     ; 0.897      ;
; 1.007  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.263      ;
; 1.009  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.265      ;
; 1.019  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.275      ;
; 1.023  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.280      ;
; 1.027  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.873      ;
; 1.057  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.309     ; 0.919      ;
; 1.082  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.338      ;
; 1.084  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.329      ;
; 1.106  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.362      ;
; 1.120  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.728      ;
; 1.120  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.728      ;
; 1.120  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.728      ;
; 1.120  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.728      ;
; 1.120  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.728      ;
; 1.120  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.728      ;
; 1.123  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.407      ;
; 1.131  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 2.336      ;
; 1.153  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.309     ; 1.015      ;
; 1.171  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.309     ; 1.033      ;
; 1.184  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 1.474      ;
; 1.188  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.309     ; 1.050      ;
; 1.313  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.597      ;
; 1.318  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.574      ;
; 1.334  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.618      ;
; 1.345  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.629      ;
; 1.348  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.632      ;
; 1.353  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.609      ;
; 1.377  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.661      ;
; 1.430  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.714      ;
; 1.432  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.677      ;
; 1.438  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.722      ;
; 1.460  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.309     ; 1.322      ;
; 1.467  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.644      ;
; 1.472  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.756      ;
; 1.476  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.760      ;
; 1.519  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.764      ;
; 1.520  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.362      ; 1.866      ;
; 1.535  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.819      ;
; 1.546  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.830      ;
; 1.550  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.834      ;
; 1.551  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.835      ;
; 1.596  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.880      ;
; 1.609  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 1.927      ;
; 1.613  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 2.318      ;
; 1.660  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.944      ;
; 1.700  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.984      ;
; 1.755  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.052      ;
; 1.781  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.071      ;
; 1.785  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.069      ;
; 1.822  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.106      ;
; 1.848  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.138      ;
; 1.880  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.164      ;
; 1.933  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.230      ;
; 1.961  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.217      ;
; 1.961  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.217      ;
; 1.961  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.217      ;
; 1.961  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.217      ;
; 1.961  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.217      ;
; 1.967  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.693      ; 2.644      ;
; 1.977  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.274      ;
; 2.012  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.296      ;
; 2.021  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.318      ;
; 2.215  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.537      ;
; 2.215  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.537      ;
; 2.215  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.537      ;
; 2.298  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 2.466      ;
; 2.323  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.556      ;
; 2.328  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.650      ;
; 2.328  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.650      ;
; 2.328  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.650      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                           ; Launch Clock                                                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.231 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.170      ;
; 0.347 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.918      ; 1.285      ;
; 0.375 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.312      ;
; 0.383 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.322      ;
; 0.397 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.921      ; 1.338      ;
; 0.406 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.918      ; 1.344      ;
; 0.427 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.915      ; 1.362      ;
; 0.437 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.794      ; 1.251      ;
; 0.437 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.374      ;
; 0.443 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.796      ; 1.259      ;
; 0.446 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.385      ;
; 0.446 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.385      ;
; 0.453 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.797      ; 1.270      ;
; 0.465 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.404      ;
; 0.466 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.405      ;
; 0.503 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.442      ;
; 0.505 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.921      ; 1.446      ;
; 0.509 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.919      ; 1.448      ;
; 0.510 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.915      ; 1.445      ;
; 0.510 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.915      ; 1.445      ;
; 0.512 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.449      ;
; 0.514 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.451      ;
; 0.515 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.452      ;
; 0.534 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.790      ; 1.344      ;
; 0.540 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.477      ;
; 0.540 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.915      ; 1.475      ;
; 0.570 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.791      ; 1.381      ;
; 0.571 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.791      ; 1.382      ;
; 0.579 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.790      ; 1.389      ;
; 0.582 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.519      ;
; 0.598 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.921      ; 1.539      ;
; 0.601 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.918      ; 1.539      ;
; 0.621 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.921      ; 1.562      ;
; 0.623 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.918      ; 1.561      ;
; 0.627 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.790      ; 1.437      ;
; 0.627 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.791      ; 1.438      ;
; 0.634 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.917      ; 1.571      ;
; 0.636 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.794      ; 1.450      ;
; 0.640 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.796      ; 1.456      ;
; 0.646 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.794      ; 1.460      ;
; 0.653 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.796      ; 1.469      ;
; 0.680 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.797      ; 1.497      ;
; 0.693 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.790      ; 1.503      ;
; 0.694 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.797      ; 1.511      ;
; 0.705 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.791      ; 1.516      ;
; 0.719 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.794      ; 1.533      ;
; 0.733 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.797      ; 1.550      ;
; 0.743 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.796      ; 1.559      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.336 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                             ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                              ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                                     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                             ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full            ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.372 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.016      ;
; 0.377 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.972      ;
; 0.381 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.976      ;
; 0.385 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.029      ;
; 0.390 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.985      ;
; 0.391 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.986      ;
; 0.397 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.992      ;
; 0.402 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.997      ;
; 0.416 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.660      ;
; 0.421 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.016      ;
; 0.422 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.665      ;
; 0.424 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.667      ;
; 0.435 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.678      ;
; 0.454 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 0.979      ;
; 0.470 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 0.995      ;
; 0.476 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.001      ;
; 0.483 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.008      ;
; 0.486 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.011      ;
; 0.494 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[2]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.019      ;
; 0.507 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.032      ;
; 0.510 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID                                                                                                                                           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.771      ;
; 0.543 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.326      ; 1.070      ;
; 0.549 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.559 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.802      ;
; 0.561 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.805      ;
; 0.566 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.827      ;
; 0.566 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                                          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.827      ;
; 0.567 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.828      ;
; 0.567 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.828      ;
; 0.568 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.829      ;
; 0.570 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.830      ;
; 0.570 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.830      ;
; 0.571 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.831      ;
; 0.571 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.832      ;
; 0.571 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.832      ;
; 0.572 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.832      ;
; 0.573 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.833      ;
; 0.573 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.833      ;
; 0.574 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.834      ;
; 0.576 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.836      ;
; 0.576 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.819      ;
; 0.578 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.839      ;
; 0.579 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.840      ;
; 0.580 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.841      ;
; 0.581 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.842      ;
; 0.584 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.828      ;
; 0.586 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.847      ;
; 0.587 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.847      ;
; 0.589 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.849      ;
; 0.589 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.852      ;
; 0.592 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.836      ;
; 0.593 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.854      ;
; 0.594 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.855      ;
; 0.597 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[3]                                                                                                                                                      ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[9]                                                                                                                                                      ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[11]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[12]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[10]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[13]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[14]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[16]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[15]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[4]                                                                                                                                                      ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[7]                                                                                                                                                      ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[6]                                                                                                                                                      ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[5]                                                                                                                                                      ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                                                                          ; Controla_delay:Delay_aud|Sample_delay_value[2]                                                                                                                                                      ; RESET_DELAY:INST_DELAY_RESET|oRESET                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.673      ; 1.755      ;
; 0.598 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.855      ;
; 0.599 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.846      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.630      ;
; 0.399 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.406 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.648      ;
; 0.410 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.653      ;
; 0.426 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.429 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.672      ;
; 0.435 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]        ; dacRIN_SIG[5]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.891      ; 1.903      ;
; 0.442 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]        ; dacRIN_SIG[6]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.891      ; 1.910      ;
; 0.497 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]       ; dacRIN_SIG[15]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.891      ; 1.965      ;
; 0.503 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]        ; dacLIN_SIG[8]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.890      ; 1.970      ;
; 0.519 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]        ; dacLIN_SIG[3]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 1.983      ;
; 0.522 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]       ; dacRIN_SIG[11]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.897      ; 1.996      ;
; 0.524 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]       ; dacLIN_SIG[12]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 1.988      ;
; 0.539 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]        ; dacRIN_SIG[8]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.891      ; 2.007      ;
; 0.546 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]        ; dacRIN_SIG[3]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.890      ; 2.013      ;
; 0.558 ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.800      ;
; 0.562 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]       ; dacLIN_SIG[14]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.026      ;
; 0.562 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]       ; dacRIN_SIG[14]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.891      ; 2.030      ;
; 0.579 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]        ; dacRIN_SIG[2]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.897      ; 2.053      ;
; 0.586 ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]        ; dacRIN_SIG[9]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.890      ; 2.054      ;
; 0.588 ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.599 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]       ; dacRIN_SIG[12]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.890      ; 2.070      ;
; 0.604 ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.851      ;
; 0.612 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.855      ;
; 0.626 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.869      ;
; 0.642 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.885      ;
; 0.651 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]       ; dacLIN_SIG[11]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.115      ;
; 0.657 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.900      ;
; 0.659 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.902      ;
; 0.660 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[0]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.903      ;
; 0.668 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]        ; dacLIN_SIG[6]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.132      ;
; 0.676 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]       ; dacLIN_SIG[13]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.140      ;
; 0.691 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 0.933      ;
; 0.703 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]        ; dacRIN_SIG[7]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.890      ; 2.170      ;
; 0.732 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]       ; dacLIN_SIG[10]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.196      ;
; 0.738 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]        ; dacLIN_SIG[4]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.202      ;
; 0.747 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]       ; dacRIN_SIG[10]                                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.890      ; 2.214      ;
; 0.780 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]        ; dacLIN_SIG[2]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.244      ;
; 0.803 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]        ; dacLIN_SIG[5]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.267      ;
; 0.837 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_RS                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.081      ;
; 0.838 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.081      ;
; 0.839 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]        ; dacLIN_SIG[9]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.303      ;
; 0.852 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]        ; dacLIN_SIG[7]                                             ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; -1.664       ; 2.887      ; 2.316      ;
; 0.858 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[1]                     ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.073      ; 1.102      ;
; 0.858 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.100      ;
; 0.867 ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.078      ; 1.116      ;
; 0.874 ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.608      ;
; 0.605 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.847      ;
; 0.615 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.856      ;
; 0.659 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.900      ;
; 0.663 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 0.904      ;
; 0.804 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.070      ; 1.045      ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                      ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.409 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.831      ;
; -3.409 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.831      ;
; -3.409 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.831      ;
; -3.409 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.831      ;
; -3.376 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.798      ;
; -3.376 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.798      ;
; -3.376 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.798      ;
; -3.376 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.259      ; 3.798      ;
; -3.002 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.892     ; 1.725      ;
; -3.002 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.892     ; 1.725      ;
; -3.002 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.892     ; 1.725      ;
; -3.002 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.892     ; 1.725      ;
; -3.002 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.892     ; 1.725      ;
; -3.002 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.892     ; 1.725      ;
; -2.995 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.898     ; 1.712      ;
; -2.995 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.898     ; 1.712      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.783 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.889     ; 1.509      ;
; -2.740 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.891     ; 1.464      ;
; -2.740 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.891     ; 1.464      ;
; -2.740 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.891     ; 1.464      ;
; -2.740 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.891     ; 1.464      ;
; -2.740 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.891     ; 1.464      ;
; -2.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.527     ; 1.712      ;
; -2.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.527     ; 1.712      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -2.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -2.890     ; 1.293      ;
; -1.596 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.845     ; 2.033      ;
; -1.356 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.849     ; 1.789      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.306 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.851     ; 1.737      ;
; -1.212 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.461     ; 2.033      ;
; -1.212 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.461     ; 2.033      ;
; -1.212 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.461     ; 2.033      ;
; -1.212 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.461     ; 2.033      ;
; -1.212 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.461     ; 2.033      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -1.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.467     ; 1.869      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.992 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.453     ; 1.821      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.442     ; 1.822      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.442     ; 1.822      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -2.442     ; 1.822      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.930 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.208      ; 3.800      ;
; -2.930 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.208      ; 3.800      ;
; -2.930 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.208      ; 3.800      ;
; -2.930 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.208      ; 3.800      ;
; -2.930 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.208      ; 3.800      ;
; -2.930 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.208      ; 3.800      ;
; -2.905 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.235      ; 3.802      ;
; -2.905 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.235      ; 3.802      ;
; -2.905 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.235      ; 3.802      ;
; -2.905 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.235      ; 3.802      ;
; -2.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.241      ; 3.800      ;
; -2.889 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.250      ; 3.801      ;
; -2.883 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.247      ; 3.792      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 3.790      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 3.790      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 3.790      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 3.790      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 3.790      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 3.793      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 3.793      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 3.793      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 3.793      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 3.793      ;
; -2.856 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 3.793      ;
; -2.464 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.208      ; 3.834      ;
; -2.464 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.208      ; 3.834      ;
; -2.464 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.208      ; 3.834      ;
; -2.464 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.208      ; 3.834      ;
; -2.464 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.208      ; 3.834      ;
; -2.464 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.208      ; 3.834      ;
; -2.438 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.235      ; 3.835      ;
; -2.438 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.235      ; 3.835      ;
; -2.438 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.235      ; 3.835      ;
; -2.438 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.235      ; 3.835      ;
; -2.431 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.241      ; 3.834      ;
; -2.422 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.250      ; 3.834      ;
; -2.418 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.247      ; 3.827      ;
; -2.392 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 3.826      ;
; -2.392 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 3.826      ;
; -2.392 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 3.826      ;
; -2.392 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 3.826      ;
; -2.392 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 3.826      ;
; -2.391 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 3.828      ;
; -2.391 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 3.828      ;
; -2.391 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 3.828      ;
; -2.391 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 3.828      ;
; -2.391 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 3.828      ;
; -2.391 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 3.828      ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                     ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                              ; Launch Clock                        ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -0.550 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.529      ; 3.791      ;
; -0.550 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.529      ; 3.791      ;
; -0.550 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.529      ; 3.791      ;
; -0.550 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 2.529      ; 3.791      ;
; -0.085 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.529      ; 3.826      ;
; -0.085 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.529      ; 3.826      ;
; -0.085 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.529      ; 3.826      ;
; -0.085 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 2.529      ; 3.826      ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                 ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.688      ; 3.861      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.688      ; 3.861      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.859      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.860      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.859      ;
; -0.471 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.689      ; 3.862      ;
; -0.470 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.687      ; 3.859      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.469 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 2.686      ; 3.857      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.686      ; 3.892      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.893      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.686      ; 3.892      ;
; -0.004 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.895      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.892      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.892      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.892      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.687      ; 3.892      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
; -0.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 2.689      ; 3.894      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                 ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.787      ; 3.697      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.698      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.698      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.698      ;
; 0.496 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.791      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.790      ; 3.701      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.789      ; 3.700      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.789      ; 3.700      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.497 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 2.788      ; 3.699      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.787      ; 3.673      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.677      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.675      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.675      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.675      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.791      ; 3.678      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.676      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.676      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.676      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.676      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.676      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.788      ; 3.676      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 2.790      ; 3.678      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                     ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                              ; Launch Clock                        ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.579 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.653      ; 3.636      ;
; 0.579 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.653      ; 3.636      ;
; 0.579 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.653      ; 3.636      ;
; 0.579 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 2.653      ; 3.636      ;
; 1.053 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.653      ; 3.610      ;
; 1.053 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.653      ; 3.610      ;
; 1.053 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.653      ; 3.610      ;
; 1.053 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 2.653      ; 3.610      ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                      ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.427 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.616      ;
; 2.427 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.616      ;
; 2.427 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.616      ;
; 2.427 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.616      ;
; 2.451 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.640      ;
; 2.451 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.640      ;
; 2.451 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.640      ;
; 2.451 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 3.640      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.320 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.882     ; 1.707      ;
; 3.328 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.892     ; 1.705      ;
; 3.328 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.892     ; 1.705      ;
; 3.328 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.892     ; 1.705      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.344 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.903     ; 1.710      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.405 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.918     ; 1.756      ;
; 3.508 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.911     ; 1.866      ;
; 3.508 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.911     ; 1.866      ;
; 3.508 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.911     ; 1.866      ;
; 3.508 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.911     ; 1.866      ;
; 3.508 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.911     ; 1.866      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.641 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.318     ; 1.592      ;
; 3.722 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.315     ; 1.676      ;
; 3.908 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -2.311     ; 1.866      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.183      ;
; 4.953 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.979     ; 1.576      ;
; 4.953 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.979     ; 1.576      ;
; 5.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.362      ;
; 5.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.362      ;
; 5.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.362      ;
; 5.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.362      ;
; 5.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.358     ; 1.362      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
; 5.159 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -2.357     ; 1.404      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.719      ; 3.635      ;
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.719      ; 3.635      ;
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 3.637      ;
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 3.637      ;
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 3.637      ;
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 3.637      ;
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 3.637      ;
; 2.432 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 3.637      ;
; 2.433 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 3.635      ;
; 2.433 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 3.635      ;
; 2.433 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 3.635      ;
; 2.460 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 3.637      ;
; 2.463 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 3.643      ;
; 2.473 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 3.643      ;
; 2.480 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.680      ; 3.644      ;
; 2.480 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.680      ; 3.644      ;
; 2.480 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.680      ; 3.644      ;
; 2.480 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.680      ; 3.644      ;
; 2.507 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 3.643      ;
; 2.507 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 3.643      ;
; 2.507 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 3.643      ;
; 2.507 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 3.643      ;
; 2.507 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 3.643      ;
; 2.507 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 3.643      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.719      ; 3.609      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.719      ; 3.609      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 3.611      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 3.611      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 3.611      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 3.611      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 3.611      ;
; 2.906 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.721      ; 3.611      ;
; 2.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.718      ; 3.609      ;
; 2.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.718      ; 3.609      ;
; 2.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.718      ; 3.609      ;
; 2.934 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.693      ; 3.611      ;
; 2.939 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.696      ; 3.619      ;
; 2.948 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 3.618      ;
; 2.956 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.680      ; 3.620      ;
; 2.956 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.680      ; 3.620      ;
; 2.956 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.680      ; 3.620      ;
; 2.956 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.680      ; 3.620      ;
; 2.982 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 3.618      ;
; 2.982 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 3.618      ;
; 2.982 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 3.618      ;
; 2.982 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 3.618      ;
; 2.982 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 3.618      ;
; 2.982 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.652      ; 3.618      ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; 0.367  ; 0.553        ; 0.186          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[0]|clk                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[1]|clk                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[2]|clk                                     ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[3]|clk                                     ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|inclk[0] ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|q                ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|inclk[0] ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|outclk   ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[0]|clk                                     ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[1]|clk                                     ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[2]|clk                                     ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[3]|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~latch|datad                                 ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~latch|datad                                 ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~latch|datad                                 ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~latch|datad                                  ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~latch|datad                                  ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|inclk[0]                                          ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|outclk                                            ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~latch|datac                                  ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~latch|datac                                  ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~latch|datac                                  ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~latch|datac                                 ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~latch|datac                                  ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~latch|datac                                  ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~latch|datac                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~latch|datac                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET|q                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET|q                                                         ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~latch|datac                                 ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~latch|datac                                  ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~latch|datac                                  ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~latch|datac                                  ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~latch|datac                                  ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~latch|datac                                  ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|inclk[0]                                          ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|outclk                                            ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~latch|datad                                 ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~latch|datad                                 ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~latch|datad                                  ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~latch|datad                                  ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~latch|datad                                 ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[0]                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[1]                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[2]                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]                                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN                                                       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]                                                        ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]                                                        ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart                                                       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                                                                              ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                                                                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUD_DACDAT~reg0                                                                                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart                                                     ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                                                                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                                                                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[0]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[1]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[2]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[3]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[4]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[5]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[6]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[7]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_RS                                                                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                                                                           ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                                                                           ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                                                                           ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[10]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[11]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[12]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[13]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[14]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[15]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[3]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[4]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[5]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[6]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[7]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[8]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[9]                                                                                                 ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                           ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; adcdat                                                                                                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[10]                                                                                                                                     ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[11]                                                                                                                                     ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[12]                                                                                                                                     ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[13]                                                                                                                                     ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[14]                                                                                                                                     ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[15]                                                                                                                                     ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[16]                                                                                                                                     ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[2]                                                                                                                                      ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[3]                                                                                                                                      ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[4]                                                                                                                                      ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[5]                                                                                                                                      ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[6]                                                                                                                                      ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[7]                                                                                                                                      ;
; 41.355 ; 41.573       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[9]                                                                                                                                      ;
; 41.356 ; 41.574       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[0]                                                                                                                                      ;
; 41.356 ; 41.574       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[1]                                                                                                                                      ;
; 41.356 ; 41.574       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[8]                                                                                                                                      ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]                                                                                                                          ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]                                                                                                                         ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]                                                                                                                         ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]                                                                                                                         ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]                                                                                                                         ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                         ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                         ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]                                                                                                                          ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]                                                                                                                          ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]                                                                                                                          ;
; 41.360 ; 41.578       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                ;
; 41.360 ; 41.578       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID                                                                                                                           ;
; 41.360 ; 41.578       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                                                                                                                                 ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                   ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                   ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                    ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                    ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                     ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                    ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                    ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                              ;
; 41.365 ; 41.583       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]                                                                                                                          ;
; 41.365 ; 41.583       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]                                                                                                                          ;
; 41.365 ; 41.583       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]                                                                                                                          ;
; 41.365 ; 41.583       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]                                                                                                                          ;
; 41.365 ; 41.583       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                          ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                   ;
; 41.367 ; 41.585       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                   ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                        ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]                         ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                         ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]  ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[3]  ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                              ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                              ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                              ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[13]                              ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[14]                              ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[15]                              ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[16]                              ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[4]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[6]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[8]                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                               ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                   ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                              ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[0]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[10] ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[11] ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[12] ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[13] ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                 ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 24999.687 ; 24999.905    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ;
; 24999.688 ; 24999.906    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ;
; 24999.688 ; 24999.906    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ;
; 24999.689 ; 24999.907    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ;
; 24999.693 ; 24999.911    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ;
; 24999.693 ; 24999.911    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ;
; 24999.693 ; 24999.911    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ;
; 24999.693 ; 24999.911    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ;
; 24999.694 ; 24999.912    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ;
; 24999.695 ; 24999.913    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ;
; 24999.696 ; 24999.914    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ;
; 24999.709 ; 24999.927    ; 0.218          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ;
; 24999.883 ; 25000.069    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ;
; 24999.884 ; 25000.070    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ;
; 24999.884 ; 25000.070    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ;
; 24999.896 ; 25000.082    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ;
; 24999.897 ; 25000.083    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ;
; 24999.898 ; 25000.084    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ;
; 24999.899 ; 25000.085    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ;
; 24999.899 ; 25000.085    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ;
; 24999.899 ; 25000.085    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ;
; 24999.899 ; 25000.085    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ;
; 24999.903 ; 25000.089    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ;
; 24999.904 ; 25000.090    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ;
; 24999.906 ; 25000.092    ; 0.186          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ;
; 24999.945 ; 24999.945    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.resetState|clk                                           ;
; 24999.946 ; 24999.946    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~_emulated|clk                                    ;
; 24999.946 ; 24999.946    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~_emulated|clk                                    ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~_emulated|clk                                    ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~_emulated|clk                                     ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[0]|clk                                   ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[1]|clk                                   ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[2]|clk                                   ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[3]|clk                                   ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[4]|clk                                   ;
; 24999.947 ; 24999.947    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[5]|clk                                   ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK1|clk                                                ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK2|clk                                                ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK3|clk                                                ;
; 24999.951 ; 24999.951    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ENDS_REG|clk                                            ;
; 24999.952 ; 24999.952    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~_emulated|clk                                    ;
; 24999.953 ; 24999.953    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SCLK|clk                                                ;
; 24999.954 ; 24999.954    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SDO_REG|clk                                             ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.checkAcknowledge|clk                                     ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|clk                               ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.transmit|clk                                             ;
; 24999.967 ; 24999.967    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.turnOffi2cControl|clk                                    ;
; 24999.973 ; 24999.973    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]            ;
; 24999.973 ; 24999.973    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk              ;
; 25000.026 ; 25000.026    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]            ;
; 25000.026 ; 25000.026    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk              ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|clk                               ;
; 25000.031 ; 25000.031    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.transmit|clk                                             ;
; 25000.032 ; 25000.032    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.checkAcknowledge|clk                                     ;
; 25000.032 ; 25000.032    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.turnOffi2cControl|clk                                    ;
; 25000.044 ; 25000.044    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SDO_REG|clk                                             ;
; 25000.045 ; 25000.045    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SCLK|clk                                                ;
; 25000.046 ; 25000.046    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~_emulated|clk                                    ;
; 25000.047 ; 25000.047    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK1|clk                                                ;
; 25000.047 ; 25000.047    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK2|clk                                                ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 2.808 ; 3.201 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 6.989 ; 7.304 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; 6.989 ; 7.304 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; 4.662 ; 4.894 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; 4.522 ; 4.796 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; 4.916 ; 5.216 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; 4.638 ; 4.938 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; 4.810 ; 5.102 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; 5.111 ; 5.372 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; 4.504 ; 4.790 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; 5.089 ; 5.337 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; 4.460 ; 4.732 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; 4.893 ; 5.203 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; 4.865 ; 5.099 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; 4.868 ; 5.162 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; 4.803 ; 5.106 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; 4.783 ; 5.085 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; 4.830 ; 5.135 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; 4.752 ; 5.008 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; 4.811 ; 5.086 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -2.358 ; -2.736 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -3.698 ; -3.958 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; -4.544 ; -4.823 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; -3.880 ; -4.092 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; -3.759 ; -4.020 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; -4.137 ; -4.424 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; -3.869 ; -4.155 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; -4.035 ; -4.313 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; -4.324 ; -4.573 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; -3.741 ; -4.014 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; -4.302 ; -4.538 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; -3.698 ; -3.958 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; -4.114 ; -4.410 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; -4.072 ; -4.288 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; -4.089 ; -4.369 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; -4.027 ; -4.316 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; -4.007 ; -4.295 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; -4.053 ; -4.344 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; -3.978 ; -4.222 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; -4.034 ; -4.297 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 11.268 ; 10.944 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.835  ; 7.368  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.197  ; 6.085  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.209  ; 6.096  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.236  ; 6.121  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.164  ; 6.051  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.569  ; 6.442  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.577  ; 6.451  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.230  ; 6.123  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.835  ; 7.368  ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 6.399  ; 6.255  ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 6.240  ; 6.131  ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 11.356 ; 11.034 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 7.997  ; 8.397  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 8.296  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 9.588  ; 9.096  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;        ; 2.605  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 9.231  ; 8.752  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.610  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 2.464  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 2.470  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 10.843 ; 10.527 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 5.942  ; 5.829  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.975  ; 5.863  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 5.987  ; 5.874  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.013  ; 5.898  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.942  ; 5.829  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.332  ; 6.206  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.340  ; 6.215  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.007  ; 5.899  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.617  ; 7.151  ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 6.167  ; 6.025  ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 6.016  ; 5.907  ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 8.944  ; 7.273  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 7.269  ; 7.657  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 7.569  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 8.803  ; 8.326  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;        ; 2.108  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 8.460  ; 7.996  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.113  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 1.968  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 1.973  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ;        ; 11.602 ; 12.083 ;        ;
; SW[0]      ; HEX0[1]     ;        ; 10.120 ; 10.424 ;        ;
; SW[0]      ; HEX0[2]     ;        ; 12.769 ; 13.315 ;        ;
; SW[0]      ; HEX0[3]     ;        ; 8.277  ; 8.622  ;        ;
; SW[0]      ; HEX0[4]     ;        ; 8.523  ; 8.881  ;        ;
; SW[0]      ; HEX0[5]     ;        ; 10.937 ; 11.297 ;        ;
; SW[0]      ; HEX0[6]     ; 9.706  ;        ;        ; 10.129 ;
; SW[0]      ; HEX1[0]     ;        ; 8.163  ; 8.537  ;        ;
; SW[0]      ; HEX1[1]     ;        ; 7.386  ; 7.752  ;        ;
; SW[0]      ; HEX1[2]     ;        ; 7.114  ; 7.453  ;        ;
; SW[0]      ; HEX1[3]     ;        ; 7.409  ; 7.767  ;        ;
; SW[0]      ; HEX1[4]     ;        ; 7.094  ; 7.436  ;        ;
; SW[0]      ; HEX1[5]     ;        ; 7.975  ; 8.221  ;        ;
; SW[0]      ; HEX1[6]     ; 8.525  ;        ;        ; 8.815  ;
; SW[0]      ; HEX2[0]     ;        ; 6.809  ; 7.166  ;        ;
; SW[0]      ; HEX2[1]     ;        ; 6.834  ; 7.209  ;        ;
; SW[0]      ; HEX2[2]     ;        ; 6.541  ; 6.885  ;        ;
; SW[0]      ; HEX2[3]     ;        ; 6.517  ; 6.862  ;        ;
; SW[0]      ; HEX2[4]     ;        ; 6.709  ; 7.098  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 6.796  ; 7.156  ;        ;
; SW[0]      ; HEX2[6]     ; 6.827  ;        ;        ; 7.187  ;
; SW[0]      ; HEX3[0]     ;        ; 8.192  ; 8.601  ;        ;
; SW[0]      ; HEX3[1]     ;        ; 8.654  ; 9.073  ;        ;
; SW[0]      ; HEX3[2]     ;        ; 9.378  ; 10.155 ;        ;
; SW[0]      ; HEX3[3]     ;        ; 7.583  ; 8.076  ;        ;
; SW[0]      ; HEX3[4]     ;        ; 7.525  ; 7.982  ;        ;
; SW[0]      ; HEX3[5]     ;        ; 7.574  ; 8.016  ;        ;
; SW[0]      ; HEX3[6]     ; 7.532  ;        ;        ; 7.972  ;
; SW[0]      ; HEX4[0]     ;        ; 8.358  ; 8.785  ;        ;
; SW[0]      ; HEX4[3]     ;        ; 8.587  ; 9.039  ;        ;
; SW[0]      ; HEX4[4]     ;        ; 8.127  ; 8.602  ;        ;
; SW[0]      ; HEX4[5]     ;        ; 8.127  ; 8.602  ;        ;
; SW[0]      ; HEX6[1]     ;        ; 7.224  ; 7.435  ;        ;
; SW[0]      ; HEX6[2]     ;        ; 7.204  ; 7.415  ;        ;
; SW[0]      ; HEX6[6]     ; 7.229  ;        ;        ; 7.429  ;
; SW[0]      ; HEX7[0]     ;        ; 7.239  ; 7.439  ;        ;
; SW[0]      ; HEX7[5]     ;        ; 7.287  ; 7.488  ;        ;
; SW[0]      ; HEX7[6]     ; 7.517  ;        ;        ; 7.714  ;
; SW[1]      ; HEX0[0]     ; 11.758 ; 11.516 ; 12.025 ; 11.778 ;
; SW[1]      ; HEX0[1]     ; 10.102 ; 10.038 ; 10.369 ; 10.300 ;
; SW[1]      ; HEX0[2]     ;        ; 12.678 ; 13.251 ;        ;
; SW[1]      ; HEX0[3]     ; 8.299  ; 8.193  ; 8.566  ; 8.455  ;
; SW[1]      ; HEX0[4]     ; 8.562  ;        ;        ; 8.704  ;
; SW[1]      ; HEX0[5]     ; 10.970 ;        ;        ; 11.112 ;
; SW[1]      ; HEX0[6]     ; 9.928  ; 10.072 ; 10.190 ; 10.339 ;
; SW[2]      ; HEX0[0]     ; 11.784 ; 11.625 ; 12.087 ; 11.829 ;
; SW[2]      ; HEX0[1]     ; 10.194 ; 10.111 ; 10.402 ; 10.374 ;
; SW[2]      ; HEX0[2]     ; 13.089 ;        ;        ; 13.047 ;
; SW[2]      ; HEX0[3]     ; 8.385  ; 8.309  ; 8.636  ; 8.577  ;
; SW[2]      ; HEX0[4]     ;        ; 8.563  ; 8.903  ;        ;
; SW[2]      ; HEX0[5]     ; 11.070 ; 10.937 ; 11.296 ; 11.213 ;
; SW[2]      ; HEX0[6]     ; 9.994  ; 10.169 ; 10.288 ; 10.364 ;
; SW[3]      ; HEX0[0]     ; 11.763 ; 11.520 ; 12.009 ; 11.801 ;
; SW[3]      ; HEX0[1]     ; 10.101 ;        ;        ; 10.316 ;
; SW[3]      ; HEX0[2]     ; 12.981 ; 12.672 ; 13.228 ; 12.955 ;
; SW[3]      ; HEX0[3]     ; 8.299  ; 8.192  ; 8.545  ; 8.472  ;
; SW[3]      ; HEX0[4]     ; 8.558  ; 8.438  ; 8.803  ; 8.717  ;
; SW[3]      ; HEX0[5]     ; 10.969 ; 10.850 ; 11.218 ; 11.131 ;
; SW[3]      ; HEX0[6]     ; 9.930  ; 10.075 ; 10.211 ; 10.322 ;
; SW[4]      ; HEX0[0]     ; 11.861 ; 11.675 ; 12.159 ; 11.901 ;
; SW[4]      ; HEX0[1]     ; 10.247 ; 10.158 ; 10.469 ; 10.441 ;
; SW[4]      ; HEX0[2]     ; 13.129 ; 12.869 ; 13.421 ; 13.109 ;
; SW[4]      ; HEX0[3]     ; 8.434  ; 8.354  ; 8.702  ; 8.643  ;
; SW[4]      ; HEX0[4]     ;        ; 8.605  ; 8.966  ;        ;
; SW[4]      ; HEX0[5]     ; 11.074 ; 11.039 ; 11.405 ; 11.208 ;
; SW[4]      ; HEX0[6]     ; 10.087 ; 10.227 ; 10.359 ; 10.473 ;
; SW[5]      ; HEX1[0]     ; 9.075  ; 8.935  ; 9.309  ; 9.195  ;
; SW[5]      ; HEX1[1]     ; 8.283  ; 8.188  ; 8.550  ; 8.393  ;
; SW[5]      ; HEX1[2]     ;        ; 7.909  ; 8.249  ;        ;
; SW[5]      ; HEX1[3]     ; 8.307  ; 8.182  ; 8.540  ; 8.441  ;
; SW[5]      ; HEX1[4]     ; 7.972  ;        ;        ; 8.143  ;
; SW[5]      ; HEX1[5]     ; 8.759  ;        ;        ; 9.008  ;
; SW[5]      ; HEX1[6]     ; 9.631  ; 9.573  ; 9.791  ; 9.877  ;
; SW[6]      ; HEX1[0]     ; 8.996  ; 8.959  ; 9.316  ; 9.115  ;
; SW[6]      ; HEX1[1]     ; 8.273  ; 8.182  ; 8.521  ; 8.356  ;
; SW[6]      ; HEX1[2]     ; 7.989  ;        ;        ; 8.121  ;
; SW[6]      ; HEX1[3]     ; 8.275  ; 8.213  ; 8.555  ; 8.403  ;
; SW[6]      ; HEX1[4]     ;        ; 7.861  ; 8.166  ;        ;
; SW[6]      ; HEX1[5]     ; 8.752  ; 8.725  ; 8.954  ; 8.977  ;
; SW[6]      ; HEX1[6]     ; 9.636  ; 9.625  ; 9.859  ; 9.861  ;
; SW[7]      ; HEX1[0]     ; 8.616  ; 8.471  ; 8.862  ; 8.751  ;
; SW[7]      ; HEX1[1]     ; 7.836  ;        ;        ; 7.980  ;
; SW[7]      ; HEX1[2]     ; 7.527  ; 7.418  ; 7.774  ; 7.699  ;
; SW[7]      ; HEX1[3]     ; 7.850  ; 7.720  ; 8.096  ; 8.000  ;
; SW[7]      ; HEX1[4]     ; 7.511  ; 7.400  ; 7.757  ; 7.680  ;
; SW[7]      ; HEX1[5]     ; 8.298  ; 8.283  ; 8.546  ; 8.565  ;
; SW[7]      ; HEX1[6]     ; 9.145  ; 9.168  ; 9.424  ; 9.414  ;
; SW[8]      ; HEX1[0]     ; 8.978  ; 8.834  ; 9.208  ; 9.059  ;
; SW[8]      ; HEX1[1]     ; 8.199  ; 8.063  ; 8.429  ; 8.288  ;
; SW[8]      ; HEX1[2]     ; 7.890  ; 7.782  ; 8.118  ; 8.005  ;
; SW[8]      ; HEX1[3]     ; 8.212  ; 8.083  ; 8.441  ; 8.307  ;
; SW[8]      ; HEX1[4]     ;        ; 7.764  ; 8.104  ;        ;
; SW[8]      ; HEX1[5]     ; 8.662  ; 8.648  ; 8.892  ; 8.873  ;
; SW[8]      ; HEX1[6]     ; 9.508  ; 9.530  ; 9.731  ; 9.758  ;
; SW[9]      ; HEX2[0]     ; 7.317  ; 7.223  ; 7.573  ; 7.496  ;
; SW[9]      ; HEX2[1]     ; 7.353  ; 7.272  ; 7.647  ; 7.492  ;
; SW[9]      ; HEX2[2]     ;        ; 6.975  ; 7.318  ;        ;
; SW[9]      ; HEX2[3]     ; 7.018  ; 6.934  ; 7.272  ; 7.222  ;
; SW[9]      ; HEX2[4]     ; 7.245  ;        ;        ; 7.409  ;
; SW[9]      ; HEX2[5]     ; 7.314  ;        ;        ; 7.490  ;
; SW[9]      ; HEX2[6]     ; 7.502  ; 7.572  ; 7.806  ; 7.819  ;
; SW[10]     ; HEX2[0]     ; 7.969  ; 7.862  ; 8.186  ; 8.074  ;
; SW[10]     ; HEX2[1]     ; 8.016  ; 7.890  ; 8.232  ; 8.101  ;
; SW[10]     ; HEX2[2]     ; 7.686  ;        ;        ; 7.803  ;
; SW[10]     ; HEX2[3]     ; 7.673  ; 7.576  ; 7.890  ; 7.788  ;
; SW[10]     ; HEX2[4]     ;        ; 7.759  ; 8.115  ;        ;
; SW[10]     ; HEX2[5]     ; 7.963  ; 7.853  ; 8.180  ; 8.065  ;
; SW[10]     ; HEX2[6]     ; 8.186  ; 8.255  ; 8.398  ; 8.472  ;
; SW[11]     ; HEX2[0]     ; 7.637  ; 7.529  ; 7.855  ; 7.780  ;
; SW[11]     ; HEX2[1]     ; 7.685  ;        ;        ; 7.810  ;
; SW[11]     ; HEX2[2]     ; 7.357  ; 7.262  ; 7.573  ; 7.513  ;
; SW[11]     ; HEX2[3]     ; 7.334  ; 7.236  ; 7.551  ; 7.487  ;
; SW[11]     ; HEX2[4]     ; 7.564  ; 7.422  ; 7.781  ; 7.674  ;
; SW[11]     ; HEX2[5]     ; 7.636  ; 7.525  ; 7.854  ; 7.776  ;
; SW[11]     ; HEX2[6]     ; 7.850  ; 7.920  ; 8.100  ; 8.137  ;
; SW[12]     ; HEX2[0]     ; 7.912  ; 7.872  ; 8.220  ; 8.107  ;
; SW[12]     ; HEX2[1]     ; 7.979  ; 7.894  ; 8.253  ; 8.106  ;
; SW[12]     ; HEX2[2]     ; 7.648  ; 7.535  ; 7.863  ; 7.807  ;
; SW[12]     ; HEX2[3]     ; 7.598  ; 7.558  ; 7.893  ; 7.758  ;
; SW[12]     ; HEX2[4]     ;        ; 7.765  ; 8.137  ;        ;
; SW[12]     ; HEX2[5]     ; 7.905  ; 7.862  ; 8.213  ; 8.097  ;
; SW[12]     ; HEX2[6]     ; 8.168  ; 8.233  ; 8.452  ; 8.474  ;
; SW[13]     ; HEX3[0]     ; 8.426  ; 8.237  ; 8.598  ; 8.509  ;
; SW[13]     ; HEX3[1]     ; 8.860  ; 8.699  ; 9.094  ; 8.951  ;
; SW[13]     ; HEX3[2]     ;        ; 9.491  ; 10.232 ;        ;
; SW[13]     ; HEX3[3]     ; 7.900  ; 7.691  ; 8.138  ; 7.899  ;
; SW[13]     ; HEX3[4]     ; 7.805  ;        ;        ; 7.858  ;
; SW[13]     ; HEX3[5]     ; 7.832  ;        ;        ; 7.882  ;
; SW[13]     ; HEX3[6]     ; 7.888  ; 8.011  ; 8.077  ; 8.264  ;
; SW[14]     ; HEX3[0]     ; 8.341  ; 8.250  ; 8.649  ; 8.485  ;
; SW[14]     ; HEX3[1]     ; 8.815  ; 8.653  ; 9.076  ; 8.950  ;
; SW[14]     ; HEX3[2]     ; 9.935  ;        ;        ; 9.680  ;
; SW[14]     ; HEX3[3]     ; 7.840  ; 7.644  ; 8.128  ; 7.852  ;
; SW[14]     ; HEX3[4]     ;        ; 7.579  ; 8.018  ;        ;
; SW[14]     ; HEX3[5]     ; 7.797  ; 7.590  ; 8.024  ; 7.879  ;
; SW[14]     ; HEX3[6]     ; 7.845  ; 8.023  ; 8.162  ; 8.250  ;
; SW[15]     ; HEX3[0]     ; 8.139  ; 7.981  ; 8.376  ; 8.213  ;
; SW[15]     ; HEX3[1]     ; 8.609  ;        ;        ; 8.673  ;
; SW[15]     ; HEX3[2]     ; 9.697  ; 9.171  ; 9.933  ; 9.402  ;
; SW[15]     ; HEX3[3]     ; 7.616  ; 7.374  ; 7.852  ; 7.605  ;
; SW[15]     ; HEX3[4]     ; 7.520  ; 7.314  ; 7.757  ; 7.546  ;
; SW[15]     ; HEX3[5]     ; 7.555  ; 7.365  ; 7.791  ; 7.596  ;
; SW[15]     ; HEX3[6]     ; 7.632  ; 7.782  ; 7.863  ; 8.018  ;
; SW[16]     ; HEX3[0]     ; 8.555  ; 8.396  ; 8.769  ; 8.644  ;
; SW[16]     ; HEX3[1]     ; 9.031  ; 8.862  ; 9.246  ; 9.112  ;
; SW[16]     ; HEX3[2]     ; 10.114 ; 9.587  ; 10.332 ; 9.839  ;
; SW[16]     ; HEX3[3]     ; 8.034  ; 7.791  ; 8.248  ; 8.039  ;
; SW[16]     ; HEX3[4]     ;        ; 7.730  ; 8.152  ;        ;
; SW[16]     ; HEX3[5]     ; 7.979  ; 7.790  ; 8.198  ; 8.041  ;
; SW[16]     ; HEX3[6]     ; 8.056  ; 8.207  ; 8.306  ; 8.422  ;
; SW[17]     ; HEX4[0]     ; 8.074  ;        ;        ; 8.140  ;
; SW[17]     ; HEX4[3]     ; 8.328  ;        ;        ; 8.369  ;
; SW[17]     ; HEX4[4]     ; 7.891  ;        ;        ; 7.909  ;
; SW[17]     ; HEX4[5]     ; 7.891  ;        ;        ; 7.909  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ;        ; 11.169 ; 11.630 ;        ;
; SW[0]      ; HEX0[1]     ;        ; 9.796  ; 10.082 ;        ;
; SW[0]      ; HEX0[2]     ;        ; 12.288 ; 12.811 ;        ;
; SW[0]      ; HEX0[3]     ;        ; 7.975  ; 8.303  ;        ;
; SW[0]      ; HEX0[4]     ;        ; 8.211  ; 8.552  ;        ;
; SW[0]      ; HEX0[5]     ;        ; 10.577 ; 10.919 ;        ;
; SW[0]      ; HEX0[6]     ; 9.345  ;        ;        ; 9.749  ;
; SW[0]      ; HEX1[0]     ;        ; 7.864  ; 8.223  ;        ;
; SW[0]      ; HEX1[1]     ;        ; 7.122  ; 7.471  ;        ;
; SW[0]      ; HEX1[2]     ;        ; 6.860  ; 7.184  ;        ;
; SW[0]      ; HEX1[3]     ;        ; 7.144  ; 7.487  ;        ;
; SW[0]      ; HEX1[4]     ;        ; 6.841  ; 7.169  ;        ;
; SW[0]      ; HEX1[5]     ;        ; 7.734  ; 7.965  ;        ;
; SW[0]      ; HEX1[6]     ; 8.260  ;        ;        ; 8.535  ;
; SW[0]      ; HEX2[0]     ;        ; 6.568  ; 6.911  ;        ;
; SW[0]      ; HEX2[1]     ;        ; 6.593  ; 6.953  ;        ;
; SW[0]      ; HEX2[2]     ;        ; 6.311  ; 6.640  ;        ;
; SW[0]      ; HEX2[3]     ;        ; 6.289  ; 6.619  ;        ;
; SW[0]      ; HEX2[4]     ;        ; 6.471  ; 6.845  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 6.556  ; 6.900  ;        ;
; SW[0]      ; HEX2[6]     ; 6.584  ;        ;        ; 6.930  ;
; SW[0]      ; HEX3[0]     ;        ; 7.896  ; 8.287  ;        ;
; SW[0]      ; HEX3[1]     ;        ; 8.336  ; 8.736  ;        ;
; SW[0]      ; HEX3[2]     ;        ; 9.088  ; 9.849  ;        ;
; SW[0]      ; HEX3[3]     ;        ; 7.304  ; 7.780  ;        ;
; SW[0]      ; HEX3[4]     ;        ; 7.249  ; 7.691  ;        ;
; SW[0]      ; HEX3[5]     ;        ; 7.297  ; 7.725  ;        ;
; SW[0]      ; HEX3[6]     ; 7.253  ;        ;        ; 7.680  ;
; SW[0]      ; HEX4[0]     ;        ; 8.027  ; 8.436  ;        ;
; SW[0]      ; HEX4[3]     ;        ; 8.250  ; 8.683  ;        ;
; SW[0]      ; HEX4[4]     ;        ; 7.807  ; 8.261  ;        ;
; SW[0]      ; HEX4[5]     ;        ; 7.807  ; 8.261  ;        ;
; SW[0]      ; HEX6[1]     ;        ; 6.963  ; 7.160  ;        ;
; SW[0]      ; HEX6[2]     ;        ; 6.943  ; 7.140  ;        ;
; SW[0]      ; HEX6[6]     ; 6.968  ;        ;        ; 7.154  ;
; SW[0]      ; HEX7[0]     ;        ; 6.978  ; 7.164  ;        ;
; SW[0]      ; HEX7[5]     ;        ; 7.025  ; 7.213  ;        ;
; SW[0]      ; HEX7[6]     ; 7.244  ;        ;        ; 7.427  ;
; SW[1]      ; HEX0[0]     ; 11.321 ; 11.086 ; 11.575 ; 11.335 ;
; SW[1]      ; HEX0[1]     ; 9.777  ; 9.715  ; 10.031 ; 9.964  ;
; SW[1]      ; HEX0[2]     ;        ; 12.198 ; 12.751 ;        ;
; SW[1]      ; HEX0[3]     ; 7.996  ; 7.893  ; 8.250  ; 8.142  ;
; SW[1]      ; HEX0[4]     ; 8.248  ;        ;        ; 8.381  ;
; SW[1]      ; HEX0[5]     ; 10.608 ;        ;        ; 10.740 ;
; SW[1]      ; HEX0[6]     ; 9.477  ; 9.631  ; 9.726  ; 9.885  ;
; SW[2]      ; HEX0[0]     ; 11.344 ; 11.148 ; 11.596 ; 11.384 ;
; SW[2]      ; HEX0[1]     ; 9.808  ; 9.785  ; 10.062 ; 10.016 ;
; SW[2]      ; HEX0[2]     ; 12.531 ;        ;        ; 12.501 ;
; SW[2]      ; HEX0[3]     ; 8.028  ; 7.962  ; 8.278  ; 8.172  ;
; SW[2]      ; HEX0[4]     ;        ; 8.213  ; 8.567  ;        ;
; SW[2]      ; HEX0[5]     ; 10.656 ; 10.576 ; 10.920 ; 10.768 ;
; SW[2]      ; HEX0[6]     ; 9.541  ; 9.673  ; 9.755  ; 9.908  ;
; SW[3]      ; HEX0[0]     ; 11.322 ; 11.090 ; 11.559 ; 11.356 ;
; SW[3]      ; HEX0[1]     ; 9.772  ;        ;        ; 9.979  ;
; SW[3]      ; HEX0[2]     ; 12.491 ; 12.194 ; 12.729 ; 12.462 ;
; SW[3]      ; HEX0[3]     ; 7.992  ; 7.890  ; 8.229  ; 8.158  ;
; SW[3]      ; HEX0[4]     ; 8.243  ; 8.128  ; 8.478  ; 8.394  ;
; SW[3]      ; HEX0[5]     ; 10.606 ; 10.490 ; 10.844 ; 10.760 ;
; SW[3]      ; HEX0[6]     ; 9.478  ; 9.631  ; 9.746  ; 9.868  ;
; SW[4]      ; HEX0[0]     ; 11.397 ; 11.204 ; 11.665 ; 11.427 ;
; SW[4]      ; HEX0[1]     ; 9.855  ; 9.829  ; 10.125 ; 10.083 ;
; SW[4]      ; HEX0[2]     ; 12.576 ; 12.382 ; 12.913 ; 12.567 ;
; SW[4]      ; HEX0[3]     ; 8.124  ; 8.047  ; 8.381  ; 8.323  ;
; SW[4]      ; HEX0[4]     ;        ; 8.247  ; 8.598  ;        ;
; SW[4]      ; HEX0[5]     ; 10.707 ; 10.610 ; 10.953 ; 10.833 ;
; SW[4]      ; HEX0[6]     ; 9.629  ; 9.708  ; 9.824  ; 10.014 ;
; SW[5]      ; HEX1[0]     ; 8.669  ; 8.603  ; 8.965  ; 8.781  ;
; SW[5]      ; HEX1[1]     ; 7.923  ; 7.827  ; 8.182  ; 8.071  ;
; SW[5]      ; HEX1[2]     ;        ; 7.554  ; 7.881  ;        ;
; SW[5]      ; HEX1[3]     ; 7.937  ; 7.855  ; 8.215  ; 8.067  ;
; SW[5]      ; HEX1[4]     ; 7.634  ;        ;        ; 7.763  ;
; SW[5]      ; HEX1[5]     ; 8.434  ;        ;        ; 8.650  ;
; SW[5]      ; HEX1[6]     ; 9.241  ; 9.196  ; 9.394  ; 9.487  ;
; SW[6]      ; HEX1[0]     ; 8.665  ; 8.580  ; 8.926  ; 8.775  ;
; SW[6]      ; HEX1[1]     ; 7.917  ; 7.886  ; 8.210  ; 8.031  ;
; SW[6]      ; HEX1[2]     ; 7.635  ;        ;        ; 7.773  ;
; SW[6]      ; HEX1[3]     ; 7.940  ; 7.858  ; 8.199  ; 8.042  ;
; SW[6]      ; HEX1[4]     ;        ; 7.541  ; 7.864  ;        ;
; SW[6]      ; HEX1[5]     ; 8.449  ; 8.452  ; 8.671  ; 8.681  ;
; SW[6]      ; HEX1[6]     ; 9.247  ; 9.199  ; 9.372  ; 9.472  ;
; SW[7]      ; HEX1[0]     ; 8.298  ; 8.157  ; 8.535  ; 8.425  ;
; SW[7]      ; HEX1[1]     ; 7.551  ;        ;        ; 7.688  ;
; SW[7]      ; HEX1[2]     ; 7.256  ; 7.151  ; 7.493  ; 7.419  ;
; SW[7]      ; HEX1[3]     ; 7.566  ; 7.440  ; 7.802  ; 7.707  ;
; SW[7]      ; HEX1[4]     ; 7.242  ; 7.133  ; 7.477  ; 7.399  ;
; SW[7]      ; HEX1[5]     ; 8.041  ; 8.027  ; 8.279  ; 8.296  ;
; SW[7]      ; HEX1[6]     ; 8.773  ; 8.807  ; 9.041  ; 9.042  ;
; SW[8]      ; HEX1[0]     ; 8.648  ; 8.506  ; 8.866  ; 8.719  ;
; SW[8]      ; HEX1[1]     ; 7.902  ; 7.770  ; 8.120  ; 7.983  ;
; SW[8]      ; HEX1[2]     ; 7.605  ; 7.499  ; 7.822  ; 7.711  ;
; SW[8]      ; HEX1[3]     ; 7.916  ; 7.789  ; 8.133  ; 8.001  ;
; SW[8]      ; HEX1[4]     ;        ; 7.481  ; 7.809  ;        ;
; SW[8]      ; HEX1[5]     ; 8.391  ; 8.376  ; 8.609  ; 8.589  ;
; SW[8]      ; HEX1[6]     ; 9.122  ; 9.155  ; 9.334  ; 9.372  ;
; SW[9]      ; HEX2[0]     ; 6.990  ; 6.963  ; 7.302  ; 7.178  ;
; SW[9]      ; HEX2[1]     ; 7.036  ; 6.950  ; 7.310  ; 7.207  ;
; SW[9]      ; HEX2[2]     ;        ; 6.664  ; 6.991  ;        ;
; SW[9]      ; HEX2[3]     ; 6.703  ; 6.651  ; 7.006  ; 6.874  ;
; SW[9]      ; HEX2[4]     ; 6.936  ;        ;        ; 7.053  ;
; SW[9]      ; HEX2[5]     ; 7.007  ;        ;        ; 7.147  ;
; SW[9]      ; HEX2[6]     ; 7.150  ; 7.233  ; 7.441  ; 7.468  ;
; SW[10]     ; HEX2[0]     ; 7.684  ; 7.576  ; 7.889  ; 7.776  ;
; SW[10]     ; HEX2[1]     ; 7.728  ; 7.603  ; 7.934  ; 7.804  ;
; SW[10]     ; HEX2[2]     ; 7.410  ;        ;        ; 7.518  ;
; SW[10]     ; HEX2[3]     ; 7.398  ; 7.301  ; 7.604  ; 7.502  ;
; SW[10]     ; HEX2[4]     ;        ; 7.478  ; 7.820  ;        ;
; SW[10]     ; HEX2[5]     ; 7.678  ; 7.568  ; 7.884  ; 7.769  ;
; SW[10]     ; HEX2[6]     ; 7.807  ; 7.890  ; 8.008  ; 8.096  ;
; SW[11]     ; HEX2[0]     ; 7.363  ; 7.254  ; 7.571  ; 7.495  ;
; SW[11]     ; HEX2[1]     ; 7.408  ;        ;        ; 7.524  ;
; SW[11]     ; HEX2[2]     ; 7.091  ; 7.001  ; 7.300  ; 7.239  ;
; SW[11]     ; HEX2[3]     ; 7.070  ; 6.974  ; 7.278  ; 7.213  ;
; SW[11]     ; HEX2[4]     ; 7.291  ; 7.154  ; 7.499  ; 7.394  ;
; SW[11]     ; HEX2[5]     ; 7.362  ; 7.251  ; 7.570  ; 7.492  ;
; SW[11]     ; HEX2[6]     ; 7.482  ; 7.566  ; 7.722  ; 7.773  ;
; SW[12]     ; HEX2[0]     ; 7.588  ; 7.556  ; 7.890  ; 7.766  ;
; SW[12]     ; HEX2[1]     ; 7.632  ; 7.607  ; 7.953  ; 7.793  ;
; SW[12]     ; HEX2[2]     ; 7.315  ; 7.263  ; 7.577  ; 7.481  ;
; SW[12]     ; HEX2[3]     ; 7.325  ; 7.283  ; 7.607  ; 7.474  ;
; SW[12]     ; HEX2[4]     ;        ; 7.429  ; 7.806  ;        ;
; SW[12]     ; HEX2[5]     ; 7.621  ; 7.513  ; 7.844  ; 7.798  ;
; SW[12]     ; HEX2[6]     ; 7.788  ; 7.796  ; 7.998  ; 8.098  ;
; SW[13]     ; HEX3[0]     ; 8.072  ; 7.937  ; 8.283  ; 8.126  ;
; SW[13]     ; HEX3[1]     ; 8.510  ; 8.369  ; 8.725  ; 8.563  ;
; SW[13]     ; HEX3[2]     ;        ; 9.129  ; 9.846  ;        ;
; SW[13]     ; HEX3[3]     ; 7.544  ; 7.344  ; 7.775  ; 7.553  ;
; SW[13]     ; HEX3[4]     ; 7.454  ;        ;        ; 7.505  ;
; SW[13]     ; HEX3[5]     ; 7.482  ;        ;        ; 7.517  ;
; SW[13]     ; HEX3[6]     ; 7.514  ; 7.650  ; 7.694  ; 7.892  ;
; SW[14]     ; HEX3[0]     ; 8.038  ; 7.886  ; 8.261  ; 8.171  ;
; SW[14]     ; HEX3[1]     ; 8.450  ; 8.332  ; 8.737  ; 8.553  ;
; SW[14]     ; HEX3[2]     ; 9.567  ;        ;        ; 9.328  ;
; SW[14]     ; HEX3[3]     ; 7.494  ; 7.297  ; 7.758  ; 7.541  ;
; SW[14]     ; HEX3[4]     ;        ; 7.241  ; 7.666  ;        ;
; SW[14]     ; HEX3[5]     ; 7.443  ; 7.309  ; 7.731  ; 7.539  ;
; SW[14]     ; HEX3[6]     ; 7.472  ; 7.611  ; 7.687  ; 7.877  ;
; SW[15]     ; HEX3[0]     ; 7.844  ; 7.690  ; 8.069  ; 7.910  ;
; SW[15]     ; HEX3[1]     ; 8.292  ;        ;        ; 8.349  ;
; SW[15]     ; HEX3[2]     ; 9.410  ; 8.886  ; 9.635  ; 9.106  ;
; SW[15]     ; HEX3[3]     ; 7.339  ; 7.100  ; 7.564  ; 7.320  ;
; SW[15]     ; HEX3[4]     ; 7.248  ; 7.044  ; 7.473  ; 7.264  ;
; SW[15]     ; HEX3[5]     ; 7.283  ; 7.092  ; 7.508  ; 7.312  ;
; SW[15]     ; HEX3[6]     ; 7.267  ; 7.430  ; 7.487  ; 7.655  ;
; SW[16]     ; HEX3[0]     ; 8.240  ; 8.087  ; 8.447  ; 8.325  ;
; SW[16]     ; HEX3[1]     ; 8.694  ; 8.534  ; 8.902  ; 8.771  ;
; SW[16]     ; HEX3[2]     ; 9.810  ; 9.287  ; 10.018 ; 9.526  ;
; SW[16]     ; HEX3[3]     ; 7.740  ; 7.502  ; 7.945  ; 7.738  ;
; SW[16]     ; HEX3[4]     ;        ; 7.443  ; 7.852  ;        ;
; SW[16]     ; HEX3[5]     ; 7.689  ; 7.499  ; 7.898  ; 7.740  ;
; SW[16]     ; HEX3[6]     ; 7.675  ; 7.835  ; 7.912  ; 8.043  ;
; SW[17]     ; HEX4[0]     ; 7.778  ;        ;        ; 7.833  ;
; SW[17]     ; HEX4[3]     ; 8.025  ;        ;        ; 8.056  ;
; SW[17]     ; HEX4[4]     ; 7.603  ;        ;        ; 7.613  ;
; SW[17]     ; HEX4[5]     ; 7.603  ;        ;        ; 7.613  ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -3.030 ; -40.088       ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -1.049 ; -27.162       ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; -0.116 ; -0.335        ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.324  ; 0.000         ;
; CLOCK_50                                                                    ; 1.286  ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 0.000 ; 0.000         ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 0.075 ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 0.141 ; 0.000         ;
; CLOCK_50                                                                    ; 0.182 ; 0.000         ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.184 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -2.301 ; -51.928       ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -1.834 ; -43.526       ;
; CLOCK_50                                                                    ; -0.229 ; -14.338       ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.226 ; -0.904        ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                    ; 0.298 ; 0.000         ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.313 ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 1.560 ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 1.565 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+-----------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                       ; Slack     ; End Point TNS ;
+-----------------------------------------------------------------------------+-----------+---------------+
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -1.000    ; -4.000        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 0.366     ; 0.000         ;
; CLOCK_50                                                                    ; 9.265     ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 41.413    ; 0.000         ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 24999.780 ; 0.000         ;
+-----------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                ; Launch Clock                                                                ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.030 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 2.364      ;
; -3.015 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.033     ; 1.919      ;
; -3.007 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 2.341      ;
; -2.931 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 2.265      ;
; -2.920 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 2.254      ;
; -2.696 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.032     ; 1.601      ;
; -2.695 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.031     ; 1.601      ;
; -2.580 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.030     ; 1.487      ;
; -2.576 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.968     ; 1.545      ;
; -2.552 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.966     ; 1.523      ;
; -2.552 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.030     ; 1.459      ;
; -2.544 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.969     ; 1.512      ;
; -2.482 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.965     ; 1.454      ;
; -2.469 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.028     ; 1.378      ;
; -2.358 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.030     ; 1.265      ;
; -2.276 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.967     ; 1.246      ;
; -2.183 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.500      ;
; -2.183 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.500      ;
; -2.183 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.500      ;
; -2.183 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.500      ;
; -2.183 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.500      ;
; -2.183 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.500      ;
; -2.181 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.498      ;
; -2.181 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.498      ;
; -2.181 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.498      ;
; -2.181 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.498      ;
; -2.181 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.498      ;
; -2.181 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.498      ;
; -2.171 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.488      ;
; -2.171 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.488      ;
; -2.171 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.488      ;
; -2.171 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.488      ;
; -2.171 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.488      ;
; -2.171 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.488      ;
; -2.052 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 1.397      ;
; -2.036 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 1.381      ;
; -2.035 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 1.380      ;
; -2.026 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.343      ;
; -2.026 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.343      ;
; -2.026 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.343      ;
; -2.026 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.343      ;
; -2.026 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.343      ;
; -2.026 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 1.343      ;
; -2.009 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 1.350      ;
; -1.986 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.026     ; 0.897      ;
; -1.931 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 1.272      ;
; -1.913 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 1.254      ;
; -1.895 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.805     ; 1.027      ;
; -1.893 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.805     ; 1.025      ;
; -1.883 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.805     ; 1.015      ;
; -1.880 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 1.225      ;
; -1.852 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 1.196      ;
; -1.848 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 1.192      ;
; -1.840 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 1.181      ;
; -1.738 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.805     ; 0.870      ;
; -1.718 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 1.062      ;
; -1.715 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 1.059      ;
; -1.709 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.021     ; 0.625      ;
; -1.664 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 1.008      ;
; -1.660 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 1.005      ;
; -1.646 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.991      ;
; -1.644 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.989      ;
; -1.638 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.982      ;
; -1.638 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.982      ;
; -1.636 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.980      ;
; -1.629 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.973      ;
; -1.627 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.972      ;
; -1.625 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.969      ;
; -1.624 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.969      ;
; -1.612 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.957      ;
; -1.598 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.943      ;
; -1.593 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.937      ;
; -1.584 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.929      ;
; -1.578 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.923      ;
; -1.573 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.021     ; 0.489      ;
; -1.570 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.914      ;
; -1.568 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.913      ;
; -1.568 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.913      ;
; -1.565 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.909      ;
; -1.564 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.909      ;
; -1.556 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.900      ;
; -1.553 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.897      ;
; -1.553 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.898      ;
; -1.551 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.896      ;
; -1.551 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.895      ;
; -1.550 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.895      ;
; -1.549 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.894      ;
; -1.549 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.893      ;
; -1.546 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.891      ;
; -1.540 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                               ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 1.989      ;
; -1.522 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.959     ; 0.500      ;
; -1.509 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.854      ;
; -1.506 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.851      ;
; -1.498 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 0.478      ;
; -1.489 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.019     ; 0.407      ;
; -1.487 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.831      ;
; -1.482 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.020     ; 0.399      ;
; -1.457 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.592     ; 0.802      ;
; -1.421 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 0.404      ;
; -1.419 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 0.763      ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.049 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[1]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.999      ;
; -1.049 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[8]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.999      ;
; -1.049 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[0]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.999      ;
; -0.980 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[1]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.930      ;
; -0.980 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[8]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.930      ;
; -0.980 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[0]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.930      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[3]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[9]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[11]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[12]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[10]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[13]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[14]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[16]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[15]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[4]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[7]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[6]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[5]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.955 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[2]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.905      ;
; -0.943 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|write_fifo                                                                                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.274     ; 0.712      ;
; -0.943 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|read_fifo                                                                                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.274     ; 0.712      ;
; -0.904 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|write_fifo                                                                                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.274     ; 0.673      ;
; -0.904 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|read_fifo                                                                                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.274     ; 0.673      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[3]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[9]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[11]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[12]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[10]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[13]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[14]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[16]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[15]                                                                                                                                                    ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[4]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[7]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[6]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[5]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.897 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Controla_delay:Delay_aud|Sample_delay_value[2]                                                                                                                                                     ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.093     ; 0.847      ;
; -0.552 ; adcdat                              ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                                                        ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.375      ;
; -0.310 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a231~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.644     ; 1.958      ;
; -0.306 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a413~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.647     ; 1.951      ;
; -0.294 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a257~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.641     ; 1.945      ;
; -0.239 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a309~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.659     ; 1.872      ;
; -0.217 ; dacLIN_SIG[14]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a50~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.666     ; 1.843      ;
; -0.215 ; dacLIN_SIG[14]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a206~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.680     ; 1.827      ;
; -0.209 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a181~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.688     ; 1.813      ;
; -0.187 ; dacLIN_SIG[7]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a147~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.648     ; 1.831      ;
; -0.185 ; dacLIN_SIG[7]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a121~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.663     ; 1.814      ;
; -0.178 ; dacLIN_SIG[14]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a24~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.646     ; 1.824      ;
; -0.177 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a77~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.664     ; 1.805      ;
; -0.177 ; dacLIN_SIG[14]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a76~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.651     ; 1.818      ;
; -0.175 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a25~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.670     ; 1.797      ;
; -0.170 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a311~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.651     ; 1.811      ;
; -0.167 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a415~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.655     ; 1.804      ;
; -0.166 ; dacRIN_SIG[4]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a53~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.687     ; 1.771      ;
; -0.165 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a283~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.658     ; 1.799      ;
; -0.161 ; dacLIN_SIG[8]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a304~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.696     ; 1.757      ;
; -0.154 ; dacRIN_SIG[12]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a295~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.684     ; 1.762      ;
; -0.150 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a155~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.696     ; 1.746      ;
; -0.148 ; dacRIN_SIG[4]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a209~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.693     ; 1.747      ;
; -0.141 ; dacLIN_SIG[8]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a200~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.669     ; 1.764      ;
; -0.138 ; dacLIN_SIG[8]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a122~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.658     ; 1.772      ;
; -0.132 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a361~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.650     ; 1.774      ;
; -0.130 ; dacLIN_SIG[8]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a226~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.682     ; 1.740      ;
; -0.130 ; dacRIN_SIG[6]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a107~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.674     ; 1.748      ;
; -0.129 ; dacRIN_SIG[4]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a105~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.668     ; 1.753      ;
; -0.128 ; dacRIN_SIG[12]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a9~porta_datain_reg0   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.677     ; 1.743      ;
; -0.120 ; dacLIN_SIG[8]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a70~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.654     ; 1.758      ;
; -0.117 ; dacRIN_SIG[11]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a190~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.675     ; 1.734      ;
; -0.116 ; dacRIN_SIG[6]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a393~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.656     ; 1.752      ;
; -0.115 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a15~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.699     ; 1.708      ;
; -0.109 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a379~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.692     ; 1.709      ;
; -0.107 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a101~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.656     ; 1.743      ;
; -0.107 ; dacRIN_SIG[11]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a60~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.662     ; 1.737      ;
; -0.106 ; dacLIN_SIG[8]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a408~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.675     ; 1.723      ;
; -0.102 ; dacRIN_SIG[4]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a313~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.664     ; 1.730      ;
; -0.099 ; dacRIN_SIG[6]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a159~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.680     ; 1.711      ;
; -0.095 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.642     ; 1.745      ;
; -0.094 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.639     ; 1.747      ;
; -0.091 ; dacRIN_SIG[9]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a188~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.685     ; 1.698      ;
; -0.086 ; dacRIN_SIG[11]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a8~porta_datain_reg0   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.638     ; 1.740      ;
; -0.082 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a285~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.662     ; 1.712      ;
; -0.081 ; dacLIN_SIG[13]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a23~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.632     ; 1.741      ;
; -0.080 ; dacLIN_SIG[4]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a300~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.648     ; 1.724      ;
; -0.078 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a233~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.657     ; 1.713      ;
; -0.077 ; dacRIN_SIG[6]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a55~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.660     ; 1.709      ;
; -0.074 ; dacRIN_SIG[14]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a37~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.654     ; 1.712      ;
; -0.070 ; dacLIN_SIG[8]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a382~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.689     ; 1.673      ;
; -0.070 ; dacRIN_SIG[9]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a110~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.674     ; 1.688      ;
; -0.068 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a197~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.672     ; 1.688      ;
; -0.067 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a41~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.658     ; 1.701      ;
; -0.066 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a249~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.664     ; 1.694      ;
; -0.065 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a275~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.661     ; 1.696      ;
; -0.065 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.660     ; 1.697      ;
; -0.064 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a405~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.668     ; 1.688      ;
; -0.062 ; dacRIN_SIG[14]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a245~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.658     ; 1.696      ;
; -0.058 ; dacLIN_SIG[5]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a93~porta_datain_reg0  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.656     ; 1.694      ;
; -0.055 ; dacLIN_SIG[10]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.635     ; 1.712      ;
; -0.055 ; dacRIN_SIG[9]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a240~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.664     ; 1.683      ;
; -0.051 ; dacLIN_SIG[15]                      ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a103~porta_datain_reg0 ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.639     ; 1.704      ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                           ; Launch Clock                                                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.116 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.352      ; 0.968      ;
; -0.103 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.903      ;
; -0.087 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.887      ;
; -0.086 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.886      ;
; -0.052 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.906      ;
; -0.047 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.352      ; 0.899      ;
; -0.038 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.892      ;
; -0.021 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.347      ; 0.872      ;
; -0.020 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.288      ; 0.890      ;
; -0.020 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.352      ; 0.872      ;
; -0.015 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.347      ; 0.866      ;
; -0.008 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.290      ; 0.880      ;
; -0.008 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.291      ; 0.886      ;
; -0.007 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.864      ;
; -0.001 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.858      ;
; 0.000  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.288      ; 0.870      ;
; 0.005  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.292      ; 0.864      ;
; 0.010  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.844      ;
; 0.010  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.347      ; 0.841      ;
; 0.015  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.291      ; 0.863      ;
; 0.017  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.840      ;
; 0.018  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.290      ; 0.854      ;
; 0.019  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.292      ; 0.850      ;
; 0.019  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.289      ; 0.854      ;
; 0.021  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.292      ; 0.848      ;
; 0.031  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.290      ; 0.841      ;
; 0.032  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.291      ; 0.846      ;
; 0.033  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.289      ; 0.840      ;
; 0.039  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.887      ;
; 0.041  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.885      ;
; 0.048  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.878      ;
; 0.050  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.953      ;
; 0.053  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.352      ; 0.799      ;
; 0.054  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.803      ;
; 0.057  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.347      ; 0.794      ;
; 0.059  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.944      ;
; 0.068  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.289      ; 0.805      ;
; 0.069  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.731      ;
; 0.073  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.288      ; 0.797      ;
; 0.075  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.288      ; 0.795      ;
; 0.103  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.751      ;
; 0.111  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.289      ; 0.762      ;
; 0.126  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.351      ; 0.800      ;
; 0.156  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.292      ; 0.713      ;
; 0.166  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.291      ; 0.712      ;
; 0.169  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.290      ; 0.703      ;
; 0.189  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.814      ;
; 0.192  ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 1.000        ; 0.350      ; 0.811      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                                                                                ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.324 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.624      ;
; 0.370 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.578      ;
; 0.375 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.573      ;
; 0.443 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.505      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.497      ;
; 0.453 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.495      ;
; 0.589 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.359      ;
; 0.589 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.359      ;
; 0.589 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.359      ;
; 0.589 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; -0.039     ; 0.359      ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.286  ; audio_codec_controller:AUDIO_CODEC_INST|dacData                                                               ; AUD_DACDAT~reg0                                                                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 3.335        ; 1.475      ; 3.431      ;
; 1.491  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                           ; dacRIN_SIG[13]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.230      ; 1.315      ;
; 1.510  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                            ; dacRIN_SIG[4]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.230      ; 1.296      ;
; 1.554  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                           ; dacLIN_SIG[15]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.474      ;
; 1.599  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]                                                           ; dacRIN_SIG[10]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.455      ; 1.432      ;
; 1.606  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]                                                            ; dacLIN_SIG[7]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.422      ;
; 1.607  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                            ; dacLIN_SIG[9]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.421      ;
; 1.637  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]                                                            ; dacLIN_SIG[5]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.391      ;
; 1.662  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]                                                            ; dacLIN_SIG[2]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.366      ;
; 1.665  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]                                                            ; dacRIN_SIG[7]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.455      ; 1.366      ;
; 1.681  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]                                                            ; dacLIN_SIG[4]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.347      ;
; 1.697  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]                                                           ; dacLIN_SIG[13]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.331      ;
; 1.697  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]                                                           ; dacRIN_SIG[12]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.455      ; 1.334      ;
; 1.699  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]                                                            ; dacRIN_SIG[2]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.460      ; 1.337      ;
; 1.701  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                           ; dacLIN_SIG[10]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.327      ;
; 1.713  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]                                                            ; dacRIN_SIG[9]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.455      ; 1.318      ;
; 1.729  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]                                                            ; dacLIN_SIG[3]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.299      ;
; 1.741  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]                                                            ; dacLIN_SIG[6]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.287      ;
; 1.742  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]                                                           ; dacRIN_SIG[14]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.457      ; 1.291      ;
; 1.746  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                            ; dacRIN_SIG[3]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.455      ; 1.285      ;
; 1.747  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                           ; dacRIN_SIG[11]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.460      ; 1.289      ;
; 1.751  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                           ; dacLIN_SIG[11]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.277      ;
; 1.757  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]                                                            ; dacRIN_SIG[8]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.275      ;
; 1.786  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]                                                           ; dacLIN_SIG[14]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.242      ;
; 1.789  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]                                                           ; dacRIN_SIG[15]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.457      ; 1.244      ;
; 1.826  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                           ; dacLIN_SIG[12]                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.452      ; 1.202      ;
; 1.826  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]                                                            ; dacRIN_SIG[5]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.206      ;
; 1.828  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]                                                            ; dacRIN_SIG[6]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.204      ;
; 1.871  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]                                                            ; dacLIN_SIG[8]                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; CLOCK_50    ; 1.669        ; 1.454      ; 1.159      ;
; 17.527 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.417      ;
; 17.530 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.414      ;
; 17.530 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.414      ;
; 17.533 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.411      ;
; 17.536 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.408      ;
; 17.539 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.405      ;
; 17.554 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.390      ;
; 17.556 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.388      ;
; 17.557 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.387      ;
; 17.558 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.386      ;
; 17.560 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.384      ;
; 17.561 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.383      ;
; 17.561 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.383      ;
; 17.562 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.382      ;
; 17.623 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.322      ;
; 17.626 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.319      ;
; 17.629 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.315      ;
; 17.632 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.312      ;
; 17.632 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.313      ;
; 17.638 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.306      ;
; 17.644 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.300      ;
; 17.646 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.298      ;
; 17.649 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.295      ;
; 17.650 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.295      ;
; 17.650 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.294      ;
; 17.653 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.292      ;
; 17.656 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.289      ;
; 17.657 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.288      ;
; 17.679 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.265      ;
; 17.681 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.264      ;
; 17.682 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.262      ;
; 17.683 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.262      ;
; 17.688 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.256      ;
; 17.691 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.253      ;
; 17.693 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.251      ;
; 17.697 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.246      ;
; 17.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.245      ;
; 17.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.245      ;
; 17.700 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.244      ;
; 17.700 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.244      ;
; 17.701 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.243      ;
; 17.702 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.242      ;
; 17.705 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.239      ;
; 17.706 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.238      ;
; 17.712 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.233      ;
; 17.715 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.230      ;
; 17.717 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.228      ;
; 17.720 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.225      ;
; 17.721 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.224      ;
; 17.726 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.219      ;
; 17.735 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.209      ;
; 17.737 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.043     ; 2.207      ;
; 17.739 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.206      ;
; 17.742 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.203      ;
; 17.744 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.201      ;
; 17.745 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.200      ;
; 17.746 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.199      ;
; 17.746 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.199      ;
; 17.747 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.198      ;
; 17.749 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.196      ;
; 17.750 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.195      ;
; 17.751 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.194      ;
; 17.756 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.189      ;
; 17.759 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.186      ;
; 17.769 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.176      ;
; 17.773 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.172      ;
; 17.773 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.172      ;
; 17.775 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.170      ;
; 17.775 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.170      ;
; 17.775 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.170      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                                ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.000 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.175 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.184 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.269 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.400      ;
; 0.294 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.425      ;
; 0.299 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.445      ;
; 0.300 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.431      ;
; 0.303 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.449      ;
; 0.308 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.439      ;
; 0.312 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.443      ;
; 0.361 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.484      ;
; 0.398 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.540      ;
; 0.400 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.542      ;
; 0.400 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.542      ;
; 0.431 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.443 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.574      ;
; 0.450 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.581      ;
; 0.458 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.589      ;
; 0.459 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.590      ;
; 0.462 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.593      ;
; 0.466 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.597      ;
; 0.469 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.600      ;
; 0.497 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.628      ;
; 0.505 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.451      ;
; 0.506 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.637      ;
; 0.508 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.640      ;
; 0.509 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.640      ;
; 0.518 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.446      ;
; 0.522 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.838      ;
; 0.522 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.838      ;
; 0.522 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.838      ;
; 0.522 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.838      ;
; 0.522 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.838      ;
; 0.522 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.838      ;
; 0.525 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.656      ;
; 0.528 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.659      ;
; 0.532 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.663      ;
; 0.536 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.036      ; 0.361      ;
; 0.538 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.663      ;
; 0.563 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.705      ;
; 0.569 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.497      ;
; 0.572 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.703      ;
; 0.574 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.502      ;
; 0.581 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.727      ;
; 0.584 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.512      ;
; 0.591 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.722      ;
; 0.626 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.951      ;
; 0.646 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.777      ;
; 0.656 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.798      ;
; 0.661 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.803      ;
; 0.670 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.812      ;
; 0.676 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.818      ;
; 0.683 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.196      ;
; 0.701 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.826      ;
; 0.709 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.840      ;
; 0.710 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.852      ;
; 0.717 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.645      ;
; 0.723 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.865      ;
; 0.744 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.886      ;
; 0.745 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.870      ;
; 0.749 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.891      ;
; 0.765 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.907      ;
; 0.766 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.908      ;
; 0.776 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.918      ;
; 0.789 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.931      ;
; 0.802 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.944      ;
; 0.804 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.946      ;
; 0.823 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.021      ;
; 0.825 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.967      ;
; 0.874 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.020      ;
; 0.880 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                    ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.341      ;
; 0.881 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.023      ;
; 0.882 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.024      ;
; 0.896 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.045      ;
; 0.906 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.048      ;
; 0.916 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.940 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.082      ;
; 0.990 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.139      ;
; 0.992 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.134      ;
; 1.001 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.132      ;
; 1.017 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.166      ;
; 1.047 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.196      ;
; 1.150 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.310      ;
; 1.150 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.310      ;
; 1.150 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.310      ;
; 1.165 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.287      ;
; 1.193 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.315      ;
; 1.229 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.360      ;
; 1.229 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.360      ;
; 1.229 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.360      ;
; 1.229 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.360      ;
; 1.236 ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.434      ;
; 1.237 ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.397      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                           ; Launch Clock                                                                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.075 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.499      ; 0.594      ;
; 0.136 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.653      ;
; 0.138 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.498      ; 0.656      ;
; 0.139 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.656      ;
; 0.150 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.667      ;
; 0.161 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.435      ; 0.616      ;
; 0.162 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.434      ; 0.616      ;
; 0.165 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.436      ; 0.621      ;
; 0.165 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.500      ; 0.685      ;
; 0.167 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.495      ; 0.682      ;
; 0.173 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.690      ;
; 0.184 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.498      ; 0.702      ;
; 0.186 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.498      ; 0.704      ;
; 0.198 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.495      ; 0.713      ;
; 0.199 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.499      ; 0.718      ;
; 0.199 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.495      ; 0.714      ;
; 0.201 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.498      ; 0.719      ;
; 0.206 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.499      ; 0.725      ;
; 0.207 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.499      ; 0.726      ;
; 0.210 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.727      ;
; 0.213 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.730      ;
; 0.213 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.495      ; 0.728      ;
; 0.223 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.500      ; 0.743      ;
; 0.229 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.432      ; 0.681      ;
; 0.231 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.748      ;
; 0.233 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.433      ; 0.686      ;
; 0.234 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.751      ;
; 0.236 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.432      ; 0.688      ;
; 0.243 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.760      ;
; 0.260 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.432      ; 0.712      ;
; 0.261 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.433      ; 0.714      ;
; 0.269 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.786      ;
; 0.269 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.435      ; 0.724      ;
; 0.270 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.787      ;
; 0.274 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.434      ; 0.728      ;
; 0.278 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.435      ; 0.733      ;
; 0.279 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.434      ; 0.733      ;
; 0.284 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.497      ; 0.801      ;
; 0.289 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.436      ; 0.745      ;
; 0.294 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.500      ; 0.814      ;
; 0.296 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.436      ; 0.752      ;
; 0.300 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.432      ; 0.752      ;
; 0.300 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.433      ; 0.753      ;
; 0.302 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.500      ; 0.822      ;
; 0.311 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.435      ; 0.766      ;
; 0.314 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.434      ; 0.768      ;
; 0.333 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.436      ; 0.789      ;
; 0.346 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET ; 0.000        ; 0.433      ; 0.799      ;
+-------+------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.141 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 0.510      ;
; 0.146 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                       ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 0.515      ;
; 0.159 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.488      ;
; 0.164 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.493      ;
; 0.169 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                             ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.499      ;
; 0.172 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                               ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                                ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.501      ;
; 0.175 ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                   ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                    ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                                     ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                   ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                             ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.183 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                             ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.512      ;
; 0.195 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                       ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14]                                                                                                                       ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.326      ;
; 0.201 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.330      ;
; 0.202 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                       ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.331      ;
; 0.207 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.337      ;
; 0.211 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.498      ;
; 0.214 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.501      ;
; 0.218 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.505      ;
; 0.221 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.508      ;
; 0.224 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a118~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.511      ;
; 0.234 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[2]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.521      ;
; 0.236 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.523      ;
; 0.252 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.542      ;
; 0.258 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.388      ;
; 0.259 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                               ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID                                                                                                                                           ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.394      ;
; 0.262 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.391      ;
; 0.265 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a227~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 0.624      ;
; 0.268 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.398      ;
; 0.268 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                                                                                                                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.398      ;
; 0.271 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.401      ;
; 0.274 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                                        ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.404      ;
; 0.274 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.403      ;
; 0.275 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                               ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.410      ;
; 0.277 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.402      ;
; 0.281 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]                                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                                          ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.416      ;
; 0.282 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.417      ;
; 0.282 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                       ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                                                                                                                 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.420      ;
; 0.283 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.418      ;
; 0.283 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.418      ;
; 0.283 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.418      ;
; 0.283 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.418      ;
; 0.283 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.418      ;
; 0.284 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.419      ;
; 0.284 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.419      ;
; 0.284 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.419      ;
; 0.284 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.419      ;
; 0.285 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.420      ;
; 0.285 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.420      ;
; 0.286 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.421      ;
; 0.289 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.424      ;
; 0.289 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.424      ;
; 0.290 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.425      ;
; 0.290 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.425      ;
; 0.292 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.427      ;
; 0.292 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                                   ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.427      ;
; 0.292 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.427      ;
; 0.293 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a359~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.630      ;
; 0.295 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.430      ;
; 0.296 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.431      ;
; 0.296 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                   ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.431      ;
; 0.298 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a227~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 0.651      ;
; 0.300 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                             ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a407~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 0.652      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a196~portb_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.588      ;
; 0.301 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                                        ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                                               ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                             ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a355~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.640      ;
; 0.304 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                             ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                                              ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a203~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.255      ; 0.663      ;
; 0.304 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                              ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a307~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.252      ; 0.660      ;
; 0.304 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                             ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a277~porta_address_reg0 ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.641      ;
; 0.305 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[9] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[9]                  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.429      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                               ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.191 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.194 ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.199 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.203 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.328      ;
; 0.207 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.332      ;
; 0.209 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.334      ;
; 0.212 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.337      ;
; 0.222 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.347      ;
; 0.224 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.349      ;
; 0.269 ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.394      ;
; 0.292 ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.300 ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.310 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.435      ;
; 0.313 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.328 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.453      ;
; 0.335 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.460      ;
; 0.336 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.461      ;
; 0.337 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.462      ;
; 0.357 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.482      ;
; 0.410 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.536      ;
; 0.414 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_RS                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.540      ;
; 0.420 ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.545      ;
; 0.421 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.547      ;
; 0.437 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]    ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.563      ;
; 0.440 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[1]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.566      ;
; 0.442 ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.566      ;
; 0.443 ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                     ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]  ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.570      ;
; 0.445 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                      ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.575      ;
; 0.447 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                     ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                         ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.578      ;
; 0.450 ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                          ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                     ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.184 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.314      ;
; 0.294 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.417      ;
; 0.296 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.419      ;
; 0.303 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.426      ;
; 0.340 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.463      ;
; 0.344 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.467      ;
; 0.392 ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 0.039      ; 0.515      ;
+-------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                      ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.301 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.265      ;
; -2.301 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.265      ;
; -2.301 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.265      ;
; -2.301 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.265      ;
; -2.188 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.152      ;
; -2.188 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.152      ;
; -2.188 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.152      ;
; -2.188 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.079     ; 2.152      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.781     ; 0.951      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.781     ; 0.951      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.785     ; 0.947      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.781     ; 0.951      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.781     ; 0.951      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.781     ; 0.951      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.785     ; 0.947      ;
; -1.129 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.781     ; 0.951      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -1.020 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.779     ; 0.844      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.805      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.805      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.805      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.805      ;
; -0.982 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.805      ;
; -0.909 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.565     ; 0.947      ;
; -0.909 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.565     ; 0.947      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; -0.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.666        ; -1.780     ; 0.710      ;
; 0.349  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.791     ; 1.130      ;
; 0.467  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.796     ; 1.007      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.520  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.797     ; 0.953      ;
; 0.544  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.596     ; 1.130      ;
; 0.544  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.596     ; 1.130      ;
; 0.544  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.596     ; 1.130      ;
; 0.544  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.596     ; 1.130      ;
; 0.544  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.596     ; 1.130      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.606  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.600     ; 1.064      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.627  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.598     ; 1.045      ;
; 0.650  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.591     ; 1.029      ;
; 0.650  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.591     ; 1.029      ;
; 0.650  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.333        ; -1.591     ; 1.029      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 2.266      ;
; -1.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 2.266      ;
; -1.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 2.266      ;
; -1.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 2.266      ;
; -1.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 2.266      ;
; -1.834 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.110     ; 2.266      ;
; -1.825 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.100     ; 2.267      ;
; -1.825 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.100     ; 2.267      ;
; -1.825 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.100     ; 2.267      ;
; -1.825 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.100     ; 2.267      ;
; -1.819 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 2.266      ;
; -1.810 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.086     ; 2.266      ;
; -1.809 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 2.258      ;
; -1.799 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.259      ;
; -1.799 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.259      ;
; -1.799 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.259      ;
; -1.799 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.259      ;
; -1.799 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.259      ;
; -1.799 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.259      ;
; -1.798 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.083     ; 2.257      ;
; -1.798 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.083     ; 2.257      ;
; -1.798 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.083     ; 2.257      ;
; -1.798 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.083     ; 2.257      ;
; -1.798 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.083     ; 2.257      ;
; -1.221 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.110     ; 2.153      ;
; -1.221 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.110     ; 2.153      ;
; -1.221 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.110     ; 2.153      ;
; -1.221 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.110     ; 2.153      ;
; -1.221 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.110     ; 2.153      ;
; -1.221 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.110     ; 2.153      ;
; -1.212 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 2.154      ;
; -1.212 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 2.154      ;
; -1.212 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 2.154      ;
; -1.212 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 2.154      ;
; -1.206 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 2.153      ;
; -1.197 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.086     ; 2.153      ;
; -1.196 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.145      ;
; -1.186 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.083     ; 2.145      ;
; -1.186 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.083     ; 2.145      ;
; -1.186 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.083     ; 2.145      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.083     ; 2.144      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.083     ; 2.144      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.145      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.145      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.145      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.145      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.145      ;
; -1.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.145      ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                 ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.513      ; 2.324      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.228 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.517      ; 2.326      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.517      ; 2.326      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.517      ; 2.326      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.517      ; 2.326      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.517      ; 2.326      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.325      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.515      ; 2.324      ;
; -0.227 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.517      ; 2.326      ;
; -0.226 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.324      ;
; -0.226 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.500        ; 1.516      ; 2.324      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.212      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.386  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.515      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.517      ; 2.212      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.516      ; 2.211      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.517      ; 2.212      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.517      ; 2.212      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 1.000        ; 1.517      ; 2.212      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                     ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                              ; Launch Clock                        ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -0.226 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 1.440      ; 2.258      ;
; -0.226 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 1.440      ; 2.258      ;
; -0.226 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 1.440      ; 2.258      ;
; -0.226 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.500        ; 1.440      ; 2.258      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 1.440      ; 2.145      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 1.440      ; 2.145      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 1.440      ; 2.145      ;
; 0.387  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 1.000        ; 1.440      ; 2.145      ;
+--------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                 ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.298 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.097      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.097      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.097      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.097      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.097      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.576      ; 2.094      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.577      ; 2.095      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.578      ; 2.096      ;
; 0.299 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; 0.000        ; 1.579      ; 2.097      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.579      ; 2.211      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
; 0.913 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50    ; -0.500       ; 1.578      ; 2.210      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                                                                     ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                              ; Launch Clock                        ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.313 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 1.510      ; 2.032      ;
; 0.313 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 1.510      ; 2.032      ;
; 0.313 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 1.510      ; 2.032      ;
; 0.313 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 0.000        ; 1.510      ; 2.032      ;
; 0.927 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 1.510      ; 2.146      ;
; 0.927 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 1.510      ; 2.146      ;
; 0.927 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 1.510      ; 2.146      ;
; 0.927 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.500       ; 1.510      ; 2.146      ;
+-------+-------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.032      ;
; 1.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.032      ;
; 1.560 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.032      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.032      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.032      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.033      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.033      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.033      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.033      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.033      ;
; 1.561 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 2.033      ;
; 1.572 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.041      ;
; 1.572 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.033      ;
; 1.582 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 2.040      ;
; 1.587 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.041      ;
; 1.587 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.041      ;
; 1.587 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.041      ;
; 1.587 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.041      ;
; 1.597 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 2.040      ;
; 1.597 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 2.040      ;
; 1.597 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 2.040      ;
; 1.597 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 2.040      ;
; 1.597 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 2.040      ;
; 1.597 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 2.040      ;
; 2.174 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.146      ;
; 2.174 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.146      ;
; 2.174 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.146      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.182      ; 2.146      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.182      ; 2.146      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.147      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.147      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.147      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.147      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.147      ;
; 2.175 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.183      ; 2.147      ;
; 2.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.180      ; 2.154      ;
; 2.185 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.172      ; 2.146      ;
; 2.196 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.169      ; 2.154      ;
; 2.201 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.165      ; 2.155      ;
; 2.201 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.165      ; 2.155      ;
; 2.201 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.165      ; 2.155      ;
; 2.201 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.165      ; 2.155      ;
; 2.211 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.154      ; 2.154      ;
; 2.211 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.154      ; 2.154      ;
; 2.211 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.154      ; 2.154      ;
; 2.211 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.154      ; 2.154      ;
; 2.211 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.154      ; 2.154      ;
; 2.211 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.154      ; 2.154      ;
+-------+-------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                      ; Launch Clock                        ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.565 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.040      ;
; 1.565 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.040      ;
; 1.565 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.040      ;
; 1.565 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.040      ;
; 1.678 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.153      ;
; 1.678 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.153      ;
; 1.678 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.153      ;
; 1.678 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 2.153      ;
; 1.951 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.261     ; 0.872      ;
; 1.951 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.261     ; 0.872      ;
; 1.951 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.261     ; 0.872      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.955 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.255     ; 0.882      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.268     ; 0.885      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 1.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.270     ; 0.899      ;
; 2.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.266     ; 0.970      ;
; 2.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.266     ; 0.970      ;
; 2.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.266     ; 0.970      ;
; 2.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.266     ; 0.970      ;
; 2.054 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.266     ; 0.970      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.476     ; 0.823      ;
; 2.152 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.474     ; 0.860      ;
; 2.257 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; -1.469     ; 0.970      ;
; 3.534 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.231     ; 0.818      ;
; 3.534 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.231     ; 0.818      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.559 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.619      ;
; 3.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.456     ; 0.699      ;
; 3.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.456     ; 0.699      ;
; 3.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.456     ; 0.699      ;
; 3.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.456     ; 0.699      ;
; 3.640 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.456     ; 0.699      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
; 3.658 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.669       ; -1.455     ; 0.718      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[0]                  ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[1]                  ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[2]                  ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|muxSelect[3]                  ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[0]|clk                                     ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[1]|clk                                     ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[2]|clk                                     ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[3]|clk                                     ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits~clkctrl|outclk   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[0]|clk                                     ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[1]|clk                                     ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[2]|clk                                     ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; Rise       ; AUDIO_CODEC_INST|muxSelect[3]|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RESET_DELAY:INST_DELAY_RESET|oRESET'                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~latch|datac                                 ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~latch|datac                                  ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~latch|datac                                  ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~latch|datac                                  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~latch|datac                                  ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~latch|datac                                  ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~latch|datac                                  ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~latch|datad                                 ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~latch|datad                                 ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~latch|datad                                  ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~latch|datad                                 ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~latch|datad                                  ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|inclk[0]                                          ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|outclk                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET|q                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET|q                                                         ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|inclk[0]                                          ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; INST_DELAY_RESET|oRESET~clkctrl|outclk                                            ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~latch|datad                                 ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~latch|datad                                  ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~latch  ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~latch  ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~latch  ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~latch|datad                                 ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~latch|datad                                 ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~latch|datad                                  ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~latch  ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~latch  ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~latch ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~latch  ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~latch ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~latch  ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~latch|datac                                  ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~latch|datac                                  ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~latch|datac                                  ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~latch ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~latch ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~latch  ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~latch|datac                                  ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~latch|datac                                  ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~latch|datac                                 ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; RESET_DELAY:INST_DELAY_RESET|oRESET ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~latch|datac                                  ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[0]                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[1]                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[2]                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[3]                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|Cont[4]                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|LCD_EN                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[0]                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|ST[1]                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|mStart                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|oDone                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LCD_CONTROLADOR:LCDINST|preStart                                                     ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[0]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[1]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[2]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[3]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[4]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|LUT_INDEX[5]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[0]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[10]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[11]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[12]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[13]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[14]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[15]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[16]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[17]                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[1]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[2]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[3]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[4]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[5]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[6]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[7]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[8]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mDLY[9]                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[0]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[1]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[2]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[3]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[4]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[5]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[6]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_DATA[7]                                                                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_RS                                                                              ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[0]                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_ST[1]                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TESTE_LCD:INST_TESTE_LCD|mLCD_Start                                                                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUD_DACDAT~reg0                                                                                               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; adcdat                                                                                                        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[10]                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[11]                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[12]                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[13]                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[14]                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[15]                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[2]                                                                                                 ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[3]                                                                                                 ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[4]                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                                                                                                                 ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                                                                                                                  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a100~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a100~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a160~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a160~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a163~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a163~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a166~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a166~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a167~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a167~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a176~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a176~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a178~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a178~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a194~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a194~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a204~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a204~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a213~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a213~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a231~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a231~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a234~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a234~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a235~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a235~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a237~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a237~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a242~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a242~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a243~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a243~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a246~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a246~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a272~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a272~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a30~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a30~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a311~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a311~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a332~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a332~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a33~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a33~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a352~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a352~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a358~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a358~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a368~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a368~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a374~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a374~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a38~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a38~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a393~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a393~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a394~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a394~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a395~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a395~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a398~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a398~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a412~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a412~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a46~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a46~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a7~porta_address_reg0   ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a7~porta_we_reg         ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a82~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a82~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a85~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a85~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a8~porta_address_reg0   ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a8~porta_we_reg         ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a98~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a98~porta_we_reg        ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a104~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a104~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a108~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a108~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a10~porta_we_reg        ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a111~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a111~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a113~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a113~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a114~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a114~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL2_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                 ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 24999.780 ; 24999.996    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ;
; 24999.780 ; 24999.996    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ;
; 24999.780 ; 24999.996    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ;
; 24999.780 ; 24999.996    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ;
; 24999.789 ; 24999.973    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ;
; 24999.789 ; 24999.973    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ;
; 24999.789 ; 24999.973    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ;
; 24999.789 ; 24999.973    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ;
; 24999.789 ; 24999.973    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ;
; 24999.789 ; 24999.973    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ;
; 24999.789 ; 24999.973    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ;
; 24999.790 ; 24999.974    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ;
; 24999.790 ; 24999.974    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ;
; 24999.790 ; 25000.006    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ;
; 24999.791 ; 24999.975    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ;
; 24999.791 ; 24999.975    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ;
; 24999.791 ; 24999.975    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ;
; 24999.793 ; 24999.977    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ;
; 24999.793 ; 25000.009    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ;
; 24999.793 ; 25000.009    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ;
; 24999.793 ; 25000.009    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ;
; 24999.793 ; 25000.009    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ;
; 24999.793 ; 25000.009    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ;
; 24999.793 ; 25000.009    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ;
; 24999.794 ; 24999.978    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ;
; 24999.795 ; 24999.979    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ;
; 24999.795 ; 24999.979    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ;
; 24999.795 ; 24999.979    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ;
; 24999.795 ; 24999.979    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ;
; 24999.802 ; 25000.018    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK1              ;
; 24999.802 ; 25000.018    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK2              ;
; 24999.802 ; 25000.018    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ACK3              ;
; 24999.802 ; 25000.018    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|ENDS_REG          ;
; 24999.802 ; 25000.018    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SCLK              ;
; 24999.803 ; 25000.019    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]~_emulated  ;
; 24999.804 ; 24999.988    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[0] ;
; 24999.804 ; 24999.988    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[1] ;
; 24999.804 ; 24999.988    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[2] ;
; 24999.804 ; 24999.988    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[3] ;
; 24999.804 ; 24999.988    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[4] ;
; 24999.804 ; 24999.988    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD_COUNTER_REG[5] ;
; 24999.806 ; 25000.022    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]~_emulated  ;
; 24999.806 ; 25000.022    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]~_emulated  ;
; 24999.806 ; 25000.022    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~_emulated   ;
; 24999.806 ; 25000.022    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~_emulated   ;
; 24999.806 ; 25000.022    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~_emulated   ;
; 24999.807 ; 25000.023    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SDO_REG           ;
; 24999.807 ; 25000.023    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]~_emulated   ;
; 24999.807 ; 25000.023    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]~_emulated  ;
; 24999.807 ; 25000.023    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~_emulated   ;
; 24999.807 ; 25000.023    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~_emulated   ;
; 24999.807 ; 25000.023    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~_emulated   ;
; 24999.807 ; 25000.023    ; 0.216          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]~_emulated   ;
; 24999.807 ; 24999.991    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState                        ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.checkAcknowledge                  ;
; 24999.817 ; 25000.001    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.turnOffi2cControl                 ;
; 24999.818 ; 25000.002    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits            ;
; 24999.818 ; 25000.002    ; 0.184          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|currentState.transmit                          ;
; 24999.969 ; 24999.969    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SDO_REG|clk                                             ;
; 24999.969 ; 24999.969    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[0]~_emulated|clk                                     ;
; 24999.969 ; 24999.969    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[10]~_emulated|clk                                    ;
; 24999.969 ; 24999.969    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[2]~_emulated|clk                                     ;
; 24999.969 ; 24999.969    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[5]~_emulated|clk                                     ;
; 24999.969 ; 24999.969    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[6]~_emulated|clk                                     ;
; 24999.969 ; 24999.969    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[9]~_emulated|clk                                     ;
; 24999.970 ; 24999.970    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[13]~_emulated|clk                                    ;
; 24999.970 ; 24999.970    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[4]~_emulated|clk                                     ;
; 24999.971 ; 24999.971    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[12]~_emulated|clk                                    ;
; 24999.971 ; 24999.971    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[1]~_emulated|clk                                     ;
; 24999.971 ; 24999.971    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[3]~_emulated|clk                                     ;
; 24999.973 ; 24999.973    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SCLK|clk                                                ;
; 24999.974 ; 24999.974    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD[11]~_emulated|clk                                    ;
; 24999.975 ; 24999.975    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK1|clk                                                ;
; 24999.975 ; 24999.975    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK2|clk                                                ;
; 24999.975 ; 24999.975    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ACK3|clk                                                ;
; 24999.975 ; 24999.975    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|ENDS_REG|clk                                            ;
; 24999.984 ; 24999.984    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[0]|clk                                   ;
; 24999.984 ; 24999.984    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[1]|clk                                   ;
; 24999.984 ; 24999.984    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[2]|clk                                   ;
; 24999.984 ; 24999.984    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[3]|clk                                   ;
; 24999.984 ; 24999.984    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[4]|clk                                   ;
; 24999.984 ; 24999.984    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[5]|clk                                   ;
; 24999.987 ; 24999.987    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.resetState|clk                                           ;
; 24999.988 ; 24999.988    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]            ;
; 24999.988 ; 24999.988    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk              ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.checkAcknowledge|clk                                     ;
; 24999.997 ; 24999.997    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.turnOffi2cControl|clk                                    ;
; 24999.998 ; 24999.998    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|clk                               ;
; 24999.998 ; 24999.998    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.transmit|clk                                             ;
; 25000.002 ; 25000.002    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.checkAcknowledge|clk                                     ;
; 25000.002 ; 25000.002    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.incrementMuxSelectBits|clk                               ;
; 25000.002 ; 25000.002    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.transmit|clk                                             ;
; 25000.002 ; 25000.002    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.turnOffi2cControl|clk                                    ;
; 25000.012 ; 25000.012    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|currentState.resetState|clk                                           ;
; 25000.012 ; 25000.012    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]            ;
; 25000.012 ; 25000.012    ; 0.000          ; Low Pulse Width  ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL2_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk              ;
; 25000.015 ; 25000.015    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[0]|clk                                   ;
; 25000.015 ; 25000.015    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[1]|clk                                   ;
; 25000.015 ; 25000.015    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[2]|clk                                   ;
; 25000.015 ; 25000.015    ; 0.000          ; High Pulse Width ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_CODEC_INST|i2cController|SD_COUNTER_REG[3]|clk                                   ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 1.516 ; 2.432 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 4.065 ; 4.884 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; 4.065 ; 4.884 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; 2.858 ; 3.549 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; 2.785 ; 3.449 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; 3.005 ; 3.715 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; 2.846 ; 3.531 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; 2.940 ; 3.635 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; 3.087 ; 3.798 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; 2.782 ; 3.446 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; 3.062 ; 3.775 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; 2.747 ; 3.402 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; 2.988 ; 3.692 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; 2.948 ; 3.663 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; 2.965 ; 3.678 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; 2.933 ; 3.630 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; 2.903 ; 3.602 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; 2.950 ; 3.647 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; 2.891 ; 3.569 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; 2.920 ; 3.614 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -1.260 ; -2.163 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -2.306 ; -2.952 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; -2.778 ; -3.524 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; -2.408 ; -3.083 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; -2.343 ; -2.998 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; -2.555 ; -3.253 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; -2.402 ; -3.075 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; -2.492 ; -3.176 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; -2.633 ; -3.333 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; -2.340 ; -2.994 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; -2.609 ; -3.309 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; -2.306 ; -2.952 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; -2.537 ; -3.230 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; -2.494 ; -3.190 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; -2.514 ; -3.215 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; -2.484 ; -3.171 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; -2.454 ; -3.142 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; -2.500 ; -3.186 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; -2.443 ; -3.111 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; -2.471 ; -3.154 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 6.411 ; 6.770 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 5.022 ; 4.801 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.678 ; 3.676 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.695 ; 3.691 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.704 ; 3.707 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.646 ; 3.641 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.887 ; 3.909 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.893 ; 3.919 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.696 ; 3.701 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.022 ; 4.801 ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 3.765 ; 3.777 ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 3.705 ; 3.709 ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 6.277 ; 6.555 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.796 ; 4.504 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 4.603 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 5.190 ; 5.530 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;       ; 1.560 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 4.995 ; 5.306 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;       ; 1.565 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 1.520 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 1.525 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 6.186 ; 6.529 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.529 ; 3.522 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.561 ; 3.556 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.578 ; 3.571 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.587 ; 3.587 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.529 ; 3.522 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.763 ; 3.781 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.768 ; 3.790 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.578 ; 3.580 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.908 ; 4.685 ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 3.644 ; 3.653 ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 3.587 ; 3.589 ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 4.892 ; 4.480 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.370 ; 4.092 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 4.193 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 4.755 ; 5.079 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;       ; 1.276 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 4.567 ; 4.864 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;       ; 1.281 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 1.235 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 1.240 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ;       ; 7.013 ; 7.381 ;       ;
; SW[0]      ; HEX0[1]     ;       ; 6.248 ; 6.764 ;       ;
; SW[0]      ; HEX0[2]     ;       ; 7.729 ; 8.001 ;       ;
; SW[0]      ; HEX0[3]     ;       ; 4.895 ; 5.513 ;       ;
; SW[0]      ; HEX0[4]     ;       ; 5.050 ; 5.653 ;       ;
; SW[0]      ; HEX0[5]     ;       ; 6.765 ; 7.235 ;       ;
; SW[0]      ; HEX0[6]     ; 5.801 ;       ;       ; 6.330 ;
; SW[0]      ; HEX1[0]     ;       ; 4.915 ; 5.393 ;       ;
; SW[0]      ; HEX1[1]     ;       ; 4.441 ; 4.964 ;       ;
; SW[0]      ; HEX1[2]     ;       ; 4.265 ; 4.800 ;       ;
; SW[0]      ; HEX1[3]     ;       ; 4.458 ; 4.972 ;       ;
; SW[0]      ; HEX1[4]     ;       ; 4.260 ; 4.797 ;       ;
; SW[0]      ; HEX1[5]     ;       ; 4.979 ; 5.501 ;       ;
; SW[0]      ; HEX1[6]     ; 5.328 ;       ;       ; 5.818 ;
; SW[0]      ; HEX2[0]     ;       ; 4.108 ; 4.627 ;       ;
; SW[0]      ; HEX2[1]     ;       ; 4.125 ; 4.648 ;       ;
; SW[0]      ; HEX2[2]     ;       ; 3.939 ; 4.480 ;       ;
; SW[0]      ; HEX2[3]     ;       ; 3.917 ; 4.458 ;       ;
; SW[0]      ; HEX2[4]     ;       ; 4.036 ; 4.574 ;       ;
; SW[0]      ; HEX2[5]     ;       ; 4.096 ; 4.616 ;       ;
; SW[0]      ; HEX2[6]     ; 4.126 ;       ;       ; 4.646 ;
; SW[0]      ; HEX3[0]     ;       ; 4.919 ; 5.429 ;       ;
; SW[0]      ; HEX3[1]     ;       ; 5.188 ; 5.680 ;       ;
; SW[0]      ; HEX3[2]     ;       ; 6.044 ; 6.881 ;       ;
; SW[0]      ; HEX3[3]     ;       ; 4.552 ; 5.196 ;       ;
; SW[0]      ; HEX3[4]     ;       ; 4.537 ; 5.180 ;       ;
; SW[0]      ; HEX3[5]     ;       ; 4.580 ; 5.213 ;       ;
; SW[0]      ; HEX3[6]     ; 4.543 ;       ;       ; 5.178 ;
; SW[0]      ; HEX4[0]     ;       ; 5.018 ; 5.624 ;       ;
; SW[0]      ; HEX4[3]     ;       ; 5.196 ; 5.790 ;       ;
; SW[0]      ; HEX4[4]     ;       ; 4.885 ; 5.521 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 4.885 ; 5.521 ;       ;
; SW[0]      ; HEX6[1]     ;       ; 4.355 ; 4.990 ;       ;
; SW[0]      ; HEX6[2]     ;       ; 4.335 ; 4.970 ;       ;
; SW[0]      ; HEX6[6]     ; 4.339 ;       ;       ; 4.978 ;
; SW[0]      ; HEX7[0]     ;       ; 4.349 ; 4.988 ;       ;
; SW[0]      ; HEX7[5]     ;       ; 4.396 ; 5.036 ;       ;
; SW[0]      ; HEX7[6]     ; 4.498 ;       ;       ; 5.165 ;
; SW[1]      ; HEX0[0]     ; 6.641 ; 6.969 ; 7.311 ; 7.632 ;
; SW[1]      ; HEX0[1]     ; 6.027 ; 6.207 ; 6.697 ; 6.870 ;
; SW[1]      ; HEX0[2]     ;       ; 7.680 ; 7.925 ;       ;
; SW[1]      ; HEX0[3]     ; 4.775 ; 4.853 ; 5.444 ; 5.515 ;
; SW[1]      ; HEX0[4]     ; 4.919 ;       ;       ; 5.674 ;
; SW[1]      ; HEX0[5]     ; 6.493 ;       ;       ; 7.382 ;
; SW[1]      ; HEX0[6]     ; 5.927 ; 5.731 ; 6.590 ; 6.401 ;
; SW[2]      ; HEX0[0]     ; 6.645 ; 7.003 ; 7.326 ; 7.641 ;
; SW[2]      ; HEX0[1]     ; 6.067 ; 6.228 ; 6.698 ; 6.888 ;
; SW[2]      ; HEX0[2]     ; 7.304 ;       ;       ; 8.378 ;
; SW[2]      ; HEX0[3]     ; 4.815 ; 4.893 ; 5.467 ; 5.562 ;
; SW[2]      ; HEX0[4]     ;       ; 5.057 ; 5.616 ;       ;
; SW[2]      ; HEX0[5]     ; 6.537 ; 6.751 ; 7.182 ; 7.412 ;
; SW[2]      ; HEX0[6]     ; 5.941 ; 5.772 ; 6.617 ; 6.395 ;
; SW[3]      ; HEX0[0]     ; 6.643 ; 6.968 ; 7.285 ; 7.629 ;
; SW[3]      ; HEX0[1]     ; 6.022 ;       ;       ; 6.860 ;
; SW[3]      ; HEX0[2]     ; 7.249 ; 7.670 ; 7.892 ; 8.332 ;
; SW[3]      ; HEX0[3]     ; 4.771 ; 4.846 ; 5.414 ; 5.507 ;
; SW[3]      ; HEX0[4]     ; 4.912 ; 5.002 ; 5.553 ; 5.662 ;
; SW[3]      ; HEX0[5]     ; 6.491 ; 6.715 ; 7.134 ; 7.376 ;
; SW[3]      ; HEX0[6]     ; 5.924 ; 5.731 ; 6.586 ; 6.375 ;
; SW[4]      ; HEX0[0]     ; 6.672 ; 7.020 ; 7.362 ; 7.673 ;
; SW[4]      ; HEX0[1]     ; 6.082 ; 6.239 ; 6.731 ; 6.920 ;
; SW[4]      ; HEX0[2]     ; 7.310 ; 7.756 ; 8.000 ; 8.407 ;
; SW[4]      ; HEX0[3]     ; 4.829 ; 4.905 ; 5.497 ; 5.589 ;
; SW[4]      ; HEX0[4]     ;       ; 5.065 ; 5.643 ;       ;
; SW[4]      ; HEX0[5]     ; 6.524 ; 6.794 ; 7.236 ; 7.409 ;
; SW[4]      ; HEX0[6]     ; 5.978 ; 5.791 ; 6.651 ; 6.452 ;
; SW[5]      ; HEX1[0]     ; 5.186 ; 5.311 ; 5.819 ; 5.956 ;
; SW[5]      ; HEX1[1]     ; 4.758 ; 4.865 ; 5.411 ; 5.477 ;
; SW[5]      ; HEX1[2]     ;       ; 4.680 ; 5.241 ;       ;
; SW[5]      ; HEX1[3]     ; 4.769 ; 4.857 ; 5.401 ; 5.501 ;
; SW[5]      ; HEX1[4]     ; 4.589 ;       ;       ; 5.311 ;
; SW[5]      ; HEX1[5]     ; 5.295 ;       ;       ; 6.021 ;
; SW[5]      ; HEX1[6]     ; 5.916 ; 5.728 ; 6.506 ; 6.403 ;
; SW[6]      ; HEX1[0]     ; 5.152 ; 5.337 ; 5.834 ; 5.927 ;
; SW[6]      ; HEX1[1]     ; 4.756 ; 4.865 ; 5.402 ; 5.460 ;
; SW[6]      ; HEX1[2]     ; 4.603 ;       ;       ; 5.303 ;
; SW[6]      ; HEX1[3]     ; 4.763 ; 4.889 ; 5.423 ; 5.496 ;
; SW[6]      ; HEX1[4]     ;       ; 4.655 ; 5.204 ;       ;
; SW[6]      ; HEX1[5]     ; 5.299 ; 5.376 ; 5.917 ; 6.011 ;
; SW[6]      ; HEX1[6]     ; 5.928 ; 5.768 ; 6.553 ; 6.406 ;
; SW[7]      ; HEX1[0]     ; 4.948 ; 5.079 ; 5.545 ; 5.694 ;
; SW[7]      ; HEX1[1]     ; 4.526 ;       ;       ; 5.228 ;
; SW[7]      ; HEX1[2]     ; 4.353 ; 4.427 ; 4.950 ; 5.043 ;
; SW[7]      ; HEX1[3]     ; 4.532 ; 4.626 ; 5.130 ; 5.242 ;
; SW[7]      ; HEX1[4]     ; 4.350 ; 4.422 ; 4.946 ; 5.037 ;
; SW[7]      ; HEX1[5]     ; 5.058 ; 5.144 ; 5.656 ; 5.761 ;
; SW[7]      ; HEX1[6]     ; 5.667 ; 5.521 ; 6.283 ; 6.119 ;
; SW[8]      ; HEX1[0]     ; 5.119 ; 5.253 ; 5.764 ; 5.891 ;
; SW[8]      ; HEX1[1]     ; 4.697 ; 4.787 ; 5.342 ; 5.425 ;
; SW[8]      ; HEX1[2]     ; 4.522 ; 4.600 ; 5.166 ; 5.237 ;
; SW[8]      ; HEX1[3]     ; 4.702 ; 4.799 ; 5.347 ; 5.437 ;
; SW[8]      ; HEX1[4]     ;       ; 4.596 ; 5.166 ;       ;
; SW[8]      ; HEX1[5]     ; 5.228 ; 5.318 ; 5.873 ; 5.956 ;
; SW[8]      ; HEX1[6]     ; 5.840 ; 5.691 ; 6.478 ; 6.336 ;
; SW[9]      ; HEX2[0]     ; 4.243 ; 4.313 ; 4.822 ; 4.902 ;
; SW[9]      ; HEX2[1]     ; 4.260 ; 4.352 ; 4.866 ; 4.907 ;
; SW[9]      ; HEX2[2]     ;       ; 4.161 ; 4.694 ;       ;
; SW[9]      ; HEX2[3]     ; 4.080 ; 4.127 ; 4.659 ; 4.729 ;
; SW[9]      ; HEX2[4]     ; 4.186 ;       ;       ; 4.839 ;
; SW[9]      ; HEX2[5]     ; 4.241 ;       ;       ; 4.898 ;
; SW[9]      ; HEX2[6]     ; 4.477 ; 4.385 ; 5.086 ; 4.955 ;
; SW[10]     ; HEX2[0]     ; 4.584 ; 4.660 ; 5.222 ; 5.291 ;
; SW[10]     ; HEX2[1]     ; 4.608 ; 4.681 ; 5.246 ; 5.312 ;
; SW[10]     ; HEX2[2]     ; 4.435 ;       ;       ; 5.120 ;
; SW[10]     ; HEX2[3]     ; 4.424 ; 4.477 ; 5.062 ; 5.108 ;
; SW[10]     ; HEX2[4]     ;       ; 4.585 ; 5.167 ;       ;
; SW[10]     ; HEX2[5]     ; 4.579 ; 4.654 ; 5.218 ; 5.286 ;
; SW[10]     ; HEX2[6]     ; 4.846 ; 4.741 ; 5.478 ; 5.380 ;
; SW[11]     ; HEX2[0]     ; 4.384 ; 4.457 ; 4.987 ; 5.078 ;
; SW[11]     ; HEX2[1]     ; 4.409 ;       ;       ; 5.100 ;
; SW[11]     ; HEX2[2]     ; 4.237 ; 4.288 ; 4.839 ; 4.909 ;
; SW[11]     ; HEX2[3]     ; 4.217 ; 4.267 ; 4.819 ; 4.887 ;
; SW[11]     ; HEX2[4]     ; 4.326 ; 4.379 ; 4.928 ; 5.000 ;
; SW[11]     ; HEX2[5]     ; 4.384 ; 4.456 ; 4.987 ; 5.077 ;
; SW[11]     ; HEX2[6]     ; 4.639 ; 4.537 ; 5.260 ; 5.140 ;
; SW[12]     ; HEX2[0]     ; 4.559 ; 4.663 ; 5.224 ; 5.282 ;
; SW[12]     ; HEX2[1]     ; 4.589 ; 4.679 ; 5.240 ; 5.289 ;
; SW[12]     ; HEX2[2]     ; 4.416 ; 4.449 ; 5.031 ; 5.096 ;
; SW[12]     ; HEX2[3]     ; 4.385 ; 4.459 ; 5.045 ; 5.067 ;
; SW[12]     ; HEX2[4]     ;       ; 4.585 ; 5.161 ;       ;
; SW[12]     ; HEX2[5]     ; 4.553 ; 4.656 ; 5.218 ; 5.275 ;
; SW[12]     ; HEX2[6]     ; 4.827 ; 4.731 ; 5.481 ; 5.362 ;
; SW[13]     ; HEX3[0]     ; 4.795 ; 4.902 ; 5.368 ; 5.529 ;
; SW[13]     ; HEX3[1]     ; 5.023 ; 5.172 ; 5.633 ; 5.788 ;
; SW[13]     ; HEX3[2]     ;       ; 6.068 ; 6.870 ;       ;
; SW[13]     ; HEX3[3]     ; 4.560 ; 4.571 ; 5.175 ; 5.158 ;
; SW[13]     ; HEX3[4]     ; 4.545 ;       ;       ; 5.160 ;
; SW[13]     ; HEX3[5]     ; 4.571 ;       ;       ; 5.179 ;
; SW[13]     ; HEX3[6]     ; 4.701 ; 4.650 ; 5.279 ; 5.274 ;
; SW[14]     ; HEX3[0]     ; 4.754 ; 4.916 ; 5.387 ; 5.503 ;
; SW[14]     ; HEX3[1]     ; 5.006 ; 5.154 ; 5.612 ; 5.773 ;
; SW[14]     ; HEX3[2]     ; 6.226 ;       ;       ; 6.633 ;
; SW[14]     ; HEX3[3]     ; 4.531 ; 4.552 ; 5.157 ; 5.125 ;
; SW[14]     ; HEX3[4]     ;       ; 4.532 ; 5.131 ;       ;
; SW[14]     ; HEX3[5]     ; 4.560 ; 4.558 ; 5.152 ; 5.172 ;
; SW[14]     ; HEX3[6]     ; 4.686 ; 4.665 ; 5.317 ; 5.258 ;
; SW[15]     ; HEX3[0]     ; 4.644 ; 4.778 ; 5.236 ; 5.363 ;
; SW[15]     ; HEX3[1]     ; 4.893 ;       ;       ; 5.629 ;
; SW[15]     ; HEX3[2]     ; 6.100 ; 5.906 ; 6.691 ; 6.490 ;
; SW[15]     ; HEX3[3]     ; 4.412 ; 4.412 ; 5.003 ; 4.996 ;
; SW[15]     ; HEX3[4]     ; 4.395 ; 4.397 ; 4.987 ; 4.982 ;
; SW[15]     ; HEX3[5]     ; 4.430 ; 4.441 ; 5.021 ; 5.025 ;
; SW[15]     ; HEX3[6]     ; 4.575 ; 4.536 ; 5.159 ; 5.127 ;
; SW[16]     ; HEX3[0]     ; 4.866 ; 4.997 ; 5.475 ; 5.624 ;
; SW[16]     ; HEX3[1]     ; 5.122 ; 5.271 ; 5.731 ; 5.899 ;
; SW[16]     ; HEX3[2]     ; 6.326 ; 6.128 ; 6.936 ; 6.757 ;
; SW[16]     ; HEX3[3]     ; 4.637 ; 4.634 ; 5.245 ; 5.261 ;
; SW[16]     ; HEX3[4]     ;       ; 4.617 ; 5.228 ;       ;
; SW[16]     ; HEX3[5]     ; 4.664 ; 4.672 ; 5.275 ; 5.301 ;
; SW[16]     ; HEX3[6]     ; 4.805 ; 4.769 ; 5.433 ; 5.378 ;
; SW[17]     ; HEX4[0]     ; 4.691 ;       ;       ; 5.363 ;
; SW[17]     ; HEX4[3]     ; 4.857 ;       ;       ; 5.541 ;
; SW[17]     ; HEX4[4]     ; 4.588 ;       ;       ; 5.230 ;
; SW[17]     ; HEX4[5]     ; 4.588 ;       ;       ; 5.230 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ;       ; 6.761 ; 7.130 ;       ;
; SW[0]      ; HEX0[1]     ;       ; 6.065 ; 6.574 ;       ;
; SW[0]      ; HEX0[2]     ;       ; 7.448 ; 7.724 ;       ;
; SW[0]      ; HEX0[3]     ;       ; 4.728 ; 5.337 ;       ;
; SW[0]      ; HEX0[4]     ;       ; 4.877 ; 5.471 ;       ;
; SW[0]      ; HEX0[5]     ;       ; 6.562 ; 7.026 ;       ;
; SW[0]      ; HEX0[6]     ; 5.597 ;       ;       ; 6.120 ;
; SW[0]      ; HEX1[0]     ;       ; 4.746 ; 5.221 ;       ;
; SW[0]      ; HEX1[1]     ;       ; 4.294 ; 4.811 ;       ;
; SW[0]      ; HEX1[2]     ;       ; 4.126 ; 4.655 ;       ;
; SW[0]      ; HEX1[3]     ;       ; 4.311 ; 4.819 ;       ;
; SW[0]      ; HEX1[4]     ;       ; 4.121 ; 4.652 ;       ;
; SW[0]      ; HEX1[5]     ;       ; 4.848 ; 5.362 ;       ;
; SW[0]      ; HEX1[6]     ; 5.181 ;       ;       ; 5.667 ;
; SW[0]      ; HEX2[0]     ;       ; 3.975 ; 4.489 ;       ;
; SW[0]      ; HEX2[1]     ;       ; 3.992 ; 4.509 ;       ;
; SW[0]      ; HEX2[2]     ;       ; 3.813 ; 4.348 ;       ;
; SW[0]      ; HEX2[3]     ;       ; 3.792 ; 4.327 ;       ;
; SW[0]      ; HEX2[4]     ;       ; 3.906 ; 4.439 ;       ;
; SW[0]      ; HEX2[5]     ;       ; 3.963 ; 4.479 ;       ;
; SW[0]      ; HEX2[6]     ; 3.992 ;       ;       ; 4.506 ;
; SW[0]      ; HEX3[0]     ;       ; 4.754 ; 5.260 ;       ;
; SW[0]      ; HEX3[1]     ;       ; 5.008 ; 5.497 ;       ;
; SW[0]      ; HEX3[2]     ;       ; 5.880 ; 6.713 ;       ;
; SW[0]      ; HEX3[3]     ;       ; 4.395 ; 5.032 ;       ;
; SW[0]      ; HEX3[4]     ;       ; 4.383 ; 5.019 ;       ;
; SW[0]      ; HEX3[5]     ;       ; 4.425 ; 5.051 ;       ;
; SW[0]      ; HEX3[6]     ; 4.387 ;       ;       ; 5.015 ;
; SW[0]      ; HEX4[0]     ;       ; 4.827 ; 5.429 ;       ;
; SW[0]      ; HEX4[3]     ;       ; 5.001 ; 5.591 ;       ;
; SW[0]      ; HEX4[4]     ;       ; 4.700 ; 5.331 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 4.700 ; 5.331 ;       ;
; SW[0]      ; HEX6[1]     ;       ; 4.209 ; 4.833 ;       ;
; SW[0]      ; HEX6[2]     ;       ; 4.189 ; 4.813 ;       ;
; SW[0]      ; HEX6[6]     ; 4.194 ;       ;       ; 4.822 ;
; SW[0]      ; HEX7[0]     ;       ; 4.204 ; 4.832 ;       ;
; SW[0]      ; HEX7[5]     ;       ; 4.250 ; 4.879 ;       ;
; SW[0]      ; HEX7[6]     ; 4.346 ;       ;       ; 5.001 ;
; SW[1]      ; HEX0[0]     ; 6.404 ; 6.721 ; 7.064 ; 7.374 ;
; SW[1]      ; HEX0[1]     ; 5.849 ; 6.027 ; 6.509 ; 6.680 ;
; SW[1]      ; HEX0[2]     ;       ; 7.402 ; 7.652 ;       ;
; SW[1]      ; HEX0[3]     ; 4.610 ; 4.687 ; 5.270 ; 5.340 ;
; SW[1]      ; HEX0[4]     ; 4.749 ;       ;       ; 5.493 ;
; SW[1]      ; HEX0[5]     ; 6.297 ;       ;       ; 7.171 ;
; SW[1]      ; HEX0[6]     ; 5.672 ; 5.495 ; 6.325 ; 6.155 ;
; SW[2]      ; HEX0[0]     ; 6.408 ; 6.733 ; 7.056 ; 7.382 ;
; SW[2]      ; HEX0[1]     ; 5.861 ; 6.047 ; 6.510 ; 6.694 ;
; SW[2]      ; HEX0[2]     ; 7.006 ;       ;       ; 8.070 ;
; SW[2]      ; HEX0[3]     ; 4.622 ; 4.706 ; 5.269 ; 5.336 ;
; SW[2]      ; HEX0[4]     ;       ; 4.872 ; 5.435 ;       ;
; SW[2]      ; HEX0[5]     ; 6.312 ; 6.548 ; 6.976 ; 7.165 ;
; SW[2]      ; HEX0[6]     ; 5.685 ; 5.506 ; 6.317 ; 6.149 ;
; SW[3]      ; HEX0[0]     ; 6.406 ; 6.719 ; 7.039 ; 7.371 ;
; SW[3]      ; HEX0[1]     ; 5.845 ;       ;       ; 6.670 ;
; SW[3]      ; HEX0[2]     ; 6.987 ; 7.392 ; 7.620 ; 8.044 ;
; SW[3]      ; HEX0[3]     ; 4.607 ; 4.679 ; 5.240 ; 5.332 ;
; SW[3]      ; HEX0[4]     ; 4.742 ; 4.830 ; 5.375 ; 5.482 ;
; SW[3]      ; HEX0[5]     ; 6.295 ; 6.512 ; 6.928 ; 7.165 ;
; SW[3]      ; HEX0[6]     ; 5.667 ; 5.495 ; 6.320 ; 6.128 ;
; SW[4]      ; HEX0[0]     ; 6.426 ; 6.751 ; 7.091 ; 7.397 ;
; SW[4]      ; HEX0[1]     ; 5.873 ; 6.057 ; 6.541 ; 6.721 ;
; SW[4]      ; HEX0[2]     ; 7.017 ; 7.473 ; 7.723 ; 8.096 ;
; SW[4]      ; HEX0[3]     ; 4.663 ; 4.737 ; 5.322 ; 5.410 ;
; SW[4]      ; HEX0[4]     ;       ; 4.871 ; 5.441 ;       ;
; SW[4]      ; HEX0[5]     ; 6.327 ; 6.549 ; 6.985 ; 7.196 ;
; SW[4]      ; HEX0[6]     ; 5.720 ; 5.518 ; 6.351 ; 6.205 ;
; SW[5]      ; HEX1[0]     ; 4.970 ; 5.127 ; 5.630 ; 5.728 ;
; SW[5]      ; HEX1[1]     ; 4.567 ; 4.662 ; 5.208 ; 5.299 ;
; SW[5]      ; HEX1[2]     ;       ; 4.483 ; 5.037 ;       ;
; SW[5]      ; HEX1[3]     ; 4.572 ; 4.684 ; 5.225 ; 5.296 ;
; SW[5]      ; HEX1[4]     ; 4.407 ;       ;       ; 5.104 ;
; SW[5]      ; HEX1[5]     ; 5.120 ;       ;       ; 5.831 ;
; SW[5]      ; HEX1[6]     ; 5.699 ; 5.531 ; 6.283 ; 6.194 ;
; SW[6]      ; HEX1[0]     ; 4.973 ; 5.125 ; 5.618 ; 5.735 ;
; SW[6]      ; HEX1[1]     ; 4.568 ; 4.700 ; 5.231 ; 5.286 ;
; SW[6]      ; HEX1[2]     ; 4.415 ;       ;       ; 5.122 ;
; SW[6]      ; HEX1[3]     ; 4.582 ; 4.694 ; 5.226 ; 5.291 ;
; SW[6]      ; HEX1[4]     ;       ; 4.490 ; 5.042 ;       ;
; SW[6]      ; HEX1[5]     ; 5.138 ; 5.230 ; 5.762 ; 5.856 ;
; SW[6]      ; HEX1[6]     ; 5.711 ; 5.542 ; 6.280 ; 6.198 ;
; SW[7]      ; HEX1[0]     ; 4.777 ; 4.903 ; 5.365 ; 5.511 ;
; SW[7]      ; HEX1[1]     ; 4.374 ;       ;       ; 5.066 ;
; SW[7]      ; HEX1[2]     ; 4.208 ; 4.282 ; 4.798 ; 4.891 ;
; SW[7]      ; HEX1[3]     ; 4.380 ; 4.471 ; 4.969 ; 5.080 ;
; SW[7]      ; HEX1[4]     ; 4.205 ; 4.276 ; 4.794 ; 4.884 ;
; SW[7]      ; HEX1[5]     ; 4.919 ; 5.006 ; 5.510 ; 5.616 ;
; SW[7]      ; HEX1[6]     ; 5.460 ; 5.332 ; 6.069 ; 5.921 ;
; SW[8]      ; HEX1[0]     ; 4.940 ; 5.071 ; 5.576 ; 5.700 ;
; SW[8]      ; HEX1[1]     ; 4.537 ; 4.626 ; 5.173 ; 5.255 ;
; SW[8]      ; HEX1[2]     ; 4.369 ; 4.448 ; 5.004 ; 5.076 ;
; SW[8]      ; HEX1[3]     ; 4.542 ; 4.638 ; 5.178 ; 5.267 ;
; SW[8]      ; HEX1[4]     ;       ; 4.444 ; 5.005 ;       ;
; SW[8]      ; HEX1[5]     ; 5.082 ; 5.174 ; 5.718 ; 5.803 ;
; SW[8]      ; HEX1[6]     ; 5.627 ; 5.494 ; 6.255 ; 6.129 ;
; SW[9]      ; HEX2[0]     ; 4.069 ; 4.173 ; 4.676 ; 4.738 ;
; SW[9]      ; HEX2[1]     ; 4.094 ; 4.174 ; 4.678 ; 4.758 ;
; SW[9]      ; HEX2[2]     ;       ; 3.989 ; 4.511 ;       ;
; SW[9]      ; HEX2[3]     ; 3.912 ; 3.982 ; 4.518 ; 4.539 ;
; SW[9]      ; HEX2[4]     ; 4.020 ;       ;       ; 4.645 ;
; SW[9]      ; HEX2[5]     ; 4.074 ;       ;       ; 4.715 ;
; SW[9]      ; HEX2[6]     ; 4.283 ; 4.205 ; 4.885 ; 4.769 ;
; SW[10]     ; HEX2[0]     ; 4.429 ; 4.505 ; 5.059 ; 5.128 ;
; SW[10]     ; HEX2[1]     ; 4.453 ; 4.525 ; 5.083 ; 5.148 ;
; SW[10]     ; HEX2[2]     ; 4.286 ;       ;       ; 4.963 ;
; SW[10]     ; HEX2[3]     ; 4.275 ; 4.329 ; 4.905 ; 4.952 ;
; SW[10]     ; HEX2[4]     ;       ; 4.434 ; 5.005 ;       ;
; SW[10]     ; HEX2[5]     ; 4.425 ; 4.500 ; 5.054 ; 5.122 ;
; SW[10]     ; HEX2[6]     ; 4.638 ; 4.547 ; 5.261 ; 5.177 ;
; SW[11]     ; HEX2[0]     ; 4.237 ; 4.308 ; 4.831 ; 4.922 ;
; SW[11]     ; HEX2[1]     ; 4.263 ;       ;       ; 4.944 ;
; SW[11]     ; HEX2[2]     ; 4.097 ; 4.147 ; 4.691 ; 4.760 ;
; SW[11]     ; HEX2[3]     ; 4.077 ; 4.126 ; 4.670 ; 4.739 ;
; SW[11]     ; HEX2[4]     ; 4.181 ; 4.234 ; 4.776 ; 4.848 ;
; SW[11]     ; HEX2[5]     ; 4.237 ; 4.307 ; 4.831 ; 4.921 ;
; SW[11]     ; HEX2[6]     ; 4.437 ; 4.351 ; 5.050 ; 4.944 ;
; SW[12]     ; HEX2[0]     ; 4.383 ; 4.485 ; 5.041 ; 5.099 ;
; SW[12]     ; HEX2[1]     ; 4.407 ; 4.522 ; 5.075 ; 5.118 ;
; SW[12]     ; HEX2[2]     ; 4.240 ; 4.301 ; 4.874 ; 4.917 ;
; SW[12]     ; HEX2[3]     ; 4.238 ; 4.311 ; 4.889 ; 4.912 ;
; SW[12]     ; HEX2[4]     ;       ; 4.405 ; 4.982 ;       ;
; SW[12]     ; HEX2[5]     ; 4.399 ; 4.460 ; 5.013 ; 5.112 ;
; SW[12]     ; HEX2[6]     ; 4.619 ; 4.503 ; 5.232 ; 5.159 ;
; SW[13]     ; HEX3[0]     ; 4.606 ; 4.739 ; 5.199 ; 5.321 ;
; SW[13]     ; HEX3[1]     ; 4.834 ; 4.983 ; 5.428 ; 5.566 ;
; SW[13]     ; HEX3[2]     ;       ; 5.863 ; 6.652 ;       ;
; SW[13]     ; HEX3[3]     ; 4.370 ; 4.377 ; 4.969 ; 4.975 ;
; SW[13]     ; HEX3[4]     ; 4.357 ;       ;       ; 4.967 ;
; SW[13]     ; HEX3[5]     ; 4.382 ;       ;       ; 4.981 ;
; SW[13]     ; HEX3[6]     ; 4.490 ; 4.458 ; 5.062 ; 5.074 ;
; SW[14]     ; HEX3[0]     ; 4.593 ; 4.711 ; 5.175 ; 5.331 ;
; SW[14]     ; HEX3[1]     ; 4.810 ; 4.973 ; 5.430 ; 5.552 ;
; SW[14]     ; HEX3[2]     ; 6.030 ;       ;       ; 6.442 ;
; SW[14]     ; HEX3[3]     ; 4.346 ; 4.353 ; 4.950 ; 4.953 ;
; SW[14]     ; HEX3[4]     ;       ; 4.340 ; 4.936 ;       ;
; SW[14]     ; HEX3[5]     ; 4.369 ; 4.402 ; 4.990 ; 4.989 ;
; SW[14]     ; HEX3[6]     ; 4.475 ; 4.444 ; 5.052 ; 5.057 ;
; SW[15]     ; HEX3[0]     ; 4.487 ; 4.619 ; 5.071 ; 5.196 ;
; SW[15]     ; HEX3[1]     ; 4.722 ;       ;       ; 5.447 ;
; SW[15]     ; HEX3[2]     ; 5.943 ; 5.747 ; 6.528 ; 6.325 ;
; SW[15]     ; HEX3[3]     ; 4.261 ; 4.260 ; 4.845 ; 4.837 ;
; SW[15]     ; HEX3[4]     ; 4.247 ; 4.248 ; 4.831 ; 4.825 ;
; SW[15]     ; HEX3[5]     ; 4.280 ; 4.291 ; 4.864 ; 4.868 ;
; SW[15]     ; HEX3[6]     ; 4.370 ; 4.348 ; 4.947 ; 4.932 ;
; SW[16]     ; HEX3[0]     ; 4.700 ; 4.827 ; 5.300 ; 5.447 ;
; SW[16]     ; HEX3[1]     ; 4.943 ; 5.086 ; 5.544 ; 5.706 ;
; SW[16]     ; HEX3[2]     ; 6.161 ; 5.960 ; 6.763 ; 6.581 ;
; SW[16]     ; HEX3[3]     ; 4.477 ; 4.472 ; 5.078 ; 5.092 ;
; SW[16]     ; HEX3[4]     ;       ; 4.458 ; 5.062 ;       ;
; SW[16]     ; HEX3[5]     ; 4.505 ; 4.511 ; 5.107 ; 5.133 ;
; SW[16]     ; HEX3[6]     ; 4.590 ; 4.572 ; 5.210 ; 5.173 ;
; SW[17]     ; HEX4[0]     ; 4.529 ;       ;       ; 5.190 ;
; SW[17]     ; HEX4[3]     ; 4.691 ;       ;       ; 5.364 ;
; SW[17]     ; HEX4[4]     ; 4.431 ;       ;       ; 5.063 ;
; SW[17]     ; HEX4[5]     ; 4.431 ;       ;       ; 5.063 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                             ; -6.765    ; -0.187 ; -3.919   ; 0.298   ; -1.285              ;
;  CLOCK_50                                                                    ; -0.007    ; 0.182  ; -0.652   ; 0.298   ; 9.265               ;
;  PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -6.765    ; -0.187 ; -3.471   ; 1.560   ; 24999.687           ;
;  PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -3.161    ; 0.141  ; -3.919   ; 1.565   ; 41.355              ;
;  RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; -1.274    ; 0.075  ; N/A      ; N/A     ; 0.366               ;
;  audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.364    ; 0.184  ; -0.717   ; 0.313   ; -1.285              ;
; Design-wide TNS                                                              ; -1111.992 ; -0.187 ; -384.09  ; 0.0     ; -5.14               ;
;  CLOCK_50                                                                    ; -0.007    ; 0.000  ; -40.974  ; 0.000   ; 0.000               ;
;  PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; -91.670   ; -0.187 ; -82.298  ; 0.000   ; 0.000               ;
;  PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; -1006.354 ; 0.000  ; -257.950 ; 0.000   ; 0.000               ;
;  RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; -13.208   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; -0.753    ; 0.000  ; -2.868   ; 0.000   ; -5.140              ;
+------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 3.117 ; 3.685 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 7.794 ; 8.357 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; 7.794 ; 8.357 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; 5.282 ; 5.686 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; 5.133 ; 5.563 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; 5.558 ; 6.032 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; 5.270 ; 5.720 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; 5.453 ; 5.905 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; 5.776 ; 6.206 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; 5.120 ; 5.553 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; 5.742 ; 6.173 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; 5.074 ; 5.490 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; 5.543 ; 6.017 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; 5.493 ; 5.924 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; 5.502 ; 5.971 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; 5.443 ; 5.908 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; 5.423 ; 5.893 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; 5.475 ; 5.941 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; 5.384 ; 5.800 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; 5.448 ; 5.888 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -1.260 ; -2.163 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -2.306 ; -2.952 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[0]     ; CLOCK_50   ; -2.778 ; -3.524 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[1]     ; CLOCK_50   ; -2.408 ; -3.083 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[2]     ; CLOCK_50   ; -2.343 ; -2.998 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[3]     ; CLOCK_50   ; -2.555 ; -3.253 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[4]     ; CLOCK_50   ; -2.402 ; -3.075 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[5]     ; CLOCK_50   ; -2.492 ; -3.176 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[6]     ; CLOCK_50   ; -2.633 ; -3.333 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[7]     ; CLOCK_50   ; -2.340 ; -2.994 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[8]     ; CLOCK_50   ; -2.609 ; -3.309 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[9]     ; CLOCK_50   ; -2.306 ; -2.952 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[10]    ; CLOCK_50   ; -2.537 ; -3.230 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[11]    ; CLOCK_50   ; -2.494 ; -3.190 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[12]    ; CLOCK_50   ; -2.514 ; -3.215 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[13]    ; CLOCK_50   ; -2.484 ; -3.171 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[14]    ; CLOCK_50   ; -2.454 ; -3.142 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[15]    ; CLOCK_50   ; -2.500 ; -3.186 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[16]    ; CLOCK_50   ; -2.443 ; -3.111 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  SW[17]    ; CLOCK_50   ; -2.471 ; -3.154 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 12.266 ; 12.225 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 8.711  ; 8.315  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.885  ; 6.825  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.898  ; 6.837  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.922  ; 6.862  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.853  ; 6.791  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.285  ; 7.216  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.290  ; 7.227  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.923  ; 6.867  ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.711  ; 8.315  ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 7.095  ; 7.018  ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 6.932  ; 6.875  ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 12.309 ; 12.069 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 8.822  ; 8.923  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 8.901  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 10.263 ; 10.072 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;        ; 2.845  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 9.881  ; 9.694  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.850  ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 2.735  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 2.737  ;        ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 6.186 ; 6.529 ; Rise       ; CLOCK_50                                              ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.529 ; 3.522 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.561 ; 3.556 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.578 ; 3.571 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.587 ; 3.587 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.529 ; 3.522 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.763 ; 3.781 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.768 ; 3.790 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.578 ; 3.580 ; Rise       ; CLOCK_50                                              ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.908 ; 4.685 ; Rise       ; CLOCK_50                                              ;
; LCD_EN       ; CLOCK_50   ; 3.644 ; 3.653 ; Rise       ; CLOCK_50                                              ;
; LCD_RS       ; CLOCK_50   ; 3.587 ; 3.589 ; Rise       ; CLOCK_50                                              ;
; I2C_SCLK     ; CLOCK_50   ; 4.892 ; 4.480 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.370 ; 4.092 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK     ; CLOCK_50   ; 4.193 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK  ; CLOCK_50   ; 4.755 ; 5.079 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ;       ; 1.276 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_DACLRCK  ; CLOCK_50   ; 4.567 ; 4.864 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ;       ; 1.281 ; Rise       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_BCLK     ; CLOCK_50   ; 1.235 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
; AUD_XCK      ; CLOCK_50   ; 1.240 ;       ; Fall       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ;        ; 12.910 ; 13.412 ;        ;
; SW[0]      ; HEX0[1]     ;        ; 11.364 ; 11.719 ;        ;
; SW[0]      ; HEX0[2]     ;        ; 14.234 ; 14.702 ;        ;
; SW[0]      ; HEX0[3]     ;        ; 9.229  ; 9.722  ;        ;
; SW[0]      ; HEX0[4]     ;        ; 9.501  ; 9.999  ;        ;
; SW[0]      ; HEX0[5]     ;        ; 12.253 ; 12.672 ;        ;
; SW[0]      ; HEX0[6]     ; 10.810 ;        ;        ; 11.335 ;
; SW[0]      ; HEX1[0]     ;        ; 9.149  ; 9.581  ;        ;
; SW[0]      ; HEX1[1]     ;        ; 8.295  ; 8.721  ;        ;
; SW[0]      ; HEX1[2]     ;        ; 7.995  ; 8.402  ;        ;
; SW[0]      ; HEX1[3]     ;        ; 8.320  ; 8.735  ;        ;
; SW[0]      ; HEX1[4]     ;        ; 7.972  ; 8.382  ;        ;
; SW[0]      ; HEX1[5]     ;        ; 9.024  ; 9.331  ;        ;
; SW[0]      ; HEX1[6]     ; 9.633  ;        ;        ; 9.967  ;
; SW[0]      ; HEX2[0]     ;        ; 7.663  ; 8.082  ;        ;
; SW[0]      ; HEX2[1]     ;        ; 7.694  ; 8.126  ;        ;
; SW[0]      ; HEX2[2]     ;        ; 7.366  ; 7.779  ;        ;
; SW[0]      ; HEX2[3]     ;        ; 7.344  ; 7.757  ;        ;
; SW[0]      ; HEX2[4]     ;        ; 7.559  ; 8.001  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 7.651  ; 8.071  ;        ;
; SW[0]      ; HEX2[6]     ; 7.683  ;        ;        ; 8.103  ;
; SW[0]      ; HEX3[0]     ;        ; 9.182  ; 9.644  ;        ;
; SW[0]      ; HEX3[1]     ;        ; 9.692  ; 10.170 ;        ;
; SW[0]      ; HEX3[2]     ;        ; 10.601 ; 11.418 ;        ;
; SW[0]      ; HEX3[3]     ;        ; 8.483  ; 9.056  ;        ;
; SW[0]      ; HEX3[4]     ;        ; 8.410  ; 8.949  ;        ;
; SW[0]      ; HEX3[5]     ;        ; 8.455  ; 8.996  ;        ;
; SW[0]      ; HEX3[6]     ; 8.412  ;        ;        ; 8.952  ;
; SW[0]      ; HEX4[0]     ;        ; 9.338  ; 9.831  ;        ;
; SW[0]      ; HEX4[3]     ;        ; 9.581  ; 10.101 ;        ;
; SW[0]      ; HEX4[4]     ;        ; 9.073  ; 9.638  ;        ;
; SW[0]      ; HEX4[5]     ;        ; 9.073  ; 9.638  ;        ;
; SW[0]      ; HEX6[1]     ;        ; 8.039  ; 8.390  ;        ;
; SW[0]      ; HEX6[2]     ;        ; 8.019  ; 8.370  ;        ;
; SW[0]      ; HEX6[6]     ; 8.038  ;        ;        ; 8.387  ;
; SW[0]      ; HEX7[0]     ;        ; 8.048  ; 8.397  ;        ;
; SW[0]      ; HEX7[5]     ;        ; 8.096  ; 8.445  ;        ;
; SW[0]      ; HEX7[6]     ; 8.355  ;        ;        ; 8.704  ;
; SW[1]      ; HEX0[0]     ; 12.919 ; 12.834 ; 13.340 ; 13.246 ;
; SW[1]      ; HEX0[1]     ; 11.230 ; 11.290 ; 11.651 ; 11.702 ;
; SW[1]      ; HEX0[2]     ;        ; 14.152 ; 14.624 ;        ;
; SW[1]      ; HEX0[3]     ; 9.230  ; 9.154  ; 9.651  ; 9.566  ;
; SW[1]      ; HEX0[4]     ; 9.512  ;        ;        ; 9.842  ;
; SW[1]      ; HEX0[5]     ; 12.178 ;        ;        ; 12.588 ;
; SW[1]      ; HEX0[6]     ; 11.078 ; 11.137 ; 11.490 ; 11.558 ;
; SW[2]      ; HEX0[0]     ; 12.946 ; 12.944 ; 13.420 ; 13.315 ;
; SW[2]      ; HEX0[1]     ; 11.325 ; 11.360 ; 11.698 ; 11.792 ;
; SW[2]      ; HEX0[2]     ; 14.316 ;        ;        ; 14.691 ;
; SW[2]      ; HEX0[3]     ; 9.324  ; 9.271  ; 9.739  ; 9.712  ;
; SW[2]      ; HEX0[4]     ;        ; 9.551  ; 10.025 ;        ;
; SW[2]      ; HEX0[5]     ; 12.285 ; 12.267 ; 12.677 ; 12.709 ;
; SW[2]      ; HEX0[6]     ; 11.142 ; 11.242 ; 11.608 ; 11.597 ;
; SW[3]      ; HEX0[0]     ; 12.922 ; 12.836 ; 13.324 ; 13.276 ;
; SW[3]      ; HEX0[1]     ; 11.227 ;        ;        ; 11.725 ;
; SW[3]      ; HEX0[2]     ; 14.198 ; 14.143 ; 14.601 ; 14.586 ;
; SW[3]      ; HEX0[3]     ; 9.228  ; 9.151  ; 9.631  ; 9.591  ;
; SW[3]      ; HEX0[4]     ; 9.506  ; 9.423  ; 9.907  ; 9.861  ;
; SW[3]      ; HEX0[5]     ; 12.175 ; 12.174 ; 12.580 ; 12.614 ;
; SW[3]      ; HEX0[6]     ; 11.078 ; 11.138 ; 11.519 ; 11.542 ;
; SW[4]      ; HEX0[0]     ; 13.027 ; 12.996 ; 13.497 ; 13.391 ;
; SW[4]      ; HEX0[1]     ; 11.382 ; 11.410 ; 11.769 ; 11.863 ;
; SW[4]      ; HEX0[2]     ; 14.355 ; 14.357 ; 14.821 ; 14.757 ;
; SW[4]      ; HEX0[3]     ; 9.379  ; 9.318  ; 9.810  ; 9.783  ;
; SW[4]      ; HEX0[4]     ;        ; 9.594  ; 10.092 ;        ;
; SW[4]      ; HEX0[5]     ; 12.286 ; 12.379 ; 12.794 ; 12.703 ;
; SW[4]      ; HEX0[6]     ; 11.240 ; 11.304 ; 11.685 ; 11.715 ;
; SW[5]      ; HEX1[0]     ; 10.067 ; 9.973  ; 10.430 ; 10.370 ;
; SW[5]      ; HEX1[1]     ; 9.197  ; 9.158  ; 9.597  ; 9.486  ;
; SW[5]      ; HEX1[2]     ;        ; 8.854  ; 9.281  ;        ;
; SW[5]      ; HEX1[3]     ; 9.224  ; 9.146  ; 9.585  ; 9.541  ;
; SW[5]      ; HEX1[4]     ; 8.866  ;        ;        ; 9.211  ;
; SW[5]      ; HEX1[5]     ; 9.818  ;        ;        ; 10.244 ;
; SW[5]      ; HEX1[6]     ; 10.837 ; 10.693 ; 11.120 ; 11.134 ;
; SW[6]      ; HEX1[0]     ; 9.981  ; 10.009 ; 10.450 ; 10.292 ;
; SW[6]      ; HEX1[1]     ; 9.185  ; 9.150  ; 9.575  ; 9.453  ;
; SW[6]      ; HEX1[2]     ; 8.885  ;        ;        ; 9.194  ;
; SW[6]      ; HEX1[3]     ; 9.190  ; 9.188  ; 9.613  ; 9.508  ;
; SW[6]      ; HEX1[4]     ;        ; 8.791  ; 9.194  ;        ;
; SW[6]      ; HEX1[5]     ; 9.810  ; 9.829  ; 10.148 ; 10.217 ;
; SW[6]      ; HEX1[6]     ; 10.840 ; 10.750 ; 11.201 ; 11.125 ;
; SW[7]      ; HEX1[0]     ; 9.581  ; 9.491  ; 9.931  ; 9.878  ;
; SW[7]      ; HEX1[1]     ; 8.726  ;        ;        ; 9.029  ;
; SW[7]      ; HEX1[2]     ; 8.397  ; 8.331  ; 8.748  ; 8.720  ;
; SW[7]      ; HEX1[3]     ; 8.739  ; 8.665  ; 9.089  ; 9.052  ;
; SW[7]      ; HEX1[4]     ; 8.378  ; 8.310  ; 8.727  ; 8.696  ;
; SW[7]      ; HEX1[5]     ; 9.330  ; 9.363  ; 9.682  ; 9.753  ;
; SW[7]      ; HEX1[6]     ; 10.324 ; 10.267 ; 10.710 ; 10.617 ;
; SW[8]      ; HEX1[0]     ; 9.949  ; 9.860  ; 10.330 ; 10.232 ;
; SW[8]      ; HEX1[1]     ; 9.095  ; 9.012  ; 9.476  ; 9.384  ;
; SW[8]      ; HEX1[2]     ; 8.765  ; 8.701  ; 9.146  ; 9.073  ;
; SW[8]      ; HEX1[3]     ; 9.106  ; 9.033  ; 9.487  ; 9.405  ;
; SW[8]      ; HEX1[4]     ;        ; 8.680  ; 9.128  ;        ;
; SW[8]      ; HEX1[5]     ; 9.700  ; 9.735  ; 10.081 ; 10.107 ;
; SW[8]      ; HEX1[6]     ; 10.692 ; 10.634 ; 11.064 ; 11.015 ;
; SW[9]      ; HEX2[0]     ; 8.173  ; 8.113  ; 8.539  ; 8.500  ;
; SW[9]      ; HEX2[1]     ; 8.204  ; 8.172  ; 8.618  ; 8.499  ;
; SW[9]      ; HEX2[2]     ;        ; 7.840  ; 8.266  ;        ;
; SW[9]      ; HEX2[3]     ; 7.851  ; 7.795  ; 8.217  ; 8.203  ;
; SW[9]      ; HEX2[4]     ; 8.087  ;        ;        ; 8.414  ;
; SW[9]      ; HEX2[5]     ; 8.169  ;        ;        ; 8.495  ;
; SW[9]      ; HEX2[6]     ; 8.426  ; 8.454  ; 8.850  ; 8.808  ;
; SW[10]     ; HEX2[0]     ; 8.863  ; 8.796  ; 9.210  ; 9.134  ;
; SW[10]     ; HEX2[1]     ; 8.910  ; 8.830  ; 9.257  ; 9.168  ;
; SW[10]     ; HEX2[2]     ; 8.558  ;        ;        ; 8.835  ;
; SW[10]     ; HEX2[3]     ; 8.545  ; 8.482  ; 8.892  ; 8.820  ;
; SW[10]     ; HEX2[4]     ;        ; 8.690  ; 9.126  ;        ;
; SW[10]     ; HEX2[5]     ; 8.857  ; 8.788  ; 9.205  ; 9.127  ;
; SW[10]     ; HEX2[6]     ; 9.159  ; 9.176  ; 9.498  ; 9.524  ;
; SW[11]     ; HEX2[0]     ; 8.501  ; 8.433  ; 8.856  ; 8.824  ;
; SW[11]     ; HEX2[1]     ; 8.549  ;        ;        ; 8.861  ;
; SW[11]     ; HEX2[2]     ; 8.198  ; 8.136  ; 8.553  ; 8.529  ;
; SW[11]     ; HEX2[3]     ; 8.176  ; 8.112  ; 8.531  ; 8.504  ;
; SW[11]     ; HEX2[4]     ; 8.414  ; 8.322  ; 8.769  ; 8.716  ;
; SW[11]     ; HEX2[5]     ; 8.500  ; 8.430  ; 8.855  ; 8.821  ;
; SW[11]     ; HEX2[6]     ; 8.792  ; 8.810  ; 9.183  ; 9.165  ;
; SW[12]     ; HEX2[0]     ; 8.803  ; 8.806  ; 9.251  ; 9.171  ;
; SW[12]     ; HEX2[1]     ; 8.866  ; 8.830  ; 9.280  ; 9.172  ;
; SW[12]     ; HEX2[2]     ; 8.514  ; 8.429  ; 8.864  ; 8.838  ;
; SW[12]     ; HEX2[3]     ; 8.460  ; 8.452  ; 8.896  ; 8.789  ;
; SW[12]     ; HEX2[4]     ;        ; 8.692  ; 9.150  ;        ;
; SW[12]     ; HEX2[5]     ; 8.796  ; 8.797  ; 9.244  ; 9.162  ;
; SW[12]     ; HEX2[6]     ; 9.129  ; 9.151  ; 9.559  ; 9.527  ;
; SW[13]     ; HEX3[0]     ; 9.352  ; 9.239  ; 9.647  ; 9.642  ;
; SW[13]     ; HEX3[1]     ; 9.841  ; 9.756  ; 10.203 ; 10.132 ;
; SW[13]     ; HEX3[2]     ;        ; 10.737 ; 11.511 ;        ;
; SW[13]     ; HEX3[3]     ; 8.764  ; 8.610  ; 9.131  ; 8.942  ;
; SW[13]     ; HEX3[4]     ; 8.657  ;        ;        ; 8.890  ;
; SW[13]     ; HEX3[5]     ; 8.697  ;        ;        ; 8.904  ;
; SW[13]     ; HEX3[6]     ; 8.824  ; 8.894  ; 9.131  ; 9.283  ;
; SW[14]     ; HEX3[0]     ; 9.261  ; 9.256  ; 9.697  ; 9.609  ;
; SW[14]     ; HEX3[1]     ; 9.789  ; 9.702  ; 10.174 ; 10.122 ;
; SW[14]     ; HEX3[2]     ; 11.075 ;        ;        ; 11.038 ;
; SW[14]     ; HEX3[3]     ; 8.694  ; 8.561  ; 9.113  ; 8.882  ;
; SW[14]     ; HEX3[4]     ;        ; 8.477  ; 8.987  ;        ;
; SW[14]     ; HEX3[5]     ; 8.655  ; 8.481  ; 9.004  ; 8.894  ;
; SW[14]     ; HEX3[6]     ; 8.774  ; 8.907  ; 9.218  ; 9.258  ;
; SW[15]     ; HEX3[0]     ; 9.046  ; 8.971  ; 9.393  ; 9.309  ;
; SW[15]     ; HEX3[1]     ; 9.570  ;        ;        ; 9.817  ;
; SW[15]     ; HEX3[2]     ; 10.823 ; 10.393 ; 11.170 ; 10.731 ;
; SW[15]     ; HEX3[3]     ; 8.459  ; 8.273  ; 8.806  ; 8.611  ;
; SW[15]     ; HEX3[4]     ; 8.351  ; 8.199  ; 8.698  ; 8.537  ;
; SW[15]     ; HEX3[5]     ; 8.399  ; 8.244  ; 8.746  ; 8.582  ;
; SW[15]     ; HEX3[6]     ; 8.549  ; 8.652  ; 8.887  ; 8.999  ;
; SW[16]     ; HEX3[0]     ; 9.492  ; 9.416  ; 9.826  ; 9.787  ;
; SW[16]     ; HEX3[1]     ; 10.023 ; 9.931  ; 10.357 ; 10.303 ;
; SW[16]     ; HEX3[2]     ; 11.272 ; 10.840 ; 11.609 ; 11.215 ;
; SW[16]     ; HEX3[3]     ; 8.909  ; 8.722  ; 9.242  ; 9.092  ;
; SW[16]     ; HEX3[4]     ;        ; 8.646  ; 9.134  ;        ;
; SW[16]     ; HEX3[5]     ; 8.855  ; 8.701  ; 9.193  ; 9.074  ;
; SW[16]     ; HEX3[6]     ; 9.005  ; 9.109  ; 9.377  ; 9.443  ;
; SW[17]     ; HEX4[0]     ; 8.935  ;        ;        ; 9.209  ;
; SW[17]     ; HEX4[3]     ; 9.205  ;        ;        ; 9.452  ;
; SW[17]     ; HEX4[4]     ; 8.742  ;        ;        ; 8.944  ;
; SW[17]     ; HEX4[5]     ; 8.742  ;        ;        ; 8.944  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ;       ; 6.761 ; 7.130 ;       ;
; SW[0]      ; HEX0[1]     ;       ; 6.065 ; 6.574 ;       ;
; SW[0]      ; HEX0[2]     ;       ; 7.448 ; 7.724 ;       ;
; SW[0]      ; HEX0[3]     ;       ; 4.728 ; 5.337 ;       ;
; SW[0]      ; HEX0[4]     ;       ; 4.877 ; 5.471 ;       ;
; SW[0]      ; HEX0[5]     ;       ; 6.562 ; 7.026 ;       ;
; SW[0]      ; HEX0[6]     ; 5.597 ;       ;       ; 6.120 ;
; SW[0]      ; HEX1[0]     ;       ; 4.746 ; 5.221 ;       ;
; SW[0]      ; HEX1[1]     ;       ; 4.294 ; 4.811 ;       ;
; SW[0]      ; HEX1[2]     ;       ; 4.126 ; 4.655 ;       ;
; SW[0]      ; HEX1[3]     ;       ; 4.311 ; 4.819 ;       ;
; SW[0]      ; HEX1[4]     ;       ; 4.121 ; 4.652 ;       ;
; SW[0]      ; HEX1[5]     ;       ; 4.848 ; 5.362 ;       ;
; SW[0]      ; HEX1[6]     ; 5.181 ;       ;       ; 5.667 ;
; SW[0]      ; HEX2[0]     ;       ; 3.975 ; 4.489 ;       ;
; SW[0]      ; HEX2[1]     ;       ; 3.992 ; 4.509 ;       ;
; SW[0]      ; HEX2[2]     ;       ; 3.813 ; 4.348 ;       ;
; SW[0]      ; HEX2[3]     ;       ; 3.792 ; 4.327 ;       ;
; SW[0]      ; HEX2[4]     ;       ; 3.906 ; 4.439 ;       ;
; SW[0]      ; HEX2[5]     ;       ; 3.963 ; 4.479 ;       ;
; SW[0]      ; HEX2[6]     ; 3.992 ;       ;       ; 4.506 ;
; SW[0]      ; HEX3[0]     ;       ; 4.754 ; 5.260 ;       ;
; SW[0]      ; HEX3[1]     ;       ; 5.008 ; 5.497 ;       ;
; SW[0]      ; HEX3[2]     ;       ; 5.880 ; 6.713 ;       ;
; SW[0]      ; HEX3[3]     ;       ; 4.395 ; 5.032 ;       ;
; SW[0]      ; HEX3[4]     ;       ; 4.383 ; 5.019 ;       ;
; SW[0]      ; HEX3[5]     ;       ; 4.425 ; 5.051 ;       ;
; SW[0]      ; HEX3[6]     ; 4.387 ;       ;       ; 5.015 ;
; SW[0]      ; HEX4[0]     ;       ; 4.827 ; 5.429 ;       ;
; SW[0]      ; HEX4[3]     ;       ; 5.001 ; 5.591 ;       ;
; SW[0]      ; HEX4[4]     ;       ; 4.700 ; 5.331 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 4.700 ; 5.331 ;       ;
; SW[0]      ; HEX6[1]     ;       ; 4.209 ; 4.833 ;       ;
; SW[0]      ; HEX6[2]     ;       ; 4.189 ; 4.813 ;       ;
; SW[0]      ; HEX6[6]     ; 4.194 ;       ;       ; 4.822 ;
; SW[0]      ; HEX7[0]     ;       ; 4.204 ; 4.832 ;       ;
; SW[0]      ; HEX7[5]     ;       ; 4.250 ; 4.879 ;       ;
; SW[0]      ; HEX7[6]     ; 4.346 ;       ;       ; 5.001 ;
; SW[1]      ; HEX0[0]     ; 6.404 ; 6.721 ; 7.064 ; 7.374 ;
; SW[1]      ; HEX0[1]     ; 5.849 ; 6.027 ; 6.509 ; 6.680 ;
; SW[1]      ; HEX0[2]     ;       ; 7.402 ; 7.652 ;       ;
; SW[1]      ; HEX0[3]     ; 4.610 ; 4.687 ; 5.270 ; 5.340 ;
; SW[1]      ; HEX0[4]     ; 4.749 ;       ;       ; 5.493 ;
; SW[1]      ; HEX0[5]     ; 6.297 ;       ;       ; 7.171 ;
; SW[1]      ; HEX0[6]     ; 5.672 ; 5.495 ; 6.325 ; 6.155 ;
; SW[2]      ; HEX0[0]     ; 6.408 ; 6.733 ; 7.056 ; 7.382 ;
; SW[2]      ; HEX0[1]     ; 5.861 ; 6.047 ; 6.510 ; 6.694 ;
; SW[2]      ; HEX0[2]     ; 7.006 ;       ;       ; 8.070 ;
; SW[2]      ; HEX0[3]     ; 4.622 ; 4.706 ; 5.269 ; 5.336 ;
; SW[2]      ; HEX0[4]     ;       ; 4.872 ; 5.435 ;       ;
; SW[2]      ; HEX0[5]     ; 6.312 ; 6.548 ; 6.976 ; 7.165 ;
; SW[2]      ; HEX0[6]     ; 5.685 ; 5.506 ; 6.317 ; 6.149 ;
; SW[3]      ; HEX0[0]     ; 6.406 ; 6.719 ; 7.039 ; 7.371 ;
; SW[3]      ; HEX0[1]     ; 5.845 ;       ;       ; 6.670 ;
; SW[3]      ; HEX0[2]     ; 6.987 ; 7.392 ; 7.620 ; 8.044 ;
; SW[3]      ; HEX0[3]     ; 4.607 ; 4.679 ; 5.240 ; 5.332 ;
; SW[3]      ; HEX0[4]     ; 4.742 ; 4.830 ; 5.375 ; 5.482 ;
; SW[3]      ; HEX0[5]     ; 6.295 ; 6.512 ; 6.928 ; 7.165 ;
; SW[3]      ; HEX0[6]     ; 5.667 ; 5.495 ; 6.320 ; 6.128 ;
; SW[4]      ; HEX0[0]     ; 6.426 ; 6.751 ; 7.091 ; 7.397 ;
; SW[4]      ; HEX0[1]     ; 5.873 ; 6.057 ; 6.541 ; 6.721 ;
; SW[4]      ; HEX0[2]     ; 7.017 ; 7.473 ; 7.723 ; 8.096 ;
; SW[4]      ; HEX0[3]     ; 4.663 ; 4.737 ; 5.322 ; 5.410 ;
; SW[4]      ; HEX0[4]     ;       ; 4.871 ; 5.441 ;       ;
; SW[4]      ; HEX0[5]     ; 6.327 ; 6.549 ; 6.985 ; 7.196 ;
; SW[4]      ; HEX0[6]     ; 5.720 ; 5.518 ; 6.351 ; 6.205 ;
; SW[5]      ; HEX1[0]     ; 4.970 ; 5.127 ; 5.630 ; 5.728 ;
; SW[5]      ; HEX1[1]     ; 4.567 ; 4.662 ; 5.208 ; 5.299 ;
; SW[5]      ; HEX1[2]     ;       ; 4.483 ; 5.037 ;       ;
; SW[5]      ; HEX1[3]     ; 4.572 ; 4.684 ; 5.225 ; 5.296 ;
; SW[5]      ; HEX1[4]     ; 4.407 ;       ;       ; 5.104 ;
; SW[5]      ; HEX1[5]     ; 5.120 ;       ;       ; 5.831 ;
; SW[5]      ; HEX1[6]     ; 5.699 ; 5.531 ; 6.283 ; 6.194 ;
; SW[6]      ; HEX1[0]     ; 4.973 ; 5.125 ; 5.618 ; 5.735 ;
; SW[6]      ; HEX1[1]     ; 4.568 ; 4.700 ; 5.231 ; 5.286 ;
; SW[6]      ; HEX1[2]     ; 4.415 ;       ;       ; 5.122 ;
; SW[6]      ; HEX1[3]     ; 4.582 ; 4.694 ; 5.226 ; 5.291 ;
; SW[6]      ; HEX1[4]     ;       ; 4.490 ; 5.042 ;       ;
; SW[6]      ; HEX1[5]     ; 5.138 ; 5.230 ; 5.762 ; 5.856 ;
; SW[6]      ; HEX1[6]     ; 5.711 ; 5.542 ; 6.280 ; 6.198 ;
; SW[7]      ; HEX1[0]     ; 4.777 ; 4.903 ; 5.365 ; 5.511 ;
; SW[7]      ; HEX1[1]     ; 4.374 ;       ;       ; 5.066 ;
; SW[7]      ; HEX1[2]     ; 4.208 ; 4.282 ; 4.798 ; 4.891 ;
; SW[7]      ; HEX1[3]     ; 4.380 ; 4.471 ; 4.969 ; 5.080 ;
; SW[7]      ; HEX1[4]     ; 4.205 ; 4.276 ; 4.794 ; 4.884 ;
; SW[7]      ; HEX1[5]     ; 4.919 ; 5.006 ; 5.510 ; 5.616 ;
; SW[7]      ; HEX1[6]     ; 5.460 ; 5.332 ; 6.069 ; 5.921 ;
; SW[8]      ; HEX1[0]     ; 4.940 ; 5.071 ; 5.576 ; 5.700 ;
; SW[8]      ; HEX1[1]     ; 4.537 ; 4.626 ; 5.173 ; 5.255 ;
; SW[8]      ; HEX1[2]     ; 4.369 ; 4.448 ; 5.004 ; 5.076 ;
; SW[8]      ; HEX1[3]     ; 4.542 ; 4.638 ; 5.178 ; 5.267 ;
; SW[8]      ; HEX1[4]     ;       ; 4.444 ; 5.005 ;       ;
; SW[8]      ; HEX1[5]     ; 5.082 ; 5.174 ; 5.718 ; 5.803 ;
; SW[8]      ; HEX1[6]     ; 5.627 ; 5.494 ; 6.255 ; 6.129 ;
; SW[9]      ; HEX2[0]     ; 4.069 ; 4.173 ; 4.676 ; 4.738 ;
; SW[9]      ; HEX2[1]     ; 4.094 ; 4.174 ; 4.678 ; 4.758 ;
; SW[9]      ; HEX2[2]     ;       ; 3.989 ; 4.511 ;       ;
; SW[9]      ; HEX2[3]     ; 3.912 ; 3.982 ; 4.518 ; 4.539 ;
; SW[9]      ; HEX2[4]     ; 4.020 ;       ;       ; 4.645 ;
; SW[9]      ; HEX2[5]     ; 4.074 ;       ;       ; 4.715 ;
; SW[9]      ; HEX2[6]     ; 4.283 ; 4.205 ; 4.885 ; 4.769 ;
; SW[10]     ; HEX2[0]     ; 4.429 ; 4.505 ; 5.059 ; 5.128 ;
; SW[10]     ; HEX2[1]     ; 4.453 ; 4.525 ; 5.083 ; 5.148 ;
; SW[10]     ; HEX2[2]     ; 4.286 ;       ;       ; 4.963 ;
; SW[10]     ; HEX2[3]     ; 4.275 ; 4.329 ; 4.905 ; 4.952 ;
; SW[10]     ; HEX2[4]     ;       ; 4.434 ; 5.005 ;       ;
; SW[10]     ; HEX2[5]     ; 4.425 ; 4.500 ; 5.054 ; 5.122 ;
; SW[10]     ; HEX2[6]     ; 4.638 ; 4.547 ; 5.261 ; 5.177 ;
; SW[11]     ; HEX2[0]     ; 4.237 ; 4.308 ; 4.831 ; 4.922 ;
; SW[11]     ; HEX2[1]     ; 4.263 ;       ;       ; 4.944 ;
; SW[11]     ; HEX2[2]     ; 4.097 ; 4.147 ; 4.691 ; 4.760 ;
; SW[11]     ; HEX2[3]     ; 4.077 ; 4.126 ; 4.670 ; 4.739 ;
; SW[11]     ; HEX2[4]     ; 4.181 ; 4.234 ; 4.776 ; 4.848 ;
; SW[11]     ; HEX2[5]     ; 4.237 ; 4.307 ; 4.831 ; 4.921 ;
; SW[11]     ; HEX2[6]     ; 4.437 ; 4.351 ; 5.050 ; 4.944 ;
; SW[12]     ; HEX2[0]     ; 4.383 ; 4.485 ; 5.041 ; 5.099 ;
; SW[12]     ; HEX2[1]     ; 4.407 ; 4.522 ; 5.075 ; 5.118 ;
; SW[12]     ; HEX2[2]     ; 4.240 ; 4.301 ; 4.874 ; 4.917 ;
; SW[12]     ; HEX2[3]     ; 4.238 ; 4.311 ; 4.889 ; 4.912 ;
; SW[12]     ; HEX2[4]     ;       ; 4.405 ; 4.982 ;       ;
; SW[12]     ; HEX2[5]     ; 4.399 ; 4.460 ; 5.013 ; 5.112 ;
; SW[12]     ; HEX2[6]     ; 4.619 ; 4.503 ; 5.232 ; 5.159 ;
; SW[13]     ; HEX3[0]     ; 4.606 ; 4.739 ; 5.199 ; 5.321 ;
; SW[13]     ; HEX3[1]     ; 4.834 ; 4.983 ; 5.428 ; 5.566 ;
; SW[13]     ; HEX3[2]     ;       ; 5.863 ; 6.652 ;       ;
; SW[13]     ; HEX3[3]     ; 4.370 ; 4.377 ; 4.969 ; 4.975 ;
; SW[13]     ; HEX3[4]     ; 4.357 ;       ;       ; 4.967 ;
; SW[13]     ; HEX3[5]     ; 4.382 ;       ;       ; 4.981 ;
; SW[13]     ; HEX3[6]     ; 4.490 ; 4.458 ; 5.062 ; 5.074 ;
; SW[14]     ; HEX3[0]     ; 4.593 ; 4.711 ; 5.175 ; 5.331 ;
; SW[14]     ; HEX3[1]     ; 4.810 ; 4.973 ; 5.430 ; 5.552 ;
; SW[14]     ; HEX3[2]     ; 6.030 ;       ;       ; 6.442 ;
; SW[14]     ; HEX3[3]     ; 4.346 ; 4.353 ; 4.950 ; 4.953 ;
; SW[14]     ; HEX3[4]     ;       ; 4.340 ; 4.936 ;       ;
; SW[14]     ; HEX3[5]     ; 4.369 ; 4.402 ; 4.990 ; 4.989 ;
; SW[14]     ; HEX3[6]     ; 4.475 ; 4.444 ; 5.052 ; 5.057 ;
; SW[15]     ; HEX3[0]     ; 4.487 ; 4.619 ; 5.071 ; 5.196 ;
; SW[15]     ; HEX3[1]     ; 4.722 ;       ;       ; 5.447 ;
; SW[15]     ; HEX3[2]     ; 5.943 ; 5.747 ; 6.528 ; 6.325 ;
; SW[15]     ; HEX3[3]     ; 4.261 ; 4.260 ; 4.845 ; 4.837 ;
; SW[15]     ; HEX3[4]     ; 4.247 ; 4.248 ; 4.831 ; 4.825 ;
; SW[15]     ; HEX3[5]     ; 4.280 ; 4.291 ; 4.864 ; 4.868 ;
; SW[15]     ; HEX3[6]     ; 4.370 ; 4.348 ; 4.947 ; 4.932 ;
; SW[16]     ; HEX3[0]     ; 4.700 ; 4.827 ; 5.300 ; 5.447 ;
; SW[16]     ; HEX3[1]     ; 4.943 ; 5.086 ; 5.544 ; 5.706 ;
; SW[16]     ; HEX3[2]     ; 6.161 ; 5.960 ; 6.763 ; 6.581 ;
; SW[16]     ; HEX3[3]     ; 4.477 ; 4.472 ; 5.078 ; 5.092 ;
; SW[16]     ; HEX3[4]     ;       ; 4.458 ; 5.062 ;       ;
; SW[16]     ; HEX3[5]     ; 4.505 ; 4.511 ; 5.107 ; 5.133 ;
; SW[16]     ; HEX3[6]     ; 4.590 ; 4.572 ; 5.210 ; 5.173 ;
; SW[17]     ; HEX4[0]     ; 4.529 ;       ;       ; 5.190 ;
; SW[17]     ; HEX4[3]     ; 4.691 ;       ;       ; 5.364 ;
; SW[17]     ; HEX4[4]     ; 4.431 ;       ;       ; 5.063 ;
; SW[17]     ; HEX4[5]     ; 4.431 ;       ;       ; 5.063 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 10       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 2913     ; 0        ; 0        ; 0        ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; CLOCK_50                                                                    ; 1        ; 28       ; 0        ; 0        ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 153      ; 1        ; 0        ; 0        ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 287      ; 0        ; 0        ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 40       ; 15       ; 0        ; 0        ;
; CLOCK_50                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 686      ; 0        ; 1        ; 0        ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 38826    ; 0        ; 1060     ; 42       ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 19       ; 19       ; 0        ; 0        ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 48       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 10       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 2913     ; 0        ; 0        ; 0        ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; CLOCK_50                                                                    ; 1        ; 28       ; 0        ; 0        ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 153      ; 1        ; 0        ; 0        ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 287      ; 0        ; 0        ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 40       ; 15       ; 0        ; 0        ;
; CLOCK_50                                                                    ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 686      ; 0        ; 1        ; 0        ;
; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 38826    ; 0        ; 1060     ; 42       ;
; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 19       ; 19       ; 0        ; 0        ;
; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; RESET_DELAY:INST_DELAY_RESET|oRESET                                         ; 48       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+-------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 4        ; 4        ; 0        ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50                                                                    ; 63       ; 63       ; 0        ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 24       ; 0        ; 0        ;
; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 59       ; 0        ; 43       ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+-------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits ; 4        ; 4        ; 0        ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET ; CLOCK_50                                                                    ; 63       ; 63       ; 0        ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]                       ; 24       ; 24       ; 0        ; 0        ;
; CLOCK_50                            ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 59       ; 0        ; 43       ; 0        ;
; RESET_DELAY:INST_DELAY_RESET|oRESET ; PLL2_inst|altpll_component|auto_generated|pll1|clk[1]                       ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 250   ; 250  ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 178   ; 178  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Wed Jun 08 09:26:38 2016
Info: Command: quartus_sta Delay_audio -c Delay_audio
Info: qsta_default_script.tcl version: #4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Delay_audio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL2_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2500 -duty_cycle 50.00 -name {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL2_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {PLL2_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL2_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits
    Info (332105): create_clock -period 1.000 -name RESET_DELAY:INST_DELAY_RESET|oRESET RESET_DELAY:INST_DELAY_RESET|oRESET
Warning (332125): Found combinational loop of 5 nodes
    Warning (332126): Node "Delay_aud|LessThan0~5|combout"
    Warning (332126): Node "Delay_aud|LessThan0~5|dataa"
    Warning (332126): Node "Delay_aud|LessThan0~4|dataa"
    Warning (332126): Node "Delay_aud|LessThan0~4|combout"
    Warning (332126): Node "Delay_aud|LessThan0~5|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.765
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.765       -91.670 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.161     -1006.354 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.274       -13.208 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):    -0.364        -0.753 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):    -0.007        -0.007 CLOCK_50 
Info (332146): Worst-case hold slack is -0.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.092        -0.092 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.241         0.000 CLOCK_50 
    Info (332119):     0.262         0.000 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):     0.375         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.405         0.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
Info (332146): Worst-case recovery slack is -3.919
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.919      -257.950 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.471       -82.298 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.717        -2.868 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):    -0.652       -40.974 CLOCK_50 
Info (332146): Worst-case removal slack is 0.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.559         0.000 CLOCK_50 
    Info (332119):     0.629         0.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     2.813         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.834         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.285        -5.140 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     0.434         0.000 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):     9.683         0.000 CLOCK_50 
    Info (332119):    41.364         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 24999.696         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.919
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.919       -78.464 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.453      -738.107 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.074       -10.837 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):    -0.225        -0.378 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     0.208         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.187        -0.187 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.231         0.000 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):     0.336         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.354         0.000 CLOCK_50 
    Info (332119):     0.356         0.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
Info (332146): Worst-case recovery slack is -3.409
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.409      -197.850 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.930       -69.285 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.550        -2.200 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):    -0.471       -29.644 CLOCK_50 
Info (332146): Worst-case removal slack is 0.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.496         0.000 CLOCK_50 
    Info (332119):     0.579         0.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     2.427         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.432         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.285        -5.140 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     0.486         0.000 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):     9.689         0.000 CLOCK_50 
    Info (332119):    41.355         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 24999.687         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.030       -40.088 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.049       -27.162 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.116        -0.335 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):     0.324         0.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     1.286         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.075         0.000 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):     0.141         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.182         0.000 CLOCK_50 
    Info (332119):     0.184         0.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
Info (332146): Worst-case recovery slack is -2.301
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.301       -51.928 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.834       -43.526 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.229       -14.338 CLOCK_50 
    Info (332119):    -0.226        -0.904 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
Info (332146): Worst-case removal slack is 0.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.298         0.000 CLOCK_50 
    Info (332119):     0.313         0.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     1.560         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.565         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000        -4.000 audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits 
    Info (332119):     0.366         0.000 RESET_DELAY:INST_DELAY_RESET|oRESET 
    Info (332119):     9.265         0.000 CLOCK_50 
    Info (332119):    41.413         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 24999.780         0.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 424 megabytes
    Info: Processing ended: Wed Jun 08 09:26:53 2016
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:11


