0 1 0 0 0 0 0
1 0 0 0 0 0 0 cycle 1
1 0 0 0 0 0 0 cycle 2
0 0 0 0 0 1 0 cycle 3
0 0 0 1 1 0 0 cycle 4
1 0 0 0 0 0 1 cycle 5
1 0 0 0 0 0 0 cycle 6
0 0 0 0 0 1 0 cycle 7
0 0 0 1 1 0 0 cycle 8
1 0 0 0 0 0 1 cycle 9
1 0 0 0 0 0 0 cycle 10
0 0 0 0 0 1 0 cycle 11
0 0 0 1 1 0 0 cycle 12
1 0 0 0 0 0 1 cycle 13
1 0 0 0 0 0 0 cycle 14
1 0 0 0 0 0 0 cycle 15
0 0 1 0 0 1 0 cycle 16
1 0 0 0 0 0 0 cycle 17
1 0 0 0 0 0 0 cycle 18
1 0 0 0 0 0 0 cycle 19
0 0 1 0 0 1 0 cycle 20
1 0 0 0 0 0 0 cycle 21
1 0 0 0 0 0 0 cycle 22
1 0 0 0 0 0 0 cycle 23
0 0 1 0 0 1 0 cycle 24
0 0 0 1 1 0 0 cycle 25




In,rest,
output logic rE, rC, r4, r6, r9
