

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_64'
================================================================
* Date:           Sun Feb  5 16:59:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.575 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        6|        6|         1|          1|          1|     6|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      80|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        5|     116|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_4588_fu_86_p2   |         +|   0|  0|  10|           3|           1|
    |exitcond412_fu_92_p2  |      icmp|   0|  0|   8|           3|           3|
    |empty_fu_75_p2        |       shl|   0|  0|  62|           4|          24|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  80|          10|          28|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i81_i_load  |   9|          2|    3|          6|
    |loop_index_i81_i_fu_38                  |   9|          2|    3|          6|
    |pnp_iter_we0                            |   9|          2|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  36|          8|   31|         62|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |loop_index_i81_i_fu_38  |  3|   0|    3|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   |  5|   0|    5|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_64|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_64|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_64|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_64|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_64|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_64|  return value|
|pnp_iter_address0  |  out|   13|   ap_memory|                pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                pnp_iter|         array|
+-------------------+-----+-----+------------+------------------------+--------------+

