
map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "lab1_impl1.ngd" -o "lab1_impl1_map.ncd" -pr "lab1_impl1.prf" -mp "lab1_impl1.mrp" -lpf "E:/sjtu/learning/VHDL/final/lab1/impl1/lab1_impl1.lpf" -lpf "E:/sjtu/learning/VHDL/final/lab1/lab1.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab1_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     30 out of  4635 (1%)
      PFU registers:           30 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        48 out of  2160 (2%)
      SLICEs as Logic/ROM:     48 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         10 out of  2160 (0%)
   Number of LUT4s:         96 out of  4320 (2%)
      Number used as logic LUTs:         76
      Number used as distributed RAM:     0
      Number used as ripple logic:       20
      Number used as shift registers:     0
   Number of PIO sites used: 29 + 4(JTAG) out of 105 (31%)
   Number of block RAMs:  2 out of 10 (20%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk_c: 20 loads, 20 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net clk_c_enable_6: 3 loads, 3 LSLICEs
   Number of LSRs:  1
     Net n2137: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk_c_enable_6: 15 loads
     Net col_c_2: 15 loads
     Net n2137: 14 loads
     Net row_c_1: 13 loads
     Net row_c_0: 12 loads
     Net row_c_2: 11 loads
     Net col_c_0: 9 loads
     Net row_c_3: 9 loads
     Net n2139: 8 loads
     Net btn_num_2: 7 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 50 MB

Dumping design to file lab1_impl1_map.ncd.

ncd2vdb "lab1_impl1_map.ncd" ".vdbs/lab1_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.

trce -f "lab1_impl1.mt" -o "lab1_impl1.tw1" "lab1_impl1_map.ncd" "lab1_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab1_impl1_map.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 16:10:36 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab1_impl1.tw1 -gui lab1_impl1_map.ncd lab1_impl1.prf 
Design file:     lab1_impl1_map.ncd
Preference file: lab1_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 2447  Score: 6962076
Cumulative negative slack: 6962076

Constraints cover 3609 paths, 1 nets, and 305 connections (77.41% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 16:10:36 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab1_impl1.tw1 -gui lab1_impl1_map.ncd lab1_impl1.prf 
Design file:     lab1_impl1_map.ncd
Preference file: lab1_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3609 paths, 1 nets, and 305 connections (77.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2447 (setup), 0 (hold)
Score: 6962076 (setup), 0 (hold)
Cumulative negative slack: 6962076 (6962076+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

ldbanno "lab1_impl1_map.ncd" -n Verilog -o "lab1_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab1_impl1_map design file.


Loading design for application ldbanno from file lab1_impl1_map.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab1_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file lab1_impl1_mapvo.vo
Writing SDF timing to file lab1_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab1_impl1_map.ncd" -n VHDL -o "lab1_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab1_impl1_map design file.


Loading design for application ldbanno from file lab1_impl1_map.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab1_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file lab1_impl1_mapvho.vho
Writing SDF timing to file lab1_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "lab1_impl1.p2t" -f "lab1_impl1.p3t" -tf "lab1_impl1.pt" "lab1_impl1_map.ncd" "lab1_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab1_impl1_map.ncd"
Mon Dec 19 16:10:39 2022

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF lab1_impl1_map.ncd lab1_impl1.dir/5_1.ncd lab1_impl1.prf
Preference file: lab1_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab1_impl1_map.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   29+4(JTAG)/280     12% used
                  29+4(JTAG)/105     31% bonded

   SLICE             48/2160          2% used

   EBR                2/10           20% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 146
Number of Connections: 394

Pin Constraint Summary:
   29 out of 29 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 20)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 1 signal is selected to use the secondary clock routing resources:
    n2137 (driver: SLICE_30, clk load #: 0, sr load #: 10, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.................
Placer score = 48109.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  47938
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 20
  SECONDARY "n2137" from F0 on comp "SLICE_30" on site "R20C21A", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   29 + 4(JTAG) out of 280 (11.8%) PIO sites used.
   29 + 4(JTAG) out of 105 (31.4%) bonded PIO sites used.
   Number of PIO comps: 29; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 9 / 26 ( 34%) | 3.3V       | -         |
| 1        | 5 / 26 ( 19%) | 3.3V       | -         |
| 2        | 7 / 28 ( 25%) | 3.3V       | -         |
| 3        | 1 / 7 ( 14%)  | 3.3V       | -         |
| 4        | 3 / 8 ( 37%)  | 3.3V       | -         |
| 5        | 4 / 10 ( 40%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file lab1_impl1.dir/5_1.ncd.

0 connections routed; 394 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at 16:10:42 12/19/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:10:42 12/19/22

Start NBR section for initial routing at 16:10:42 12/19/22
Level 1, iteration 1
0(0.00%) conflict; 312(79.19%) untouched conns; 449173 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.607ns/-449.173ns; real time: 3 secs 
Level 2, iteration 1
18(0.01%) conflicts; 253(64.21%) untouched conns; 335895 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.632ns/-335.895ns; real time: 3 secs 
Level 3, iteration 1
21(0.01%) conflicts; 104(26.40%) untouched conns; 347087 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.671ns/-347.087ns; real time: 3 secs 
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 361415 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-361.416ns; real time: 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:10:42 12/19/22
Level 1, iteration 1
10(0.00%) conflicts; 3(0.76%) untouched conns; 355809 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.671ns/-355.810ns; real time: 3 secs 
Level 4, iteration 1
8(0.00%) conflicts; 0(0.00%) untouched conn; 357337 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.671ns/-357.338ns; real time: 3 secs 
Level 4, iteration 2
7(0.00%) conflicts; 0(0.00%) untouched conn; 361864 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-361.865ns; real time: 3 secs 
Level 4, iteration 3
6(0.00%) conflicts; 0(0.00%) untouched conn; 362503 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-362.504ns; real time: 3 secs 
Level 4, iteration 4
5(0.00%) conflicts; 0(0.00%) untouched conn; 362503 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-362.504ns; real time: 3 secs 
Level 4, iteration 5
5(0.00%) conflicts; 0(0.00%) untouched conn; 364947 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-364.948ns; real time: 3 secs 
Level 4, iteration 6
5(0.00%) conflicts; 0(0.00%) untouched conn; 364947 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-364.948ns; real time: 3 secs 
Level 4, iteration 7
4(0.00%) conflicts; 0(0.00%) untouched conn; 366537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-366.538ns; real time: 3 secs 
Level 4, iteration 8
5(0.00%) conflicts; 0(0.00%) untouched conn; 366537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-366.538ns; real time: 3 secs 
Level 4, iteration 9
4(0.00%) conflicts; 0(0.00%) untouched conn; 366537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-366.538ns; real time: 3 secs 
Level 4, iteration 10
3(0.00%) conflicts; 0(0.00%) untouched conn; 366537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-366.538ns; real time: 3 secs 
Level 4, iteration 11
3(0.00%) conflicts; 0(0.00%) untouched conn; 376074 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.075ns; real time: 3 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 376074 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.075ns; real time: 3 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 17
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 376272 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.844ns/-376.273ns; real time: 3 secs 
Level 4, iteration 21
1(0.00%) conflict; 0(0.00%) untouched conn; 370818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-370.819ns; real time: 4 secs 
Level 4, iteration 22
1(0.00%) conflict; 0(0.00%) untouched conn; 370818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-370.819ns; real time: 4 secs 
Level 4, iteration 23
1(0.00%) conflict; 0(0.00%) untouched conn; 370818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-370.819ns; real time: 4 secs 
Level 4, iteration 24
1(0.00%) conflict; 0(0.00%) untouched conn; 370818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-370.819ns; real time: 4 secs 
Level 4, iteration 25
0(0.00%) conflict; 0(0.00%) untouched conn; 389068 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.185ns/-389.069ns; real time: 4 secs 
Level 4, iteration 26
0(0.00%) conflict; 0(0.00%) untouched conn; 389068 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.185ns/-389.069ns; real time: 4 secs 
Level 4, iteration 27
0(0.00%) conflict; 0(0.00%) untouched conn; 389068 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.185ns/-389.069ns; real time: 4 secs 

Start NBR section for performance tuning (iteration 1) at 16:10:43 12/19/22
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 369228 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-369.229ns; real time: 4 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 370818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-370.819ns; real time: 4 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 370818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-370.819ns; real time: 4 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 370818 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.731ns/-370.819ns; real time: 4 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 379203 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.921ns/-379.204ns; real time: 4 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 379203 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.921ns/-379.204ns; real time: 4 secs 

Start NBR section for performance tuning (iteration 2) at 16:10:43 12/19/22
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 402182 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.029ns/-402.183ns; real time: 4 secs 

Start NBR section for re-routing at 16:10:43 12/19/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 402501 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.029ns/-402.502ns; real time: 4 secs 

Start NBR section for post-routing at 16:10:43 12/19/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 161 (40.86%)
  Estimated worst slack<setup> : -4.029ns
  Timing score<setup> : 3162193
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 4 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  394 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 3162193 

Dumping design to file lab1_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -4.029
PAR_SUMMARY::Timing score<setup/<ns>> = 3162.193
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 4 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lab1_impl1.pt" -o "lab1_impl1.twr" "lab1_impl1.ncd" "lab1_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 16:10:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab1_impl1.twr -gui lab1_impl1.ncd lab1_impl1.prf 
Design file:     lab1_impl1.ncd
Preference file: lab1_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 1979  Score: 3162193
Cumulative negative slack: 3162193

Constraints cover 3609 paths, 1 nets, and 305 connections (77.41% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 16:10:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab1_impl1.twr -gui lab1_impl1.ncd lab1_impl1.prf 
Design file:     lab1_impl1.ncd
Preference file: lab1_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3609 paths, 1 nets, and 305 connections (77.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1979 (setup), 0 (hold)
Score: 3162193 (setup), 0 (hold)
Cumulative negative slack: 3162193 (3162193+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

iotiming  "lab1_impl1.ncd" "lab1_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "lab1_impl1.pad" "D:/lscc/diamond/3.10_x64/cae_library/ibis/machxo2.ibs" 
IBIS Models Generator: Lattice Diamond (64-bit) 3.10.0.111.2

Mon Dec 19 16:10:45 2022

Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[0]
 Site: L3
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[1]
 Site: N5
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[2]
 Site: P6
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: col[3]
 Site: N6
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[0]
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[1]
 Site: M13
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[2]
 Site: M14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: key[3]
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: row[0]
 Site: N8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[1]
 Site: P8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[2]
 Site: N7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row[3]
 Site: P7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_left[0]
 Site: A10
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_left[1]
 Site: C11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_left[2]
 Site: F2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_left[3]
 Site: E1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_left[4]
 Site: E2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_left[5]
 Site: A9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_left[6]
 Site: B9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_right[0]
 Site: C12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_right[1]
 Site: B14
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_right[2]
 Site: J1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_right[3]
 Site: H1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_right[4]
 Site: H2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_right[5]
 Site: B12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: seg_right[6]
 Site: A11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: sel_left
 Site: C9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: sel_right
 Site: A12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: E:\sjtu\learning\VHDL\final\lab1\impl1\IBIS\lab1_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "lab1_impl1.ncd" -n Verilog  -o "lab1_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab1_impl1 design file.


Loading design for application ldbanno from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab1_impl1.ncd into .ldb format.
Loading preferences from lab1_impl1.prf.
Writing Verilog netlist to file lab1_impl1_vo.vo
Writing SDF timing to file lab1_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab1_impl1.ncd" -n VHDL -o "lab1_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab1_impl1 design file.


Loading design for application ldbanno from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab1_impl1.ncd into .ldb format.
Loading preferences from lab1_impl1.prf.
Writing VHDL netlist to file lab1_impl1_vho.vho
Writing SDF timing to file lab1_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

bitgen -f "lab1_impl1.t2b" -w "lab1_impl1.ncd" "lab1_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab1_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab1_impl1.bit".

bitgen -f "lab1_impl1.t2b" -w "lab1_impl1.ncd" -jedec "lab1_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab1_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab1_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
