

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_ecb1'
================================================================
* Date:           Fri Apr  4 01:45:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.518 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ecb1    |       32|       32|         2|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %k, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctx_load_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_load"   --->   Operation 7 'read' 'ctx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i768 %ctx_load_read, i768 %p_partset613_out"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_9 = load i6 %i" [aes_tableless.c:140]   --->   Operation 11 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%icmp_ln139 = icmp_eq  i6 %i_9, i6 32" [aes_tableless.c:139]   --->   Operation 13 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln139 = add i6 %i_9, i6 1" [aes_tableless.c:139]   --->   Operation 15 'add' 'add_ln139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc.split, void %for.cond5.preheader.exitStub" [aes_tableless.c:139]   --->   Operation 16 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast6 = zext i6 %i_9" [aes_tableless.c:140]   --->   Operation 17 'zext' 'i_cast6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_addr = getelementptr i8 %k, i64 0, i64 %i_cast6" [aes_tableless.c:140]   --->   Operation 18 'getelementptr' 'k_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.66ns)   --->   "%k_load = load i5 %k_addr" [aes_tableless.c:140]   --->   Operation 19 'load' 'k_load' <Predicate = (!icmp_ln139)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i6 %i_9" [aes_tableless.c:140]   --->   Operation 20 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln139 = store i6 %add_ln139, i6 %i" [aes_tableless.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_partset613_out_load = load i768 %p_partset613_out" [aes_tableless.c:140]   --->   Operation 22 'load' 'p_partset613_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [aes_tableless.c:137]   --->   Operation 23 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.66ns)   --->   "%k_load = load i5 %k_addr" [aes_tableless.c:140]   --->   Operation 24 'load' 'k_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln140_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3, i2 2, i5 %trunc_ln140, i3 0" [aes_tableless.c:140]   --->   Operation 25 'bitconcatenate' 'zext_ln140_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i10 %zext_ln140_cast" [aes_tableless.c:140]   --->   Operation 26 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.74ns)   --->   "%shl_ln140 = shl i768 255, i768 %zext_ln140" [aes_tableless.c:140]   --->   Operation 27 'shl' 'shl_ln140' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i8 %k_load" [aes_tableless.c:140]   --->   Operation 28 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%zext_ln140_2 = zext i8 %k_load" [aes_tableless.c:140]   --->   Operation 29 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.74ns)   --->   "%shl_ln140_1 = shl i768 %zext_ln140_1, i768 %zext_ln140" [aes_tableless.c:140]   --->   Operation 30 'shl' 'shl_ln140_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%trunc_ln140_1 = trunc i768 %shl_ln140" [aes_tableless.c:140]   --->   Operation 31 'trunc' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln140_1)   --->   "%xor_ln140 = xor i768 %shl_ln140, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855" [aes_tableless.c:140]   --->   Operation 32 'xor' 'xor_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%xor_ln140_2 = xor i512 %trunc_ln140_1, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [aes_tableless.c:140]   --->   Operation 33 'xor' 'xor_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%trunc_ln140_2 = trunc i768 %p_partset613_out_load" [aes_tableless.c:140]   --->   Operation 34 'trunc' 'trunc_ln140_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln140_1)   --->   "%and_ln140 = and i768 %p_partset613_out_load, i768 %xor_ln140" [aes_tableless.c:140]   --->   Operation 35 'and' 'and_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%and_ln140_2 = and i512 %trunc_ln140_2, i512 %xor_ln140_2" [aes_tableless.c:140]   --->   Operation 36 'and' 'and_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%trunc_ln140_3 = trunc i768 %shl_ln140_1" [aes_tableless.c:140]   --->   Operation 37 'trunc' 'trunc_ln140_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln140_1)   --->   "%or_ln140 = or i768 %shl_ln140_1, i768 %and_ln140" [aes_tableless.c:140]   --->   Operation 38 'or' 'or_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln140_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3, i1 1, i5 %trunc_ln140, i3 0" [aes_tableless.c:140]   --->   Operation 39 'bitconcatenate' 'zext_ln140_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i9 %zext_ln140_3_cast" [aes_tableless.c:140]   --->   Operation 40 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln140_1)   --->   "%shl_ln140_2 = shl i512 255, i512 %zext_ln140_3" [aes_tableless.c:140]   --->   Operation 41 'shl' 'shl_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln140_1)   --->   "%zext_ln140_4 = zext i512 %shl_ln140_2" [aes_tableless.c:140]   --->   Operation 42 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%shl_ln140_3 = shl i512 %zext_ln140_2, i512 %zext_ln140_3" [aes_tableless.c:140]   --->   Operation 43 'shl' 'shl_ln140_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.72ns) (out node of the LUT)   --->   "%xor_ln140_1 = xor i513 %zext_ln140_4, i513 26815615859885194199148049996411692254958731641184786755447122887443528060147093953603748596333806855380063716372972101707507765623893139892867298012168191" [aes_tableless.c:140]   --->   Operation 44 'xor' 'xor_ln140_1' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln140_1)   --->   "%sext_ln140 = sext i513 %xor_ln140_1" [aes_tableless.c:140]   --->   Operation 45 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%trunc_ln140_4 = trunc i513 %xor_ln140_1" [aes_tableless.c:140]   --->   Operation 46 'trunc' 'trunc_ln140_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%or_ln140_2 = or i512 %trunc_ln140_3, i512 %and_ln140_2" [aes_tableless.c:140]   --->   Operation 47 'or' 'or_ln140_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.29ns) (out node of the LUT)   --->   "%and_ln140_1 = and i768 %or_ln140, i768 %sext_ln140" [aes_tableless.c:140]   --->   Operation 48 'and' 'and_ln140_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln140_3)   --->   "%and_ln140_3 = and i512 %or_ln140_2, i512 %trunc_ln140_4" [aes_tableless.c:140]   --->   Operation 49 'and' 'and_ln140_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.72ns) (out node of the LUT)   --->   "%or_ln140_3 = or i512 %and_ln140_3, i512 %shl_ln140_3" [aes_tableless.c:140]   --->   Operation 50 'or' 'or_ln140_3' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %and_ln140_1, i32 512, i32 767" [aes_tableless.c:140]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln140_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i256.i512, i256 %tmp_s, i512 %or_ln140_3" [aes_tableless.c:140]   --->   Operation 52 'bitconcatenate' 'or_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln139 = store i768 %or_ln140_1, i768 %p_partset613_out" [aes_tableless.c:139]   --->   Operation 53 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc" [aes_tableless.c:139]   --->   Operation 54 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', aes_tableless.c:140) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln139', aes_tableless.c:139) [15]  (0.706 ns)
	'store' operation ('store_ln139', aes_tableless.c:139) of variable 'add_ln139', aes_tableless.c:139 on local variable 'i' [53]  (0.387 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'load' operation ('k_load', aes_tableless.c:140) on array 'k' [22]  (0.667 ns)
	'shl' operation ('shl_ln140_1', aes_tableless.c:140) [29]  (0.74 ns)
	'or' operation ('or_ln140_2', aes_tableless.c:140) [46]  (0 ns)
	'and' operation ('and_ln140_3', aes_tableless.c:140) [48]  (0 ns)
	'or' operation ('or_ln140_3', aes_tableless.c:140) [49]  (0.723 ns)
	'store' operation ('store_ln139', aes_tableless.c:139) of variable 'or_ln140_1', aes_tableless.c:140 on local variable 'p_partset613_out' [52]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
