 HDL Direct 16.6-p001 (v16-6-112A) 9/10/2012 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   TUBII(SCH_1)

Generating for languages: Verilog 
Processing page 1
Processing page 2
Total number of pages: 2


Generating Output File lib.cell:view tubii_lib.tubii:sch_1

Design Entry HDL Direct: Created Netlist.

