{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 01:10:18 2024 " "Info: Processing started: Sun Aug 11 01:10:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Filter_1 -c Filter_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Filter_1 -c Filter_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file filter_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Filter_1 " "Info: Found entity 1: Filter_1" {  } { { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl1.vhd " "Warning: Can't analyze file -- file Vhdl1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "SE1.vhd " "Warning: Can't analyze file -- file SE1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysignextension.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mysignextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MySignExtension-Behavioral " "Info: Found design unit 1: MySignExtension-Behavioral" {  } { { "MySignExtension.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/MySignExtension.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MySignExtension " "Info: Found entity 1: MySignExtension" {  } { { "MySignExtension.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/MySignExtension.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Filter_1 " "Info: Elaborating entity \"Filter_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst4 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst4\"" {  } { { "Filter_1.bdf" "inst4" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 72 496 632 216 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst4 " "Info: Elaborated megafunction instantiation \"LPM_SHIFTREG:inst4\"" {  } { { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 72 496 632 216 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst4 " "Info: Instantiated megafunction \"LPM_SHIFTREG:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 72 496 632 216 "inst4" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySignExtension MySignExtension:inst5 " "Info: Elaborating entity \"MySignExtension\" for hierarchy \"MySignExtension:inst5\"" {  } { { "Filter_1.bdf" "inst5" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 128 192 416 224 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mac.bdf 1 1 " "Warning: Using design file mac.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Info: Found entity 1: mac" {  } { { "mac.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:inst7 " "Info: Elaborating entity \"MAC\" for hierarchy \"MAC:inst7\"" {  } { { "Filter_1.bdf" "inst7" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 264 1256 1472 392 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB MAC:inst7\|LPM_ADD_SUB:inst " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"MAC:inst7\|LPM_ADD_SUB:inst\"" {  } { { "mac.bdf" "inst" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { { 56 224 384 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst7\|LPM_ADD_SUB:inst " "Info: Elaborated megafunction instantiation \"MAC:inst7\|LPM_ADD_SUB:inst\"" {  } { { "mac.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { { 56 224 384 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst7\|LPM_ADD_SUB:inst " "Info: Instantiated megafunction \"MAC:inst7\|LPM_ADD_SUB:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mac.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { { 56 224 384 224 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tth.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tth " "Info: Found entity 1: add_sub_tth" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tth MAC:inst7\|LPM_ADD_SUB:inst\|add_sub_tth:auto_generated " "Info: Elaborating entity \"add_sub_tth\" for hierarchy \"MAC:inst7\|LPM_ADD_SUB:inst\|add_sub_tth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "andw.vhd 2 1 " "Warning: Using design file andw.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDW-behavioral " "Info: Found design unit 1: ANDW-behavioral" {  } { { "andw.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/andw.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ANDW " "Info: Found entity 1: ANDW" {  } { { "andw.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/andw.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDW MAC:inst7\|ANDW:inst4 " "Info: Elaborating entity \"ANDW\" for hierarchy \"MAC:inst7\|ANDW:inst4\"" {  } { { "mac.bdf" "inst4" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { { -64 240 424 32 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG MAC:inst7\|LPM_SHIFTREG:inst1 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"MAC:inst7\|LPM_SHIFTREG:inst1\"" {  } { { "mac.bdf" "inst1" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { { 248 296 432 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst7\|LPM_SHIFTREG:inst1 " "Info: Elaborated megafunction instantiation \"MAC:inst7\|LPM_SHIFTREG:inst1\"" {  } { { "mac.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { { 248 296 432 392 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst7\|LPM_SHIFTREG:inst1 " "Info: Instantiated megafunction \"MAC:inst7\|LPM_SHIFTREG:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mac.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/mac.bdf" { { 248 296 432 392 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8tapfir.bdf 1 1 " "Warning: Using design file 8tapfir.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8tapfir " "Info: Found entity 1: 8tapfir" {  } { { "8tapfir.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/8tapfir.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8tapfir 8tapfir:inst " "Info: Elaborating entity \"8tapfir\" for hierarchy \"8tapfir:inst\"" {  } { { "Filter_1.bdf" "inst" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 88 888 1048 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG 8tapfir:inst\|LPM_SHIFTREG:inst12 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"8tapfir:inst\|LPM_SHIFTREG:inst12\"" {  } { { "8tapfir.bdf" "inst12" { Schematic "C:/workspace/еще фильтр тест/Filter_1/8tapfir.bdf" { { -200 0 136 -56 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "8tapfir:inst\|LPM_SHIFTREG:inst12 " "Info: Elaborated megafunction instantiation \"8tapfir:inst\|LPM_SHIFTREG:inst12\"" {  } { { "8tapfir.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/8tapfir.bdf" { { -200 0 136 -56 "inst12" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "8tapfir:inst\|LPM_SHIFTREG:inst12 " "Info: Instantiated megafunction \"8tapfir:inst\|LPM_SHIFTREG:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "8tapfir.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/8tapfir.bdf" { { -200 0 136 -56 "inst12" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lut16.vhd 2 1 " "Warning: Using design file lut16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut16-behavior " "Info: Found design unit 1: lut16-behavior" {  } { { "lut16.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/lut16.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lut16 " "Info: Found entity 1: lut16" {  } { { "lut16.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/lut16.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut16 8tapfir:inst\|lut16:inst5 " "Info: Elaborating entity \"lut16\" for hierarchy \"8tapfir:inst\|lut16:inst5\"" {  } { { "8tapfir.bdf" "inst5" { Schematic "C:/workspace/еще фильтр тест/Filter_1/8tapfir.bdf" { { 496 512 688 592 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "summator.bdf 1 1 " "Warning: Using design file summator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 summator " "Info: Found entity 1: summator" {  } { { "summator.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/summator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "summator 8tapfir:inst\|summator:inst " "Info: Elaborating entity \"summator\" for hierarchy \"8tapfir:inst\|summator:inst\"" {  } { { "8tapfir.bdf" "inst" { Schematic "C:/workspace/еще фильтр тест/Filter_1/8tapfir.bdf" { { 216 208 320 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Info: Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Info: Implemented 125 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 01:10:25 2024 " "Info: Processing ended: Sun Aug 11 01:10:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 01:10:28 2024 " "Info: Processing started: Sun Aug 11 01:10:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Filter_1 EP2C5T144C6 " "Info: Selected device EP2C5T144C6 for design \"Filter_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "Critical Warning: No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outtttt " "Info: Pin outtttt not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { outtttt } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 32 720 896 48 "outtttt" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outtttt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[16\] " "Info: Pin out\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[16] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[15\] " "Info: Pin out\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[15] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[14\] " "Info: Pin out\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[14] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[13\] " "Info: Pin out\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[13] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[12\] " "Info: Pin out\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[12] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[11\] " "Info: Pin out\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[11] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[10\] " "Info: Pin out\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[10] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[9\] " "Info: Pin out\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[9] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[8\] " "Info: Pin out\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[8] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Info: Pin out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[7] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Info: Pin out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[6] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Info: Pin out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[5] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Info: Pin out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[4] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[3] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[2] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[1] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { out[0] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[0\] " "Info: Pin input_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[0] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load " "Info: Pin load not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { load } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 256 288 456 272 "load" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { en } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 288 456 304 "en" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[8\] " "Info: Pin nReset\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[8] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sub " "Info: Pin add_sub not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { add_sub } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1080 1248 320 "add_sub" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_sub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[7\] " "Info: Pin nReset\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[7] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[6\] " "Info: Pin nReset\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[6] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[5\] " "Info: Pin nReset\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[5] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[4\] " "Info: Pin nReset\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[4] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[3\] " "Info: Pin nReset\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[3] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[2\] " "Info: Pin nReset\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[2] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[1\] " "Info: Pin nReset\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[1] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nReset\[0\] " "Info: Pin nReset\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nReset[0] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 288 1080 1248 304 "nReset\[W-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[1\] " "Info: Pin input_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[1] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[2\] " "Info: Pin input_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[2] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nFirst " "Info: Pin nFirst not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { nFirst } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 288 456 320 "nFirst" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nFirst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[3\] " "Info: Pin input_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[3] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[4\] " "Info: Pin input_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[4] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[5\] " "Info: Pin input_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[5] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[6\] " "Info: Pin input_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[6] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[7\] " "Info: Pin input_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { input_data[7] } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/еще фильтр тест/Filter_1/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 21 18 0 " "Info: Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 21 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.900 ns register register " "Info: Estimated most critical path is register to register delay of 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 1 REG LAB_X27_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y9; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.437 ns) 1.608 ns mac:inst7\|ANDW:inst4\|output\[7\] 2 COMB LAB_X20_Y13 2 " "Info: 2: + IC(1.171 ns) + CELL(0.437 ns) = 1.608 ns; Loc. = LAB_X20_Y13; Fanout = 2; COMB Node = 'mac:inst7\|ANDW:inst4\|output\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] } "NODE_NAME" } } { "andw.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/andw.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.414 ns) 3.406 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26 3 COMB LAB_X27_Y9 1 " "Info: 3: + IC(1.384 ns) + CELL(0.414 ns) = 3.406 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.816 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27 4 COMB LAB_X27_Y9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 3.816 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.900 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 5 REG LAB_X27_Y9 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.900 ns; Loc. = LAB_X27_Y9; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 34.49 % ) " "Info: Total cell delay = 1.345 ns ( 34.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.555 ns ( 65.51 % ) " "Info: Total interconnect delay = 2.555 ns ( 65.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outtttt 0 " "Info: Pin \"outtttt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[16\] 0 " "Info: Pin \"out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[15\] 0 " "Info: Pin \"out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[14\] 0 " "Info: Pin \"out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[13\] 0 " "Info: Pin \"out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[12\] 0 " "Info: Pin \"out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[11\] 0 " "Info: Pin \"out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[10\] 0 " "Info: Pin \"out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[9\] 0 " "Info: Pin \"out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[8\] 0 " "Info: Pin \"out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[7\] 0 " "Info: Pin \"out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[6\] 0 " "Info: Pin \"out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[5\] 0 " "Info: Pin \"out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[4\] 0 " "Info: Pin \"out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Info: Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Info: Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Info: Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Info: Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 01:10:33 2024 " "Info: Processing ended: Sun Aug 11 01:10:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 01:10:35 2024 " "Info: Processing started: Sun Aug 11 01:10:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 01:10:36 2024 " "Info: Processing ended: Sun Aug 11 01:10:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 01:10:37 2024 " "Info: Processing started: Sun Aug 11 01:10:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] register mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 267.31 MHz 3.741 ns Internal " "Info: Clock \"clk\" has Internal fmax of 267.31 MHz between source register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]\" and destination register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]\" (period= 3.741 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.527 ns + Longest register register " "Info: + Longest register to register delay is 3.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 1 REG LCFF_X27_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.150 ns) 1.432 ns mac:inst7\|ANDW:inst4\|output\[7\] 2 COMB LCCOMB_X20_Y13_N18 2 " "Info: 2: + IC(1.282 ns) + CELL(0.150 ns) = 1.432 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'mac:inst7\|ANDW:inst4\|output\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] } "NODE_NAME" } } { "andw.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/andw.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.393 ns) 3.033 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26 3 COMB LCCOMB_X27_Y9_N20 1 " "Info: 3: + IC(1.208 ns) + CELL(0.393 ns) = 3.033 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.443 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27 4 COMB LCCOMB_X27_Y9_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 3.443 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.527 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 5 REG LCFF_X27_Y9_N23 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.527 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.037 ns ( 29.40 % ) " "Info: Total cell delay = 1.037 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.490 ns ( 70.60 % ) " "Info: Total interconnect delay = 2.490 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} mac:inst7|ANDW:inst4|output[7] {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 1.282ns 1.208ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.371 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 3 REG LCFF_X27_Y9_N23 3 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.371 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 3 REG LCFF_X27_Y9_N23 3 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} mac:inst7|ANDW:inst4|output[7] {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 1.282ns 1.208ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.410ns 0.084ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] add_sub clk 6.646 ns register " "Info: tsu for register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]\" (data pin = \"add_sub\", clock pin = \"clk\") is 6.646 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.053 ns + Longest pin register " "Info: + Longest pin to register delay is 9.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns add_sub 1 PIN PIN_122 10 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_122; Fanout = 10; PIN Node = 'add_sub'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_sub } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1080 1248 320 "add_sub" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.792 ns) + CELL(0.420 ns) 7.062 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|_~6 2 COMB LCCOMB_X26_Y9_N18 2 " "Info: 2: + IC(5.792 ns) + CELL(0.420 ns) = 7.062 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|_~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.414 ns) 8.116 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[2\]~16 3 COMB LCCOMB_X27_Y9_N10 2 " "Info: 3: + IC(0.640 ns) + CELL(0.414 ns) = 8.116 ns; Loc. = LCCOMB_X27_Y9_N10; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[2\]~16'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.187 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]~18 4 COMB LCCOMB_X27_Y9_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.187 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]~18'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.346 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[4\]~20 5 COMB LCCOMB_X27_Y9_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 8.346 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[4\]~20'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.417 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[5\]~22 6 COMB LCCOMB_X27_Y9_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.417 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[5\]~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.488 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[6\]~24 7 COMB LCCOMB_X27_Y9_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.488 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[6\]~24'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.559 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26 8 COMB LCCOMB_X27_Y9_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.559 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.969 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27 9 COMB LCCOMB_X27_Y9_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.969 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.053 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 10 REG LCFF_X27_Y9_N23 3 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.053 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 28.95 % ) " "Info: Total cell delay = 2.621 ns ( 28.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 71.05 % ) " "Info: Total interconnect delay = 6.432 ns ( 71.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { add_sub {} add_sub~combout {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 5.792ns 0.640ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.371 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 3 REG LCFF_X27_Y9_N23 3 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { add_sub {} add_sub~combout {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 5.792ns 0.640ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[11\] mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\] 7.834 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[11\]\" through register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]\" is 7.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.371 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\] 3 REG LCFF_X27_Y9_N13 2 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 2; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.213 ns + Longest register pin " "Info: + Longest register to pin delay is 5.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\] 1 REG LCFF_X27_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 2; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(2.798 ns) 5.213 ns out\[11\] 2 PIN PIN_135 0 " "Info: 2: + IC(2.415 ns) + CELL(2.798 ns) = 5.213 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'out\[11\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] out[11] } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 53.67 % ) " "Info: Total cell delay = 2.798 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.415 ns ( 46.33 % ) " "Info: Total interconnect delay = 2.415 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] out[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} out[11] {} } { 0.000ns 2.415ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] out[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} out[11] {} } { 0.000ns 2.415ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg:inst4\|dffs\[3\] input_data\[3\] clk -3.327 ns register " "Info: th for register \"lpm_shiftreg:inst4\|dffs\[3\]\" (data pin = \"input_data\[3\]\", clock pin = \"clk\") is -3.327 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.366 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.537 ns) 2.366 ns lpm_shiftreg:inst4\|dffs\[3\] 3 REG LCFF_X15_Y13_N23 1 " "Info: 3: + IC(0.718 ns) + CELL(0.537 ns) = 2.366 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 1; REG Node = 'lpm_shiftreg:inst4\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.50 % ) " "Info: Total cell delay = 1.526 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.840 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.840 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.366 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 0.122ns 0.718ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.959 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns input_data\[3\] 1 PIN PIN_126 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_126; Fanout = 1; PIN Node = 'input_data\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.764 ns) + CELL(0.271 ns) 5.875 ns lpm_shiftreg:inst4\|_~3 2 COMB LCCOMB_X15_Y13_N22 1 " "Info: 2: + IC(4.764 ns) + CELL(0.271 ns) = 5.875 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 1; COMB Node = 'lpm_shiftreg:inst4\|_~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { input_data[3] lpm_shiftreg:inst4|_~3 } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 72 496 632 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.959 ns lpm_shiftreg:inst4\|dffs\[3\] 3 REG LCFF_X15_Y13_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.959 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 1; REG Node = 'lpm_shiftreg:inst4\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_shiftreg:inst4|_~3 lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.195 ns ( 20.05 % ) " "Info: Total cell delay = 1.195 ns ( 20.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 79.95 % ) " "Info: Total interconnect delay = 4.764 ns ( 79.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { input_data[3] lpm_shiftreg:inst4|_~3 lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { input_data[3] {} input_data[3]~combout {} lpm_shiftreg:inst4|_~3 {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 4.764ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.366 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 0.122ns 0.718ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { input_data[3] lpm_shiftreg:inst4|_~3 lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { input_data[3] {} input_data[3]~combout {} lpm_shiftreg:inst4|_~3 {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 4.764ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 01:10:37 2024 " "Info: Processing ended: Sun Aug 11 01:10:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
