
*** Running vivado
    with args -log SOC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SOC.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SOC.tcl -notrace
Command: link_design -top SOC -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock.dcp' for cell 'clk60'
INFO: [Project 1-454] Reading design checkpoint 'e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/FontRom/FontRom.dcp' for cell 'console/design1/fontrom'
INFO: [Project 1-454] Reading design checkpoint 'E:/source/VIVADOScource/CPU/CPU.runs/impl_1/.Xil/Vivado-16908-zwfpc/ram/ram.dcp' for cell 'cpuRam/ram1'
INFO: [Project 1-454] Reading design checkpoint 'e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/ram8/ram8.dcp' for cell 'stdOutRam/stdOutRam'
INFO: [Netlist 29-17] Analyzing 3345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock_board.xdc] for cell 'clk60/inst'
Finished Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock_board.xdc] for cell 'clk60/inst'
Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock.xdc] for cell 'clk60/inst'
