0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/samum/Comp541/Lab2b/Lab2b.sim/sim_4/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv,1630551276,systemVerilog,,,,Lab3_Part4_test_32bit,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/imports/new/add_sub_8bit.sv,1630532815,systemVerilog,,C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/adder.sv,,addsub,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/ALU.sv,1630550774,systemVerilog,,C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/imports/new/add_sub_8bit.sv,,ALU,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/adder.sv,1630529342,systemVerilog,,C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/comparator.sv,,adder,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/comparator.sv,1630551136,systemVerilog,,C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/fulladder.sv,,comparator,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/fulladder.sv,1630529295,systemVerilog,,C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/logical.sv,,fulladder,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/logical.sv,1630544561,systemVerilog,,C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/shifter.sv,,logical,,uvm,,,,,,
C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sources_1/new/shifter.sv,1630543034,systemVerilog,,C:/Users/samum/Comp541/Lab2b/Lab2b.srcs/sim_4/new/Test432Bit.sv,,shifter,,uvm,,,,,,
