// Seed: 61880161
module module_0;
  uwire id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout tri id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_1;
  assign #(-1) id_2 = 1'h0;
endmodule
module module_2 #(
    parameter id_4 = 32'd16,
    parameter id_5 = 32'd53
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor _id_4 = -1;
  wire _id_5;
  logic [1 : id_4] id_6;
  ;
  wire id_7;
  assign id_6 = 1 == -1;
  task id_8;
    output id_9;
    begin : LABEL_0
      $signed(32);
      ;
    end
  endtask
  wire [1 : id_5] id_10;
  assign module_0.id_1 = 0;
  wire id_11;
endmodule
