#VLB_VERSION 59
#INFO
ccd415_sync_generator
E 1230541862782
44
#ACCESS
~
Afalina_tvk
afalina_tvk_pkg all .
.
std
.
ieee
std_logic_arith all .
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLK 0 29 72 1 . 9
CNT_EN 1 29 162 1 . 10
RESET 2 29 252 1 . 11
~std_logic_vector{11~downto~0}~12 3 5 341 1 . 12
~NATURAL~range~11~downto~0~12 4 5 562 1 . 12
SHUTTER 5 29 757 1 . 12
~std_logic_vector{9~downto~0}~12 6 5 830 1 . 13
~NATURAL~range~9~downto~0~12 7 5 1050 1 . 13
GAIN 8 29 1244 1 . 13
GAIN_STROBE 9 29 1318 1 . 14
~std_logic_vector{7~downto~0}~12 10 5 1407 1 . 15
~NATURAL~range~7~downto~0~12 11 5 1629 1 . 15
CLAMP 12 29 1824 1 . 15
CLAMP_STROBE 13 29 1900 1 . 16
MODE_CCD 14 29 1991 1 . 17
WIND_CCD 15 29 2082 1 . 18
XV1 16 29 2173 1 . 21
XV2 17 29 2266 1 . 22
XV3 18 29 2359 1 . 23
SG 19 29 2452 1 . 24
XSUB 20 29 2545 1 . 25
H1 21 29 2638 1 . 26
H2 22 29 2731 1 . 27
RG 23 29 2824 1 . 28
DATACLK 24 29 2917 1 . 30
SL 25 29 3010 1 . 31
SCK 26 29 3121 1 . 32
SDATA 27 29 3232 1 . 33
SHD 28 29 3343 1 . 34
SHP 29 29 3436 1 . 35
VD 30 29 3529 1 . 36
HD 31 29 3622 1 . 37
PBLK 32 29 3715 1 . 38
CLPDM 33 29 3808 1 . 39
CLPOB 34 29 3901 1 . 40
~std_logic_vector{11~downto~0}~122 35 5 3993 1 . 41
~NATURAL~range~11~downto~0~121 36 5 4216 1 . 41
X 37 29 4412 1 . 41
~std_logic_vector{11~downto~0}~124 38 5 4489 1 . 42
~NATURAL~range~11~downto~0~123 39 5 4712 1 . 42
Y 40 29 4908 1 . 42
LINE 41 29 4986 1 . 43
FRAME 42 29 5079 1 . 44
DATE_EN 43 29 5172 1 . 45
#SPECIFICATION 
#END
5441 1 . 77
LVDS_CLK 52 29 5687 1 . 78
~std_logic_vector{12~downto~0}~12 53 5 5797 1 . 80
~NATURAL~range~12~downto~0~12 54 5 6020 1 . 80
A 55 29 6216 1 . 80
~std_logic_vector{15~downto~0}~12 56 5 6293 1 . 81
~NATURAL~range~15~downto~0~12 57 5 6516 1 . 81
DQ 58 29 6712 1 . 81
~std_logic_vector{1~downto~0}~12 59 5 6789 1 . 82
~NATURAL~range~1~downto~0~12 60 5 7011 1 . 82
BA 61 29 7206 1 . 82
WE 62 29 7284 1 . 83
CAS 63 29 7377 1 . 84
RAS 64 29 7470 1 . 85
CS 65 29 7563 1 . 86
UDQM 66 29 7656 1 . 87
LDQM 67 29 7749 1 . 88
CKE 68 29 7842 1 . 89
CLK_SDRAM 69 29 7935 1 . 90
MPU_MODE 70 29 8028 1 . 92
MPU_RESET 71 29 8121 1 . 93
~std_logic_vector{7~downto~0}~12 72 5 8213 1 . 94
~NATURAL~range~7~downto~0~12 73 5 8435 1 . 94
MPU_A 74 29 8630 1 . 94
~std_logic_vector{7~downto~0}~124 75 5 8707 1 . 95
~NATURAL~range~7~downto~0~123 76 5 8929 1 . 95
MPU_D 77 29 9124 1 . 95
MPU_RD 78 29 9202 1 . 96
MPU_WR 79 29 9295 1 . 97
MPU_INT0 80 29 9388 1 . 99
MPU_INT1 81 29 9481 1 . 100
ALE 82 29 9574 1 . 101
PSEN 83 29 9667 1 . 102
RESET_842 84 29 9760 1 . 103
ADUC_TXD 85 29 9853 1 . 105
ADUC_RXD 86 29 9946 1 . 106
RS232_TXD 87 29 10039 1 . 108
RS232_RXD 88 29 10132 1 . 109
RS485_TXD 89 29 10225 1 . 112
RS485_RXD 90 29 10318 1 . 113
RS485_MODE 91 29 10411 1 . 114
RS485_PV 92 29 10504 1 . 115
BR 93 29 10597 1 . 117
PH 94 29 10690 1 . 118
RES1 95 29 10783 1 . 120
RES2 96 29 10876 1 . 121
~std_logic_vector{3~downto~1}~12 97 5 10968 1 . 123
~NATURAL~range~3~downto~1~12 98 5 11208 1 . 123
KT 99 29 11421 1 . 123
#SPECIFICATION 
#END
B 102 29 11181 0 . 128
XSUB 103 29 11277 0 . 129
H1 104 29 11373 0 . 130
H2 105 29 11469 0 . 131
RG 106 29 11565 0 . 132
DATACLK 107 29 11661 0 . 134
SL 108 29 11757 0 . 135
SCK 109 29 11853 0 . 136
SDATA 110 29 11949 0 . 137
SHD 111 29 12045 0 . 138
SHP 112 29 12141 0 . 139
VD 113 29 12237 0 . 140
HD 114 29 12333 0 . 141
PBLK 115 29 12429 0 . 142
CLPDM 116 29 12525 0 . 143
CLPOB 117 29 12621 0 . 144
~std_logic_vector{11~downto~0}~1512 118 5 12716 0 . 145
~NATURAL~range~11~downto~0~1511 119 5 12943 0 . 145
X 120 29 13140 0 . 145
~std_logic_vector{11~downto~0}~1514 121 5 13221 0 . 146
~NATURAL~range~11~downto~0~1513 122 5 13448 0 . 146
Y 123 29 13645 0 . 146
LINE 124 29 13727 0 . 147
FRAME 125 29 13823 0 . 148
DATE_EN 126 29 13919 0 . 149
ccd_counters 127 18 14017 1 . 155
MODULEY 128 30 14048 0 . 158
MODULEY_FULL 129 30 14129 0 . 159
MODULEX 130 30 14210 0 . 160
CLK 131 29 14291 0 . 165
CNT_EN 132 29 14387 0 . 166
RESET 133 29 14483 0 . 167
MODE_CCD 134 29 14579 0 . 168
~std_logic_vector{11~downto~0}~1516 135 5 14674 0 . 169
~NATURAL~range~11~downto~0~1515 136 5 14903 0 . 169
X 137 29 15100 0 . 169
~std_logic_vector{11~downto~0}~1518 138 5 15182 0 . 170
~NATURAL~range~11~downto~0~1517 139 5 15411 0 . 170
Y 140 29 15608 0 . 170
xvform_285 141 18 15693 1 . 173
CLK 142 29 15725 0 . 176
CNT_EN 143 29 15821 0 . 177
RESET 144 29 15917 0 . 178
~std_logic_vector{11~downto~0}~1520 145 5 16012 0 . 179
~NATURAL~range~11~downto~0~1519 146 5 16241 0 . 179
C_SHUTTER 147 29 16438 0 . 179
~std_logic_vector{11~downto~0}~1522 148 5 16520 0 . 180
~NATURAL~range~11~downto~0~1521 149 5 16749 0 . 180
F_SHUTTER 150 29 16946 0 . 180
MODE_CCD 151 29 17029 0 . 181
WIND_CCD 152 29 17125 0 . 182
~std_logic_vector{11~downto~0}~1524 153 5 17220 0 . 183
~NATURAL~range~11~downto~0~1523 154 5 17449 0 . 183
X 155 29 17646 0 . 183
~std_logic_vector{11~downto~0}~1526 156 5 17728 0 . 184
~NATURAL~range~11~downto~0~1525 157 5 17957 0 . 184
Y 158 29 18154 0 . 184
XV1 159 29 18237 0 . 187
XV2 160 29 18333 0 . 188
XV3 161 29 18429 0 . 189
XV4 162 29 18525 0 . 190
SG2A 163 29 18621 0 . 191
SG2B 164 29 18717 0 . 192
XSUB 165 29 18813 0 . 193
H1 166 29 18909 0 . 194
H2 167 29 19005 0 . 195
RG 168 29 19101 0 . 196
LINE 169 29 19197 0 . 197
FRAME 170 29 19293 0 . 198
AD9845 171 18 19391 1 . 203
VD_EDGE 172 30 19423 0 . 206
HD_EDGE 173 30 19504 0 . 207
PBLK_RISING_EDGE_Y 174 30 19585 0 . 208
PBLK_FALLING_EDGE_Y 175 30 19666 0 . 209
PBLK_RISING_EDGE_X 176 30 19747 0 . 210
PBLK_FALLING_EDGE_X 177 30 19828 0 . 211
CLP_RISING_EDGE_X 178 30 19909 0 . 212
CLP_FALLING_EDGE_X 179 30 19990 0 . 213
CLK 180 29 20071 0 . 220
CNT_EN 181 29 20167 0 . 221
RESET 182 29 20263 0 . 222
~std_logic_vector{9~downto~0}~1528 183 5 20358 0 . 223
~NATURAL~range~9~downto~0~1527 184 5 20586 0 . 223
ADC_GAIN 185 29 20782 0 . 223
~std_logic_vector{7~downto~0}~1530 186 5 20864 0 . 224
~NATURAL~range~7~downto~0~1529 187 5 21092 0 . 224
ADC_CLAMP 188 29 21288 0 . 224
GAIN_STROBE 189 29 21371 0 . 225
CLAMP_STROBE 190 29 21467 0 . 226
~std_logic_vector{11~downto~0}~1532 191 5 21562 0 . 227
~NATURAL~range~11~downto~0~1531 192 5 21791 0 . 227
X 193 29 21988 0 . 227
~std_logic_vector{11~downto~0}~1534 194 5 22070 0 . 228
~NATURAL~range~11~downto~0~1533 195 5 22299 0 . 228
Y 196 29 22496 0 . 228
MODE_CCD 197 29 22579 0 . 229
VD 198 29 22675 0 . 230
HD 199 29 22771 0 . 231
DATACLK 200 29 22867 0 . 232
SHD 201 29 22963 0 . 233
SHP 202 29 23059 0 . 234
PBLK 203 29 23155 0 . 235
CLPDM 204 29 23251 0 . 236
CLPOB 205 29 23347 0 . 237
AD_SDATA 206 29 23443 0 . 238
AD_SL 207 29 23539 0 . 239
AD_SCK 208 29 23635 0 . 240
ccd415_sync_generator 209 18 23733 1 . 243
CLK 210 29 23765 0 . 246
CNT_EN 211 29 23861 0 . 247
RESET 212 29 23957 0 . 248
~std_logic_vector{11~downto~0}~1536 213 5 24052 0 . 249
~NATURAL~range~11~downto~0~1535 214 5 24281 0 . 249
SHUTTER 215 29 24478 0 . 249
~std_logic_vector{9~downto~0}~1538 216 5 24560 0 . 250
~NATURAL~range~9~downto~0~1537 217 5 24788 0 . 250
GAIN 218 29 24984 0 . 250
GAIN_STROBE 219 29 25067 0 . 251
~std_logic_vector{7~downto~0}~1540 220 5 25162 0 . 252
~NATURAL~range~7~downto~0~1539 221 5 25390 0 . 252
CLAMP 222 29 25586 0 . 252
CLAMP_STROBE 223 29 25669 0 . 253
MODE_CCD 224 29 25765 0 . 254
WIND_CCD 225 29 25861 0 . 255
XV1 226 29 25957 0 . 259
XV2 227 29 26053 0 . 260
XV3 228 29 26149 0 . 261
SG 229 29 26245 0 . 262
XSUB 230 29 26341 0 . 263
H1 231 29 26437 0 . 264
H2 232 29 26533 0 . 265
RG 233 29 26629 0 . 266
DATACLK 234 29 26725 0 . 268
SL 235 29 26821 0 . 269
SCK 236 29 26917 0 . 270
SDATA 237 29 27013 0 . 271
SHD 238 29 27109 0 . 272
SHP 239 29 27205 0 . 273
VD 240 29 27301 0 . 274
HD 241 29 27397 0 . 275
PBLK 242 29 27493 0 . 276
CLPDM 243 29 27589 0 . 277
CLPOB 244 29 27685 0 . 278
~std_logic_vector{11~downto~0}~1542 245 5 27780 0 . 279
~NATURAL~range~11~downto~0~1541 246 5 28009 0 . 279
X 247 29 28206 0 . 279
~std_logic_vector{11~downto~0}~1544 248 5 28288 0 . 280
~NATURAL~range~11~downto~0~1543 249 5 28517 0 . 280
Y 250 29 28714 0 . 280
LINE 251 29 28797 0 . 281
FRAME 252 29 28893 0 . 282
DATE_EN 253 29 28989 0 . 283
xvform_415 254 18 29087 1 . 288
CLK 255 29 29119 0 . 291
CNT_EN 256 29 29215 0 . 292
RESET 257 29 29311 0 . 293
~std_logic_vector{11~downto~0}~1546 258 5 29406 0 . 294
~NATURAL~range~11~downto~0~1545 259 5 29635 0 . 294
C_SHUTTER 260 29 29832 0 . 294
~std_logic_vector{11~downto~0}~1548 261 5 29914 0 . 295
~NATURAL~range~11~downto~0~1547 262 5 30143 0 . 295
F_SHUTTER 263 29 30340 0 . 295
MODE_CCD 264 29 30423 0 . 296
WIND_CCD 265 29 30519 0 . 297
~std_logic_vector{11~downto~0}~1550 266 5 30614 0 . 299
~NATURAL~range~11~downto~0~1549 267 5 30843 0 . 299
X 268 29 31040 0 . 299
~std_logic_vector{11~downto~0}~1552 269 5 31122 0 . 300
~NATURAL~range~11~downto~0~1551 270 5 31351 0 . 300
Y 271 29 31548 0 . 300
XV1 272 29 31631 0 . 302
XV2 273 29 31727 0 . 303
XV3 274 29 31823 0 . 304
SG 275 29 31919 0 . 305
XSUB 276 29 32015 0 . 306
H1 277 29 32111 0 . 307
H2 278 29 32207 0 . 308
RG 279 29 32303 0 . 309
LINE 280 29 32399 0 . 310
FRAME 281 29 32495 0 . 311
AduC842 282 18 32593 1 . 317
CLK29_5 283 29 32625 0 . 320
MPU_MODE 284 29 32721 0 . 321
MPU_RESET 285 29 32817 0 . 322
MPU_WR 286 29 32913 0 . 323
MPU_RD 287 29 33009 0 . 324
HD 288 29 33105 0 . 325
VD 289 29 33201 0 . 326
~std_logic_vector{7~downto~0}~1554 290 5 33296 0 . 327
~NATURAL~range~7~downto~0~1553 291 5 33524 0 . 327
MPU_ADDR 292 29 33720 0 . 327
~std_logic_vector{7~downto~0}~1556 293 5 33802 0 . 328
~NATURAL~range~7~downto~0~1555 294 5 34030 0 . 328
MPU_D 295 29 34226 0 . 328
MPU_INT0 296 29 34309 0 . 329
MPU_INT1 297 29 34405 0 . 330
ALE 298 29 34501 0 . 331
RESET_842 299 29 34597 0 . 332
PSEN 300 29 34693 0 . 333
~std_logic_vector{11~downto~0}~1558 301 5 34788 0 . 334
~NATURAL~range~11~downto~0~1557 302 5 35017 0 . 334
SHUTTER 303 29 35214 0 . 334
~std_logic_vector{9~downto~0}~1560 304 5 35296 0 . 335
~NATURAL~range~9~downto~0~1559 305 5 35524 0 . 335
GAIN 306 29 35720 0 . 335
GAIN_STROBE 307 29 35803 0 . 336
~std_logic_vector{7~downto~0}~1562 308 5 35898 0 . 337
~NATURAL~range~7~downto~0~1561 309 5 36126 0 . 337
CLAMP 310 29 36322 0 . 337
CLAMP_STROBE 311 29 36405 0 . 338
~std_logic_vector{7~downto~0}~1564 312 5 36500 0 . 339
~NATURAL~range~7~downto~0~1563 313 5 36728 0 . 339
CHOICE_CCD 314 29 36924 0 . 339
~std_logic_vector{7~downto~0}~1566 315 5 37006 0 . 340
~NATURAL~range~7~downto~0~1565 316 5 37234 0 . 340
SHD_SHIFT 317 29 37430 0 . 340
~std_logic_vector{7~downto~0}~1568 318 5 37512 0 . 341
~NATURAL~range~7~downto~0~1567 319 5 37740 0 . 341
SHP_SHIFT 320 29 37936 0 . 341
~std_logic_vector{7~downto~0}~1570 321 5 38018 0 . 342
~NATURAL~range~7~downto~0~1569 322 5 38246 0 . 342
CLK_SHIFT 323 29 38442 0 . 342
~std_logic_vector{7~downto~0}~1572 324 5 38524 0 . 343
~NATURAL~range~7~downto~0~1571 325 5 38752 0 . 343
RG_SHIFT 326 29 38948 0 . 343
~std_logic_vector{7~downto~0}~1574 327 5 39030 0 . 344
~NATURAL~range~7~downto~0~1573 328 5 39258 0 . 344
CROSS 329 29 39454 0 . 344
RS485_TXD 330 29 39537 0 . 345
RS485_RXD 331 29 39633 0 . 346
RS485_MODE 332 29 39729 0 . 347
RS485_PV 333 29 39825 0 . 348
aduc_reg 334 18 39923 1 . 355
CLK 335 29 39954 0 . 357
RESET 336 29 40050 0 . 358
~std_logic_vector{7~downto~0}~1576 337 5 40145 0 . 359
~NATURAL~range~7~downto~0~1575 338 5 40373 0 . 359
DATA_REG 339 29 40569 0 . 359
~std_logic_vector{7~downto~0}~1578 340 5 40651 0 . 360
~NATURAL~range~7~downto~0~1577 341 5 40879 0 . 360
ADUC_ADDR 342 29 41075 0 . 360
WR 343 29 41158 0 . 361
~std_logic_vector{15~downto~0}~15 344 5 41253 0 . 362
~NATURAL~range~15~downto~0~15 345 5 41482 0 . 362
SHUTTER 346 29 41679 0 . 362
~std_logic_vector{15~downto~0}~1580 347 5 41761 0 . 363
~NATURAL~range~15~downto~0~1579 348 5 41990 0 . 363
GAIN 349 29 42187 0 . 363
~std_logic_vector{7~downto~0}~1582 350 5 42269 0 . 364
~NATURAL~range~7~downto~0~1581 351 5 42497 0 . 364
CLAMP 352 29 42693 0 . 364
~std_logic_vector{7~downto~0}~1584 353 5 42775 0 . 365
~NATURAL~range~7~downto~0~1583 354 5 43003 0 . 365
MPU_D 355 29 43199 0 . 365
test_lvds_cnt 356 18 43284 1 . 370
CLK 357 29 43315 0 . 373
CNT_EN 358 29 43411 0 . 374
RESET 359 29 43507 0 . 375
CHOICE_CCD 360 29 43603 0 . 376
MODE_CCD 361 29 43699 0 . 377
~std_logic_vector{11~downto~0}~1586 362 5 43794 0 . 378
~NATURAL~range~11~downto~0~1585 363 5 44023 0 . 378
X 364 29 44220 0 . 378
~std_logic_vector{11~downto~0}~1588 365 5 44302 0 . 379
~NATURAL~range~11~downto~0~1587 366 5 44531 0 . 379
Y 367 29 44728 0 . 379
~std_logic_vector{11~downto~0}~1590 368 5 44810 0 . 380
~NATURAL~range~11~downto~0~1589 369 5 45039 0 . 380
test 370 29 45236 0 . 380
DFF_ig 371 18 45321 1 . 384
Q 372 29 45352 0 . 386
D 373 29 45448 0 . 387
CLK 374 29 45544 0 . 388
CLRN 375 29 45640 0 . 389
PRN 376 29 45754 0 . 390
shift 377 18 45870 1 . 393
CLK 378 29 45901 0 . 395
IN_DATA 379 29 45997 0 . 396
RESET 380 29 46093 0 . 397
~std_logic_vector{7~downto~0}~1592 381 5 46188 0 . 398
~NATURAL~range~7~downto~0~1591 382 5 46416 0 . 398
SEL 383 29 46612 0 . 398
DATA 384 29 46695 0 . 399
ADC_REC 385 18 46793 1 . 403
MODULEX 386 30 46824 0 . 406
CLK_IN 387 29 46905 0 . 410
RESET 388 29 47001 0 . 411
~std_logic_vector{11~downto~0}~1594 389 5 47096 0 . 412
~NATURAL~range~11~downto~0~1593 390 5 47325 0 . 412
ADC_IN 391 29 47522 0 . 412
CLK_OUT 392 29 47605 0 . 413
~std_logic_vector{11~downto~0}~1596 393 5 47700 0 . 414
~NATURAL~range~11~downto~0~1595 394 5 47929 0 . 414
X 395 29 48126 0 . 414
~std_logic_vector{11~downto~0}~1598 396 5 48208 0 . 415
~NATURAL~range~11~downto~0~1597 397 5 48437 0 . 415
ADC_OUT 398 29 48634 0 . 415
#SPECIFICATION 
#END
