<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p396" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_396{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_396{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_396{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_396{left:567px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t5_396{left:567px;bottom:981px;letter-spacing:-0.11px;}
#t6_396{left:567px;bottom:964px;letter-spacing:-0.11px;}
#t7_396{left:567px;bottom:947px;letter-spacing:-0.11px;}
#t8_396{left:567px;bottom:930px;letter-spacing:-0.11px;}
#t9_396{left:567px;bottom:914px;letter-spacing:-0.11px;}
#ta_396{left:567px;bottom:897px;letter-spacing:-0.11px;}
#tb_396{left:567px;bottom:872px;letter-spacing:-0.11px;}
#tc_396{left:567px;bottom:855px;letter-spacing:-0.12px;}
#td_396{left:567px;bottom:839px;letter-spacing:-0.11px;}
#te_396{left:567px;bottom:822px;letter-spacing:-0.11px;}
#tf_396{left:208px;bottom:797px;letter-spacing:-0.12px;}
#tg_396{left:567px;bottom:797px;letter-spacing:-0.12px;}
#th_396{left:567px;bottom:781px;letter-spacing:-0.13px;}
#ti_396{left:567px;bottom:759px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tj_396{left:567px;bottom:738px;letter-spacing:-0.12px;}
#tk_396{left:567px;bottom:721px;letter-spacing:-0.11px;}
#tl_396{left:567px;bottom:704px;letter-spacing:-0.12px;}
#tm_396{left:208px;bottom:680px;letter-spacing:-0.14px;}
#tn_396{left:567px;bottom:680px;letter-spacing:-0.12px;}
#to_396{left:567px;bottom:663px;letter-spacing:-0.11px;}
#tp_396{left:567px;bottom:642px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_396{left:567px;bottom:620px;letter-spacing:-0.12px;}
#tr_396{left:567px;bottom:603px;letter-spacing:-0.12px;}
#ts_396{left:567px;bottom:587px;letter-spacing:-0.11px;}
#tt_396{left:208px;bottom:562px;letter-spacing:-0.14px;}
#tu_396{left:400px;bottom:562px;}
#tv_396{left:567px;bottom:562px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_396{left:567px;bottom:541px;letter-spacing:-0.11px;}
#tx_396{left:567px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#ty_396{left:567px;bottom:507px;letter-spacing:-0.12px;}
#tz_396{left:567px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t10_396{left:567px;bottom:474px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t11_396{left:567px;bottom:457px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_396{left:567px;bottom:432px;letter-spacing:-0.11px;}
#t13_396{left:567px;bottom:415px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_396{left:567px;bottom:399px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t15_396{left:567px;bottom:382px;letter-spacing:-0.12px;}
#t16_396{left:567px;bottom:357px;letter-spacing:-0.11px;}
#t17_396{left:567px;bottom:341px;letter-spacing:-0.11px;}
#t18_396{left:567px;bottom:324px;letter-spacing:-0.12px;}
#t19_396{left:567px;bottom:307px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1a_396{left:567px;bottom:290px;letter-spacing:-0.11px;}
#t1b_396{left:567px;bottom:273px;letter-spacing:-0.11px;}
#t1c_396{left:208px;bottom:249px;letter-spacing:-0.14px;}
#t1d_396{left:567px;bottom:249px;letter-spacing:-0.14px;}
#t1e_396{left:208px;bottom:224px;letter-spacing:-0.1px;}
#t1f_396{left:400px;bottom:224px;letter-spacing:-0.1px;}
#t1g_396{left:567px;bottom:224px;letter-spacing:-0.13px;}
#t1h_396{left:567px;bottom:203px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_396{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1j_396{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t1k_396{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t1l_396{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t1m_396{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t1n_396{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1o_396{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_396{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t1q_396{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t1r_396{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t1s_396{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t1t_396{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t1u_396{left:534px;bottom:1053px;}
#t1v_396{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1w_396{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t1x_396{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_396{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_396{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_396{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_396{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_396{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_396{font-size:11px;font-family:Verdana_156;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts396" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg396Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg396" style="-webkit-user-select: none;"><object width="935" height="1210" data="396/396.svg" type="image/svg+xml" id="pdf396" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_396" class="t s1_396">2-380 </span><span id="t2_396" class="t s1_396">Vol. 4 </span>
<span id="t3_396" class="t s2_396">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_396" class="t s3_396">When this flag is set and the processor is in the </span>
<span id="t5_396" class="t s3_396">stop-clock state (STPCLK# is asserted), </span>
<span id="t6_396" class="t s3_396">asserting the FERR# pin signals to the </span>
<span id="t7_396" class="t s3_396">processor that an interrupt (such as, INIT#, </span>
<span id="t8_396" class="t s3_396">BINIT#, INTR, NMI, SMI#, or RESET#) is pending </span>
<span id="t9_396" class="t s3_396">and that the processor should return to normal </span>
<span id="ta_396" class="t s3_396">operation to handle the interrupt. </span>
<span id="tb_396" class="t s3_396">This flag does not affect the normal operation </span>
<span id="tc_396" class="t s3_396">of the FERR# pin (to indicate an unmasked </span>
<span id="td_396" class="t s3_396">floating-point error) when the STPCLK# pin is </span>
<span id="te_396" class="t s3_396">not asserted. </span>
<span id="tf_396" class="t s3_396">11 </span><span id="tg_396" class="t s3_396">Branch Trace Storage Unavailable </span>
<span id="th_396" class="t s3_396">(BTS_UNAVILABLE) (R) </span>
<span id="ti_396" class="t s3_396">See Table 2-2. </span>
<span id="tj_396" class="t s3_396">When set, the processor does not support </span>
<span id="tk_396" class="t s3_396">branch trace storage (BTS); when clear, BTS is </span>
<span id="tl_396" class="t s3_396">supported. </span>
<span id="tm_396" class="t s3_396">12 </span><span id="tn_396" class="t s3_396">PEBS_UNAVILABLE: Processor Event Based </span>
<span id="to_396" class="t s3_396">Sampling Unavailable (R) </span>
<span id="tp_396" class="t s3_396">See Table 2-2. </span>
<span id="tq_396" class="t s3_396">When set, the processor does not support </span>
<span id="tr_396" class="t s3_396">processor event-based sampling (PEBS); when </span>
<span id="ts_396" class="t s3_396">clear, PEBS is supported. </span>
<span id="tt_396" class="t s3_396">13 </span><span id="tu_396" class="t s3_396">3 </span><span id="tv_396" class="t s3_396">TM2 Enable (R/W) </span>
<span id="tw_396" class="t s3_396">When this bit is set (1) and the thermal sensor </span>
<span id="tx_396" class="t s3_396">indicates that the die temperature is at the pre- </span>
<span id="ty_396" class="t s3_396">determined threshold, the Thermal Monitor 2 </span>
<span id="tz_396" class="t s3_396">mechanism is engaged. TM2 will reduce the bus </span>
<span id="t10_396" class="t s3_396">to core ratio and voltage according to the value </span>
<span id="t11_396" class="t s3_396">last written to MSR_THERM2_CTL bits 15:0. </span>
<span id="t12_396" class="t s3_396">When this bit is clear (0, default), the processor </span>
<span id="t13_396" class="t s3_396">does not change the VID signals or the bus to </span>
<span id="t14_396" class="t s3_396">core ratio when the processor enters a thermal </span>
<span id="t15_396" class="t s3_396">managed state. </span>
<span id="t16_396" class="t s3_396">If the TM2 feature flag (ECX[8]) is not set to 1 </span>
<span id="t17_396" class="t s3_396">after executing CPUID with EAX = 1, then this </span>
<span id="t18_396" class="t s3_396">feature is not supported and BIOS must not </span>
<span id="t19_396" class="t s3_396">alter the contents of this bit location. The </span>
<span id="t1a_396" class="t s3_396">processor is operating out of spec if both this </span>
<span id="t1b_396" class="t s3_396">bit and the TM1 bit are set to disabled states. </span>
<span id="t1c_396" class="t s3_396">17:14 </span><span id="t1d_396" class="t s3_396">Reserved </span>
<span id="t1e_396" class="t s3_396">18 </span><span id="t1f_396" class="t s3_396">3, 4, 6 </span><span id="t1g_396" class="t s3_396">ENABLE MONITOR FSM (R/W) </span>
<span id="t1h_396" class="t s3_396">See Table 2-2. </span>
<span id="t1i_396" class="t s4_396">Table 2-55. </span><span id="t1j_396" class="t s4_396">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t1k_396" class="t s4_396">(Contd.) </span>
<span id="t1l_396" class="t s5_396">Register </span>
<span id="t1m_396" class="t s5_396">Address </span>
<span id="t1n_396" class="t s5_396">Register Name </span>
<span id="t1o_396" class="t s5_396">Fields and Flags </span>
<span id="t1p_396" class="t s5_396">Model </span>
<span id="t1q_396" class="t s5_396">Avail- </span>
<span id="t1r_396" class="t s5_396">ability </span>
<span id="t1s_396" class="t s5_396">Shared/ </span>
<span id="t1t_396" class="t s5_396">Unique </span>
<span id="t1u_396" class="t s6_396">1 </span>
<span id="t1v_396" class="t s5_396">Bit Description </span>
<span id="t1w_396" class="t s5_396">Hex </span><span id="t1x_396" class="t s5_396">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
