<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<MicomToolCommonProjectFile Version="1.00">
  <CreatorType Name="e2studio" Version=""/>
  <Placeholders>
    <PlaceholderPrefix>${</PlaceholderPrefix>
    <PlaceholderPostfix>}</PlaceholderPostfix>
  </Placeholders>
  <Project Name="sinavmonday" Type="Application">
    <Files>
      <Path>r_option_cc.txt</Path>
      <Category Name="generate">
        <Path>generate\cstart.asm</Path>
        <Path>generate\iodefine.h</Path>
        <Path>generate\stkinit.asm</Path>
      </Category>
      <Category Name="src">
        <Path>src\r_cg_cgc.c</Path>
        <Path>src\r_cg_cgc.h</Path>
        <Path>src\r_cg_cgc_user.c</Path>
        <Path>src\r_cg_macrodriver.h</Path>
        <Path>src\r_cg_serial.c</Path>
        <Path>src\r_cg_serial.h</Path>
        <Path>src\r_cg_serial_user.c</Path>
        <Path>src\r_cg_userdefine.h</Path>
        <Path>src\r_main.c</Path>
        <Path>src\r_systeminit.c</Path>
      </Category>
    </Files>
    <Device Category="com.renesas.cdt.managedbuild.renesas.ccrl.common.option.cpu.s2" Series="RL78">R5F101GC</Device>
    <BuildOptions Name="CC-RL" Version="v1.11.00">
      <BuildMode Active="True" Name="HardwareDebug">
        <GeneralOptions/>
        <CompileOptions>
          <Option>-cpu=S2</Option>
          <Option>-c</Option>
          <Option>-dev="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-I "${ProjDirPath}\generate"</Option>
          <Option>-character_set=utf8</Option>
          <Option>-g</Option>
          <Option>-o ${workspace_loc}\${ProjName}/${ConfigName}</Option>
          <Option>-lang=c</Option>
          <Option>-lang=cpp14</Option>
        </CompileOptions>
        <AssembleOptions>
          <Option>-cpu=S2</Option>
          <Option>-c</Option>
          <Option>-dev="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-character_set=utf8</Option>
          <Option>-g</Option>
          <Option>-o "${ProjDirPath}/../${ProjName}/${ConfigName}"</Option>
        </AssembleOptions>
        <LinkOptions>
          <Option>-device="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-list=${ProjName}.map</Option>
          <Option>-nooptimize</Option>
          <Option>-entry=_start</Option>
          <Option>-auto_section_layout</Option>
          <Option>-security_id=00000000000000000000</Option>
          <Option>-user_opt_byte=EFF3E9</Option>
          <Option>-ocdbg=04</Option>
          <Option>-output="${ProjName}.abs"</Option>
          <Option>-debug</Option>
          <Option>-nocompress</Option>
          <Option>-memory=high</Option>
          <Option>-rom=.data=.dataR,.sdata=.sdataR</Option>
          <Option>-nomessage</Option>
          <Option>-nologo</Option>
          <Option>-library="C:\Program Files (x86)\Renesas\RL78\1_11_0\lib\rl78cm4s.lib"</Option>
          <Option>-library="C:\Program Files (x86)\Renesas\RL78\1_11_0\lib\rl78cm4r.lib"</Option>
          <PreLinker>Auto</PreLinker>
        </LinkOptions>
        <LibraryGenerateOptions>
          <GenerateMode>BuildOptionChanged</GenerateMode>
        </LibraryGenerateOptions>
        <LinkOrder>
          <Path>HardwareDebug\cstart.obj</Path>
          <Path>HardwareDebug\stkinit.obj</Path>
          <Path>HardwareDebug\r_cg_cgc.obj</Path>
          <Path>HardwareDebug\r_cg_cgc_user.obj</Path>
          <Path>HardwareDebug\r_cg_serial.obj</Path>
          <Path>HardwareDebug\r_cg_serial_user.obj</Path>
          <Path>HardwareDebug\r_main.obj</Path>
          <Path>HardwareDebug\r_systeminit.obj</Path>
        </LinkOrder>
        <CommonOptions>
          <IncludePathForC>"${ProjDirPath}\generate"</IncludePathForC>
        </CommonOptions>
      </BuildMode>
      <BuildMode Active="False" Name="Debug">
        <GeneralOptions/>
        <CompileOptions>
          <Option>-cpu=S2</Option>
          <Option>-c</Option>
          <Option>-dev="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-I "${ProjDirPath}\generate"</Option>
          <Option>-character_set=utf8</Option>
          <Option>-g</Option>
          <Option>-o ${workspace_loc}\${ProjName}/${ConfigName}</Option>
          <Option>-lang=c</Option>
          <Option>-lang=cpp14</Option>
        </CompileOptions>
        <AssembleOptions>
          <Option>-cpu=S2</Option>
          <Option>-c</Option>
          <Option>-dev="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-character_set=utf8</Option>
          <Option>-g</Option>
          <Option>-o "${ProjDirPath}/../${ProjName}/${ConfigName}"</Option>
        </AssembleOptions>
        <LinkOptions>
          <Option>-device="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-list=${ProjName}.map</Option>
          <Option>-nooptimize</Option>
          <Option>-auto_section_layout</Option>
          <Option>-security_id=0</Option>
          <Option>-output="${ProjName}.abs"</Option>
          <Option>-debug</Option>
          <Option>-nocompress</Option>
          <Option>-memory=high</Option>
          <Option>-rom=.data=.dataR,.sdata=.sdataR</Option>
          <Option>-nomessage</Option>
          <Option>-nologo</Option>
          <Option>-library="C:\Program Files (x86)\Renesas\RL78\1_11_0\lib\rl78cm4s.lib"</Option>
          <Option>-library="C:\Program Files (x86)\Renesas\RL78\1_11_0\lib\rl78cm4r.lib"</Option>
          <PreLinker>Auto</PreLinker>
        </LinkOptions>
        <LibraryGenerateOptions>
          <GenerateMode>BuildOptionChanged</GenerateMode>
        </LibraryGenerateOptions>
        <LinkOrder>
          <Path>Debug\cstart.obj</Path>
          <Path>Debug\stkinit.obj</Path>
          <Path>Debug\r_cg_cgc.obj</Path>
          <Path>Debug\r_cg_cgc_user.obj</Path>
          <Path>Debug\r_cg_serial.obj</Path>
          <Path>Debug\r_cg_serial_user.obj</Path>
          <Path>Debug\r_main.obj</Path>
          <Path>Debug\r_systeminit.obj</Path>
        </LinkOrder>
        <CommonOptions>
          <IncludePathForC>"${ProjDirPath}\generate"</IncludePathForC>
        </CommonOptions>
      </BuildMode>
      <BuildMode Active="False" Name="Release">
        <GeneralOptions/>
        <CompileOptions>
          <Option>-cpu=S2</Option>
          <Option>-c</Option>
          <Option>-dev="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-I "${ProjDirPath}\generate"</Option>
          <Option>-character_set=utf8</Option>
          <Option>-o ${workspace_loc}\${ProjName}/${ConfigName}</Option>
          <Option>-lang=c</Option>
          <Option>-lang=cpp14</Option>
        </CompileOptions>
        <AssembleOptions>
          <Option>-cpu=S2</Option>
          <Option>-c</Option>
          <Option>-dev="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-character_set=utf8</Option>
          <Option>-o "${ProjDirPath}/../${ProjName}/${ConfigName}"</Option>
        </AssembleOptions>
        <LinkOptions>
          <Option>-device="C:/Users/ahmet/.eclipse/com.renesas.platform_1435879475/DebugComp/RL78/RL78/Common/DR5F101GC.DVF"</Option>
          <Option>-list=${ProjName}.map</Option>
          <Option>-nooptimize</Option>
          <Option>-auto_section_layout</Option>
          <Option>-security_id=0</Option>
          <Option>-output="${ProjName}.abs"</Option>
          <Option>-nodebug</Option>
          <Option>-memory=high</Option>
          <Option>-rom=.data=.dataR,.sdata=.sdataR</Option>
          <Option>-nomessage</Option>
          <Option>-nologo</Option>
          <Option>-library="C:\Program Files (x86)\Renesas\RL78\1_11_0\lib\rl78cm4s.lib"</Option>
          <Option>-library="C:\Program Files (x86)\Renesas\RL78\1_11_0\lib\rl78cm4r.lib"</Option>
          <PreLinker>Auto</PreLinker>
        </LinkOptions>
        <LibraryGenerateOptions>
          <GenerateMode>BuildOptionChanged</GenerateMode>
        </LibraryGenerateOptions>
        <LinkOrder>
          <Path>Release\cstart.obj</Path>
          <Path>Release\stkinit.obj</Path>
          <Path>Release\r_cg_cgc.obj</Path>
          <Path>Release\r_cg_cgc_user.obj</Path>
          <Path>Release\r_cg_serial.obj</Path>
          <Path>Release\r_cg_serial_user.obj</Path>
          <Path>Release\r_main.obj</Path>
          <Path>Release\r_systeminit.obj</Path>
        </LinkOrder>
        <CommonOptions>
          <IncludePathForC>"${ProjDirPath}\generate"</IncludePathForC>
        </CommonOptions>
      </BuildMode>
    </BuildOptions>
    <Extension_CodePart2>
      <CodeGeneratorData>&lt;RL78G13&gt;&#13;
  &lt;VAR&gt;&#13;
    &lt;fCLK Name="fCLK" Value="16" Comment="4M" Trigger="fCLK"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;ADC /&gt;&#13;
        &lt;SAU0 /&gt;&#13;
        &lt;IICA0 /&gt;&#13;
        &lt;TAU0 /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/fCLK&gt;&#13;
    &lt;fIH Name="fIH" Value="16" Comment="32M" /&gt;&#13;
    &lt;fSUB Name="fSUB" Value="0" Comment="0K" Trigger="fSUB"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;TAU0 /&gt;&#13;
        &lt;PCLBUZ0 /&gt;&#13;
        &lt;PCLBUZ1 /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/fSUB&gt;&#13;
    &lt;fIL Name="fIL" Value="15" Comment="15K" Trigger="fIL"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;RTC /&gt;&#13;
        &lt;WDT /&gt;&#13;
        &lt;TAU0 /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/fIL&gt;&#13;
    &lt;fRTC Name="fRTC" Value="15" Comment="15k" Trigger="fRTC"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;RTC /&gt;&#13;
        &lt;IT /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/fRTC&gt;&#13;
    &lt;fMAIN Name="fMAIN" Value="16" Comment="32M" Trigger="fMAIN"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PCLBUZ0 /&gt;&#13;
        &lt;PCLBUZ1 /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/fMAIN&gt;&#13;
    &lt;fINTTM02 Name="fINTTM02" Value="0" Comment="0M" Trigger="INTTM02"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;SAU0 /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/fINTTM02&gt;&#13;
    &lt;fCLKSource Name="fCLKSource" Text="fIH" /&gt;&#13;
    &lt;VDD_MIN Name="VDD_MIN" Value="2.4" Comment="4.0V" Trigger="VDD"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PCLBUZ0 /&gt;&#13;
        &lt;PCLBUZ1 /&gt;&#13;
        &lt;IICA0 /&gt;&#13;
        &lt;SAU0 /&gt;&#13;
        &lt;SAU1 /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/VDD_MIN&gt;&#13;
    &lt;VDD_MAX Name="VDD_MAX" Value="2.7" Comment="5.5V" /&gt;&#13;
    &lt;VDDValue Name="VDDValue" Value="2.4" Comment="2.7V" Trigger="VDD"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;IICA0 /&gt;&#13;
        &lt;SAU0 /&gt;&#13;
        &lt;SAU1 /&gt;&#13;
        &lt;ADC /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/VDDValue&gt;&#13;
    &lt;RTCLPC Name="RTCLPC" Value="0" Comment="0" Trigger="RTCLPC"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PCLBUZ0 /&gt;&#13;
        &lt;PCLBUZ1 /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/RTCLPC&gt;&#13;
    &lt;VDD Name="VDD" Text="false" Comment="used" /&gt;&#13;
    &lt;AD_ADPC_USEDPIN Name="AD_ADPC_USEDPIN" Text="false" /&gt;&#13;
    &lt;ADC_ADS_VALUE Name="ADC_ADS_VALUE" Text="false" /&gt;&#13;
    &lt;IIC00 Name="IIC00" Text="false" Comment="unused" Trigger="IIC00"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC00&gt;&#13;
    &lt;IIC01 Name="IIC01" Text="false" Comment="unused" Trigger="IIC01"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC01&gt;&#13;
    &lt;IIC10 Name="IIC10" Text="false" Comment="unused" Trigger="IIC10"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC10&gt;&#13;
    &lt;IIC11 Name="IIC11" Text="false" Comment="unused" Trigger="IIC11"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC11&gt;&#13;
    &lt;IIC20 Name="IIC20" Text="false" Comment="unused" Trigger="IIC20"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC20&gt;&#13;
    &lt;IIC30 Name="IIC30" Text="false" Comment="unused" Trigger="IIC30"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC30&gt;&#13;
    &lt;IIC31 Name="IIC31" Text="false" Comment="unused" Trigger="IIC31"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC31&gt;&#13;
    &lt;IIC21 Name="IIC21" Text="false" Comment="unused" Trigger="IIC21"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IIC21&gt;&#13;
    &lt;IICA0 Name="IICA0" Text="false" Comment="unused" Trigger="IICA0"&gt;&#13;
      &lt;Effect&gt;&#13;
        &lt;PORT Forcible="" /&gt;&#13;
      &lt;/Effect&gt;&#13;
    &lt;/IICA0&gt;&#13;
    &lt;PIOR0Value Name="PIOR0Value" Text="1" /&gt;&#13;
    &lt;PIOR1Value Name="PIOR1Value" Text="0" /&gt;&#13;
    &lt;PIOR2Value Name="PIOR2Value" Text="0" /&gt;&#13;
    &lt;PIOR3Value Name="PIOR3Value" Text="0" /&gt;&#13;
    &lt;PIOR4Value Name="PIOR4Value" Text="0" /&gt;&#13;
    &lt;PIOR5Value Name="PIOR5Value" Text="0" /&gt;&#13;
    &lt;ProjectName Name="PrjName" Text="sinavmonday" /&gt;&#13;
    &lt;ProjectPath Name="PrjPath" Text="C:\Users\ahmet\e2_studio\workspace\sinavmonday" /&gt;&#13;
    &lt;ProjectKind Name="PrjKind" Text="Project78K0R" /&gt;&#13;
    &lt;DeviceName Name="DeviceName" Fixed="" Text="RL78G13" /&gt;&#13;
    &lt;MCUName Name="MCUName" Text="RL78G13_48pin" /&gt;&#13;
    &lt;ChipName Name="ChipName" Text="R5F101GC" /&gt;&#13;
    &lt;ChipID Name="ChipID" Text="R5F100GC" /&gt;&#13;
    &lt;CPUCoreType Name="CPUCoreType" Fixed="" Text="0" /&gt;&#13;
    &lt;MCUType Name="MCUType" Fixed="" Text="RL78" /&gt;&#13;
    &lt;Compiler Name="Compiler" Text="CCRL" /&gt;&#13;
    &lt;UseSecurityId Name="GI" Text="0" /&gt;&#13;
    &lt;SecurityId Name="GIValue" Text="00000000000000000000" /&gt;&#13;
    &lt;LinkDirectiveFile Name="D0" Text="lk.dr" /&gt;&#13;
    &lt;OnChipDebugOptionBytes Name="GO" Text="1" /&gt;&#13;
    &lt;OnChipDebugOptionBytesValue Name="GOValue" Text="04" /&gt;&#13;
    &lt;StartAddressOfOnChipDebugOptionBytes Name="GOStart" Text="7E00" /&gt;&#13;
    &lt;SizeOfOnChipDebugOptionBytesArea Name="GOSizeValue" Text="512" /&gt;&#13;
    &lt;UserOptionBytes Name="GB" Text="1" /&gt;&#13;
    &lt;UserOptionBytesValue Name="GBValue" Text="EFF3E9" /&gt;&#13;
    &lt;RAMStartAddress Chip="R5F1006A,R5F1007A,R5F1008A,R5F100AA,R5F100BA,R5F100CA,R5F100EA,R5F100FA,R5F100GA,R5F1006C,R5F1007C,R5F1008C,R5F100AC,R5F100BC,R5F100CC,R5F100EC,R5F100FC,R5F100GC,R5F100JC,R5F100LC" Name="RAMStartAddress" Fixed="" Text="000FF700" /&gt;&#13;
    &lt;RAMEndAddress Name="RAMEndAddress" Fixed="" Text="000FFEFF" /&gt;&#13;
    &lt;ROMEndAddress Chip="R5F1006C,R5F1007C,R5F1008C,R5F100AC,R5F100BC,R5F100CC,R5F100EC,R5F100FC,R5F100GC,R5F100JC,R5F100LC" Name="ROMEndAddress" Fixed="" Text="00007FFF" /&gt;&#13;
    &lt;MirrorROM Chip="R5F1006C,R5F1007C,R5F1008C,R5F100AC,R5F100BC,R5F100CC,R5F100EC,R5F100FC,R5F100GC,R5F100JC,R5F100LC,R5F1016C,R5F1017C,R5F1018C,R5F101AC,R5F101BC,R5F101CC,R5F101EC,R5F101FC,R5F101GC,R5F101JC,R5F101LC" Name="MirrorROM" Fixed="" Text="24" /&gt;&#13;
    &lt;CodePath Name="CodePath" Text=".\" /&gt;&#13;
    &lt;ReportType Name="ReportType" Text="Html" /&gt;&#13;
    &lt;CreationDateType Name="CreationDateType" Text="OutputDate" /&gt;&#13;
    &lt;GenerateType Name="GenerateType" Text="Merge" /&gt;&#13;
    &lt;APIOutputType Name="APIOutputType" Text="Default" /&gt;&#13;
    &lt;RESET_pin Name="RESET_pin" Text="true" /&gt;&#13;
    &lt;UseFDL Name="UseFDL" Text="no" /&gt;&#13;
    &lt;OCDROM Name="OCDROM" Text="Unused" /&gt;&#13;
    &lt;OCDROM_Address Name="OCDROM_Address" Text="00007E00" /&gt;&#13;
    &lt;OCDROM_Length Name="OCDROM_Length" Text="512" /&gt;&#13;
    &lt;HasRRMRam Name="HasRRMRam" Text="" /&gt;&#13;
    &lt;PrjVersion Name="PrjVersion" Text="1.2.0.1" /&gt;&#13;
    &lt;ProductVersion Name="ProductVersion" Text="2.19.00.01" /&gt;&#13;
    &lt;PIOR6Value Name="PIOR6Value" Text="0" /&gt;&#13;
    &lt;LinkFileName Name="LinkFileName" Text="" /&gt;&#13;
  &lt;/VAR&gt;&#13;
  &lt;DIR&gt;&#13;
    &lt;PIN&gt;&#13;
      &lt;CGC&gt;&#13;
        &lt;X1 Port="P121" Point="-" /&gt;&#13;
        &lt;X2 Port="P122" Point="-" /&gt;&#13;
        &lt;EXCLK Port="P122" Point="I" /&gt;&#13;
        &lt;XT1 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," Port="P123" Point="-" /&gt;&#13;
        &lt;XT2 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," Port="P124" Point="-" /&gt;&#13;
        &lt;EXCLKS Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," Port="P124" Point="I" /&gt;&#13;
        &lt;TOOL0 Port="P40" Point="I/O" /&gt;&#13;
      &lt;/CGC&gt;&#13;
      &lt;PORT&gt;&#13;
        &lt;Port0 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin" Pullup="true"&gt;&#13;
          &lt;P00 Name="P00/TI00/TXD1" Nch="true" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P01 Name="P01/TO00/RXD1" TTL="true" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port0&gt;&#13;
        &lt;Port1 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin" Pullup="true"&gt;&#13;
          &lt;P10 Name="P10/_SCK00/SCL00" Nch="true" TTL="true" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P11 Name="P11/SI00/RXD0/TOOLRXD/SDA00" Nch="true" TTL="true" AltFunc="RXD0" Point="I/O" /&gt;&#13;
          &lt;P12 Name="P12/SO00/TXD0/TOOLTXD" Nch="true" AltFunc="TXD0" Point="I/O" /&gt;&#13;
          &lt;P13 Name="P13/TXD2/SO20" TTL="true" Nch="true" AltFunc="TXD2" Point="I/O" /&gt;&#13;
          &lt;P14 Name="P14/RXD2/SI20/SDA20" TTL="true" Nch="true" AltFunc="RXD2" Point="I/O" /&gt;&#13;
          &lt;P15 Name="P15/PCLBUZ1/_SCK20/SCL20" TTL="true" Nch="true" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P16 Name="P16/TI01/TO01/INTP5" TTL="true" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P17 Name="P17/TI02/TO02" TTL="true" Nch="true" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port1&gt;&#13;
        &lt;Port2 ADIN="true"&gt;&#13;
          &lt;P20 Name="P20/ANI0/AVREFP" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P21 Name="P21/ANI1/AVREFM" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P22 Name="P22/ANI2" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P23 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P23/ANI3" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P24 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P24/ANI4" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P25 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P25/ANI5" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P26 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P26/ANI6" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P27 Chip="RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P27/ANI7" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port2&gt;&#13;
        &lt;Port3 Pullup="true"&gt;&#13;
          &lt;P30 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin" Name="P30/INTP3/RTC1HZ/_SCK11/SCL11" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P31 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P31/TI03/TO03/INTP4" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port3&gt;&#13;
        &lt;Port4 Pullup="true"&gt;&#13;
          &lt;P40 Name="P40/TOOL0" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P41 Chip="RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Name="P41/TI07/TO07" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port4&gt;&#13;
        &lt;Port5 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Pullup="true"&gt;&#13;
          &lt;P50 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Nch="true" Name="P50/INTP1/SI11/SDA11" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P51 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Name="P51/INTP2/SO11" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port5&gt;&#13;
        &lt;Port6 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
          &lt;P60 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P60/SCLA0" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P61 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P61/SDAA0" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P62 Chip="RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin" Name="P62" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P63 Chip="RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin" Name="P63" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port6&gt;&#13;
        &lt;Port7 Chip="RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Pullup="true"&gt;&#13;
          &lt;P70 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P70/KR0/_SCK21/SCL21" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P71 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P71/KR1/SI21/SDA21" Nch="true" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P72 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P72/KR2/SO21" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P73 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin" Name="P73/KR3/SO01" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P74 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin" Name="P74/KR4/INTP8/SI01/SDA01" Nch="true" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P75 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin" Name="P75/KR5/INTP9/_SCK01/SCL01" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port7&gt;&#13;
        &lt;Port12&gt;&#13;
          &lt;P120 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P120/ANI19" DIN="true" Pullup="true" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P121 Name="P121/X1" AltFunc="" Point="I" /&gt;&#13;
          &lt;P122 Name="P122/X2/EXCLK" AltFunc="" Point="I" /&gt;&#13;
          &lt;P123 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P123/XT1" AltFunc="" Point="I" /&gt;&#13;
          &lt;P124 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P124/XT2/EXCLKS" AltFunc="" Point="I" /&gt;&#13;
        &lt;/Port12&gt;&#13;
        &lt;Port13&gt;&#13;
          &lt;P130 Chip="RL78G13_25pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P130" AltFunc="" Point="O" /&gt;&#13;
          &lt;P137 Name="P137/INTP0" AltFunc="" Point="I" /&gt;&#13;
        &lt;/Port13&gt;&#13;
        &lt;Port14 Pullup="true"&gt;&#13;
          &lt;P140 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P140/PCLBUZ0/INTP6" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P146 Chip="RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Name="P146" AltFunc="" Point="I/O" /&gt;&#13;
          &lt;P147 Name="P147/ANI18" DIN="true" AltFunc="" Point="I/O" /&gt;&#13;
        &lt;/Port14&gt;&#13;
      &lt;/PORT&gt;&#13;
      &lt;INTC&gt;&#13;
        &lt;INTP&gt;&#13;
          &lt;INTP0 Port="P137" Point="I" /&gt;&#13;
          &lt;INTP1 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Port="P50" Point="I" /&gt;&#13;
          &lt;INTP2 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Port="P51" Point="I" /&gt;&#13;
          &lt;INTP3 Chip="RL78G13_20pin,RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Port="P30" Point="I" /&gt;&#13;
          &lt;INTP4 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Port="P31" Point="I" /&gt;&#13;
          &lt;INTP5 Chip="RL78G13_20pin,RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin" Port="P16" Point="I" /&gt;&#13;
          &lt;INTP6 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Port="P140" Point="I" /&gt;&#13;
          &lt;INTP8 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Port="P74" Point="I" /&gt;&#13;
          &lt;INTP9 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin" Port="P75" Point="I" /&gt;&#13;
        &lt;/INTP&gt;&#13;
        &lt;KEY Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
          &lt;KR0 Port="P70" Point="I" /&gt;&#13;
          &lt;KR1 Port="P71" Point="I" /&gt;&#13;
          &lt;KR2 Port="P72" Point="I" /&gt;&#13;
          &lt;KR3 Port="P73" Point="I" /&gt;&#13;
          &lt;KR4 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," Port="P74" Point="I" /&gt;&#13;
          &lt;KR5 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," Port="P75" Point="I" /&gt;&#13;
        &lt;/KEY&gt;&#13;
      &lt;/INTC&gt;&#13;
      &lt;ADC&gt;&#13;
        &lt;ANI0 Port="P20" Point="I" /&gt;&#13;
        &lt;ANI1 Port="P21" Point="I" /&gt;&#13;
        &lt;ANI2 Port="P22" Point="I" /&gt;&#13;
        &lt;ANI3 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P23" Point="I" /&gt;&#13;
        &lt;ANI4 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P24" Point="I" /&gt;&#13;
        &lt;ANI5 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P25" Point="I" /&gt;&#13;
        &lt;ANI6 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P26" Point="I" /&gt;&#13;
        &lt;ANI7 Chip="RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P27" Point="I" /&gt;&#13;
        &lt;ANI18 Port="P147" Point="I" /&gt;&#13;
        &lt;ANI19 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P120" Point="I" /&gt;&#13;
        &lt;AVREFP Port="P20" Point="I" /&gt;&#13;
        &lt;AVREFM Port="P21" Point="I" /&gt;&#13;
        &lt;ANALOG_0 Port="P20" RealName="ANI0/AVREFP" Point="I" /&gt;&#13;
        &lt;ANALOG_1 Port="P21" RealName="ANI1/AVREFM" Point="I" /&gt;&#13;
        &lt;ANALOG_2 Port="P22" RealName="ANI2" Point="I" /&gt;&#13;
        &lt;ANALOG_3 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P23" RealName="ANI3" Point="I" /&gt;&#13;
        &lt;ANALOG_4 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" RealName="ANI4" Port="P24" Point="I" /&gt;&#13;
        &lt;ANALOG_5 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" RealName="ANI5" Port="P25" Point="I" /&gt;&#13;
        &lt;ANALOG_6 Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" RealName="ANI6" Port="P26" Point="I" /&gt;&#13;
        &lt;ANALOG_7 Chip="RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" RealName="ANI7" Port="P27" Point="I" /&gt;&#13;
      &lt;/ADC&gt;&#13;
      &lt;Serial&gt;&#13;
        &lt;SAU0&gt;&#13;
          &lt;UART0&gt;&#13;
            &lt;RXD0 PIOR1="0" Port="P11" RealName="RxD0" Point="I" /&gt;&#13;
            &lt;TXD0 PIOR1="0" Port="P12" RealName="TxD0" Point="O" /&gt;&#13;
          &lt;/UART0&gt;&#13;
          &lt;UART1 Chip="RL78G13_20pin,RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin"&gt;&#13;
            &lt;RXD1 Port="P01" RealName="RxD1" Point="I" /&gt;&#13;
            &lt;TXD1 Port="P00" RealName="TxD1" Point="O" /&gt;&#13;
          &lt;/UART1&gt;&#13;
          &lt;CSI00 Chip="RL78G13_20pin,RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin" PIOR1="0"&gt;&#13;
            &lt;SO00 Port="P12" Point="O" /&gt;&#13;
            &lt;SI00 Port="P11" Point="I" /&gt;&#13;
            &lt;SCK00 Port="P10" RealName="_SCK00" Point="I/O" /&gt;&#13;
          &lt;/CSI00&gt;&#13;
          &lt;CSI01 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin"&gt;&#13;
            &lt;SO01 Port="P73" Point="O" /&gt;&#13;
            &lt;SI01 Port="P74" Point="I" /&gt;&#13;
            &lt;SCK01 Port="P75" RealName="_SCK01" Point="I/O" /&gt;&#13;
          &lt;/CSI01&gt;&#13;
          &lt;CSI11 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin"&gt;&#13;
            &lt;SO11 Port="P51" Point="O" /&gt;&#13;
            &lt;SI11 Port="P50" Point="I" /&gt;&#13;
            &lt;SCK11 Port="P30" RealName="_SCK11" Point="I/O" /&gt;&#13;
          &lt;/CSI11&gt;&#13;
          &lt;IIC00 PIOR1="0"&gt;&#13;
            &lt;SCL00 Port="P10" Point="O" CheckNch="true" /&gt;&#13;
            &lt;SDA00 Port="P11" Point="I/O" CheckNch="true" /&gt;&#13;
          &lt;/IIC00&gt;&#13;
          &lt;IIC01 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin"&gt;&#13;
            &lt;SCL01 Port="P75" Point="O" CheckNch="true" /&gt;&#13;
            &lt;SDA01 Port="P74" Point="I/O" CheckNch="true" /&gt;&#13;
          &lt;/IIC01&gt;&#13;
          &lt;IIC11 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin"&gt;&#13;
            &lt;SCL11 Port="P30" Point="O" CheckNch="true" /&gt;&#13;
            &lt;SDA11 Port="P50" Point="I/O" CheckNch="true" /&gt;&#13;
          &lt;/IIC11&gt;&#13;
        &lt;/SAU0&gt;&#13;
        &lt;SAU1 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
          &lt;UART2 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin" PIOR1="0"&gt;&#13;
            &lt;TXD2 Port="P13" RealName="TxD2" Point="O" /&gt;&#13;
            &lt;RXD2 Port="P14" RealName="RxD2" Point="I" /&gt;&#13;
          &lt;/UART2&gt;&#13;
          &lt;CSI20 PIOR1="0"&gt;&#13;
            &lt;SO20 Port="P13" Point="O" /&gt;&#13;
            &lt;SI20 Port="P14" Point="I" /&gt;&#13;
            &lt;SCK20 Port="P15" RealName="_SCK20" Point="I/O" /&gt;&#13;
          &lt;/CSI20&gt;&#13;
          &lt;CSI21 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
            &lt;SO21 Port="P72" Point="O" /&gt;&#13;
            &lt;SI21 Port="P71" Point="I" /&gt;&#13;
            &lt;SCK21 Port="P70" RealName="_SCK21" Point="I/O" /&gt;&#13;
          &lt;/CSI21&gt;&#13;
          &lt;IIC20 PIOR1="0"&gt;&#13;
            &lt;SCL20 Port="P15" Point="O" CheckNch="true" /&gt;&#13;
            &lt;SDA20 Port="P14" Point="I/O" CheckNch="true" /&gt;&#13;
          &lt;/IIC20&gt;&#13;
          &lt;IIC21 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
            &lt;SCL21 Port="P70" Point="O" CheckNch="true" /&gt;&#13;
            &lt;SDA21 Port="P71" Point="I/O" CheckNch="true" /&gt;&#13;
          &lt;/IIC21&gt;&#13;
        &lt;/SAU1&gt;&#13;
        &lt;IICA0&gt;&#13;
          &lt;SCLA0 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" PIOR2="0" Port="P60" Point="I/O" /&gt;&#13;
          &lt;SDAA0 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" PIOR2="0" Port="P61" Point="I/O" /&gt;&#13;
        &lt;/IICA0&gt;&#13;
      &lt;/Serial&gt;&#13;
      &lt;TAU&gt;&#13;
        &lt;TAU0 PIOR0="1"&gt;&#13;
          &lt;Channel0&gt;&#13;
            &lt;TI00 Port="P00" Point="I" /&gt;&#13;
            &lt;TO00 Port="P01" Point="O" /&gt;&#13;
          &lt;/Channel0&gt;&#13;
          &lt;Channel1&gt;&#13;
            &lt;TI01 Port="P16" Point="I" /&gt;&#13;
            &lt;TO01 Port="P16" Point="O" /&gt;&#13;
          &lt;/Channel1&gt;&#13;
          &lt;Channel2&gt;&#13;
            &lt;TI02 Port="P15" Point="I" /&gt;&#13;
            &lt;TO02 Port="P15" Point="O" /&gt;&#13;
          &lt;/Channel2&gt;&#13;
          &lt;Channel3&gt;&#13;
            &lt;TI03 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P14" Point="I" /&gt;&#13;
            &lt;TO03 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P14" Point="O" /&gt;&#13;
          &lt;/Channel3&gt;&#13;
          &lt;Channel4 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
            &lt;TI04 Port="P13" Point="I" /&gt;&#13;
            &lt;TO04 Port="P13" Point="O" /&gt;&#13;
          &lt;/Channel4&gt;&#13;
          &lt;Channel5&gt;&#13;
            &lt;TI05 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P12" Point="I" /&gt;&#13;
            &lt;TO05 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P12" Point="O" /&gt;&#13;
          &lt;/Channel5&gt;&#13;
          &lt;Channel6&gt;&#13;
            &lt;TI06 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P11" Point="I" /&gt;&#13;
            &lt;TO06 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P11" Point="O" /&gt;&#13;
          &lt;/Channel6&gt;&#13;
          &lt;Channel7&gt;&#13;
            &lt;TI07 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P10" Point="I" /&gt;&#13;
            &lt;TO07 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P10" Point="O" /&gt;&#13;
          &lt;/Channel7&gt;&#13;
        &lt;/TAU0&gt;&#13;
      &lt;/TAU&gt;&#13;
      &lt;RTC&gt;&#13;
        &lt;RTC1HZ Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" Port="P30" Point="O" /&gt;&#13;
      &lt;/RTC&gt;&#13;
      &lt;PCLBUZ Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
        &lt;PCLBUZ0&gt;&#13;
          &lt;PCLBUZ0 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" PIOR3="0" Port="P140" Point="O" /&gt;&#13;
        &lt;/PCLBUZ0&gt;&#13;
        &lt;PCLBUZ1 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
          &lt;PCLBUZ1 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin" Port="P15" Point="O" /&gt;&#13;
        &lt;/PCLBUZ1&gt;&#13;
      &lt;/PCLBUZ&gt;&#13;
      &lt;Others&gt;&#13;
        &lt;VDD AltFunc="VDD" Point="-" /&gt;&#13;
        &lt;VSS AltFunc="VSS" Point="-" /&gt;&#13;
        &lt;REGC AltFunc="REGC" Point="-" /&gt;&#13;
        &lt;_RESET AltFunc="_RESET" RealName="_RESET" Point="I" /&gt;&#13;
      &lt;/Others&gt;&#13;
    &lt;/PIN&gt;&#13;
    &lt;INT&gt;&#13;
      &lt;INTC&gt;&#13;
        &lt;INTP&gt;&#13;
          &lt;INTP0 InUse="0" ISR="r_intc0_interrupt" /&gt;&#13;
          &lt;INTP1 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," InUse="0" ISR="r_intc1_interrupt" /&gt;&#13;
          &lt;INTP2 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," InUse="0" ISR="r_intc2_interrupt" /&gt;&#13;
          &lt;INTP3 InUse="0" ISR="r_intc3_interrupt" /&gt;&#13;
          &lt;INTP4 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," InUse="0" ISR="r_intc4_interrupt" /&gt;&#13;
          &lt;INTP5 InUse="0" ISR="r_intc5_interrupt" /&gt;&#13;
          &lt;INTP6 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," InUse="0" ISR="r_intc6_interrupt" /&gt;&#13;
          &lt;INTP8 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," InUse="0" ISR="r_intc8_interrupt" /&gt;&#13;
          &lt;INTP9 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," InUse="0" ISR="r_intc9_interrupt" /&gt;&#13;
        &lt;/INTP&gt;&#13;
        &lt;KEY Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
          &lt;INTKR InUse="0" ISR="r_key_interrupt" /&gt;&#13;
        &lt;/KEY&gt;&#13;
      &lt;/INTC&gt;&#13;
      &lt;Serial&gt;&#13;
        &lt;SAU0&gt;&#13;
          &lt;INTCSI00 InUse="0" ISR="r_csi00_interrupt" /&gt;&#13;
          &lt;INTCSI01 InUse="0" ISR="r_csi01_interrupt" /&gt;&#13;
          &lt;INTCSI10 InUse="0" ISR="r_csi10_interrupt" /&gt;&#13;
          &lt;INTCSI11 InUse="0" ISR="r_csi11_interrupt" /&gt;&#13;
          &lt;INTST0 InUse="1" ISR="r_uart0_interrupt_send" /&gt;&#13;
          &lt;INTST1 InUse="0" ISR="r_uart1_interrupt_send" /&gt;&#13;
          &lt;INTSRE0 InUse="0" ISR="r_uart0_interrupt_error" /&gt;&#13;
          &lt;INTSRE1 InUse="0" ISR="r_uart1_interrupt_error" /&gt;&#13;
          &lt;INTSR0 InUse="1" ISR="r_uart0_interrupt_receive" /&gt;&#13;
          &lt;INTSR1 InUse="0" ISR="r_uart1_interrupt_receive" /&gt;&#13;
          &lt;INTIIC00 InUse="0" ISR="r_iic00_interrupt" /&gt;&#13;
          &lt;INTIIC01 InUse="0" ISR="r_iic01_interrupt" /&gt;&#13;
          &lt;INTIIC10 InUse="0" ISR="r_iic10_interrupt" /&gt;&#13;
          &lt;INTIIC11 InUse="0" ISR="r_iic11_interrupt" /&gt;&#13;
        &lt;/SAU0&gt;&#13;
        &lt;SAU1&gt;&#13;
          &lt;INTCSI20 InUse="0" ISR="r_csi20_interrupt" /&gt;&#13;
          &lt;INTCSI21 InUse="0" ISR="r_csi21_interrupt" /&gt;&#13;
          &lt;INTCSI30 InUse="0" ISR="r_csi30_interrupt" /&gt;&#13;
          &lt;INTCSI31 InUse="0" ISR="r_csi31_interrupt" /&gt;&#13;
          &lt;INTST2 InUse="1" ISR="r_uart2_interrupt_send" /&gt;&#13;
          &lt;INTST3 InUse="0" ISR="r_uart3_interrupt_send" /&gt;&#13;
          &lt;INTSRE2 InUse="0" ISR="r_uart2_interrupt_error" /&gt;&#13;
          &lt;INTSRE3 InUse="0" ISR="r_uart3_interrupt_error" /&gt;&#13;
          &lt;INTSR2 InUse="1" ISR="r_uart2_interrupt_receive" /&gt;&#13;
          &lt;INTSR3 InUse="0" ISR="r_uart3_interrupt_receive" /&gt;&#13;
          &lt;INTIIC20 InUse="0" ISR="r_iic20_interrupt" /&gt;&#13;
          &lt;INTIIC21 InUse="0" ISR="r_iic21_interrupt" /&gt;&#13;
          &lt;INTIIC30 InUse="0" ISR="r_iic30_interrupt" /&gt;&#13;
          &lt;INTIIC31 InUse="0" ISR="r_iic31_interrupt" /&gt;&#13;
        &lt;/SAU1&gt;&#13;
        &lt;IICA0&gt;&#13;
          &lt;INTIICA0 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse="0" ISR="r_iica0_interrupt" /&gt;&#13;
        &lt;/IICA0&gt;&#13;
        &lt;IICA1&gt;&#13;
        &lt;/IICA1&gt;&#13;
      &lt;/Serial&gt;&#13;
      &lt;ADC&gt;&#13;
        &lt;INTAD InUse="0" ISR="r_adc_interrupt" IsDMATrigger="true" /&gt;&#13;
      &lt;/ADC&gt;&#13;
      &lt;TAU&gt;&#13;
        &lt;TAU0&gt;&#13;
          &lt;Channel0&gt;&#13;
            &lt;INTTM00 InUse="0" ISR="r_tau0_channel0_interrupt" /&gt;&#13;
          &lt;/Channel0&gt;&#13;
          &lt;Channel1&gt;&#13;
            &lt;INTTM01 InUse="0" ISR="r_tau0_channel1_interrupt" /&gt;&#13;
            &lt;INTTM01H InUse="0" ISR="r_tau0_channel1_higher8bits_interrupt" /&gt;&#13;
          &lt;/Channel1&gt;&#13;
          &lt;Channel2&gt;&#13;
            &lt;INTTM02 InUse="0" ISR="r_tau0_channel2_interrupt" /&gt;&#13;
          &lt;/Channel2&gt;&#13;
          &lt;Channel3&gt;&#13;
            &lt;INTTM03 InUse="0" ISR="r_tau0_channel3_interrupt" /&gt;&#13;
            &lt;INTTM03H InUse="0" ISR="r_tau0_channel3_higher8bits_interrupt" /&gt;&#13;
          &lt;/Channel3&gt;&#13;
          &lt;Channel4&gt;&#13;
            &lt;INTTM04 InUse="0" ISR="r_tau0_channel4_interrupt" /&gt;&#13;
          &lt;/Channel4&gt;&#13;
          &lt;Channel5&gt;&#13;
            &lt;INTTM05 InUse="0" ISR="r_tau0_channel5_interrupt" /&gt;&#13;
          &lt;/Channel5&gt;&#13;
          &lt;Channel6&gt;&#13;
            &lt;INTTM06 InUse="0" ISR="r_tau0_channel6_interrupt" /&gt;&#13;
          &lt;/Channel6&gt;&#13;
          &lt;Channel7&gt;&#13;
            &lt;INTTM07 InUse="0" ISR="r_tau0_channel7_interrupt" /&gt;&#13;
          &lt;/Channel7&gt;&#13;
        &lt;/TAU0&gt;&#13;
        &lt;TAU1&gt;&#13;
          &lt;Channel0&gt;&#13;
            &lt;INTTM10 InUse="0" ISR="r_tau1_channel0_interrupt" /&gt;&#13;
          &lt;/Channel0&gt;&#13;
          &lt;Channel1&gt;&#13;
            &lt;INTTM11 InUse="0" ISR="r_tau1_channel1_interrupt" /&gt;&#13;
            &lt;INTTM11H InUse="0" ISR="r_tau1_channel1_higher8bits_interrupt" /&gt;&#13;
          &lt;/Channel1&gt;&#13;
          &lt;Channel2&gt;&#13;
            &lt;INTTM12 InUse="0" ISR="r_tau1_channel2_interrupt" /&gt;&#13;
          &lt;/Channel2&gt;&#13;
          &lt;Channel3&gt;&#13;
            &lt;INTTM13 InUse="0" ISR="r_tau1_channel3_interrupt" /&gt;&#13;
            &lt;INTTM13H InUse="0" ISR="r_tau1_channel3_higher8bits_interrupt" /&gt;&#13;
          &lt;/Channel3&gt;&#13;
          &lt;Channel4&gt;&#13;
            &lt;INTTM14 InUse="0" ISR="r_tau1_channel4_interrupt" /&gt;&#13;
          &lt;/Channel4&gt;&#13;
          &lt;Channel5&gt;&#13;
            &lt;INTTM15 InUse="0" ISR="r_tau1_channel5_interrupt" /&gt;&#13;
          &lt;/Channel5&gt;&#13;
          &lt;Channel6&gt;&#13;
            &lt;INTTM16 InUse="0" ISR="r_tau1_channel6_interrupt" /&gt;&#13;
          &lt;/Channel6&gt;&#13;
          &lt;Channel7&gt;&#13;
            &lt;INTTM17 InUse="0" ISR="r_tau1_channel7_interrupt" /&gt;&#13;
          &lt;/Channel7&gt;&#13;
        &lt;/TAU1&gt;&#13;
      &lt;/TAU&gt;&#13;
      &lt;RTC Chip="RL78G13_20pin,RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
        &lt;INTRTC InUse="0" ISR="r_rtc_interrupt" /&gt;&#13;
      &lt;/RTC&gt;&#13;
      &lt;IT&gt;&#13;
        &lt;INTIT InUse="0" ISR="r_it_interrupt" /&gt;&#13;
      &lt;/IT&gt;&#13;
      &lt;DMAC&gt;&#13;
        &lt;DMA0&gt;&#13;
          &lt;INTDMA0 InUse="0" ISR="r_dmac0_interrupt" /&gt;&#13;
        &lt;/DMA0&gt;&#13;
        &lt;DMA1&gt;&#13;
          &lt;INTDMA1 InUse="0" ISR="r_dmac1_interrupt" /&gt;&#13;
        &lt;/DMA1&gt;&#13;
        &lt;DMA2&gt;&#13;
        &lt;/DMA2&gt;&#13;
        &lt;DMA3&gt;&#13;
        &lt;/DMA3&gt;&#13;
      &lt;/DMAC&gt;&#13;
      &lt;WDT&gt;&#13;
        &lt;INTWDTI InUse="0" ISR="r_wdt_interrupt" /&gt;&#13;
      &lt;/WDT&gt;&#13;
      &lt;LVD&gt;&#13;
        &lt;INTLVI InUse="0" ISR="r_lvd_interrupt" IsDMATrigger="true" /&gt;&#13;
      &lt;/LVD&gt;&#13;
    &lt;/INT&gt;&#13;
    &lt;FUNC&gt;&#13;
      &lt;Common&gt;&#13;
        &lt;r_main.c UserName="r_main.c" LibName="main.c" IsLibrary="false" InUse="2"&gt;&#13;
          &lt;Type main="void main(void)" R_MAIN_UserInit="void R_MAIN_UserInit(void)" /&gt;&#13;
          &lt;main UserName="" LibName="main" FixedName="" InUse="2" ForRTOS="false" Init="" /&gt;&#13;
          &lt;R_MAIN_UserInit UserName="" LibName="R_MAIN_UserInit" InUse="2" /&gt;&#13;
        &lt;/r_main.c&gt;&#13;
        &lt;r_systeminit.c UserName="r_systeminit.c" LibName="systeminit.c" Compiler="CARL78,ICCRL78,CCRL" InUse="1"&gt;&#13;
          &lt;Type systeminit="void R_Systeminit(void)" hdwinit="void hdwinit(void)" low_level_init="int __low_level_init(void)" inti_handler="void inti_handler(void)" idle_handler="void idle_handler(void)" /&gt;&#13;
          &lt;R_Systeminit UserName="" LibName="systeminit" InUse="1" Init="" /&gt;&#13;
          &lt;hdwinit UserName="" LibName="hdwinit" FixedName="" Compiler="CARL78,CCRL" InUse="1" Init="" /&gt;&#13;
          &lt;__low_level_init UserName="" LibName="low_level_init" FixedName="" Compiler="ICCRL78" InUse="1" Init="" /&gt;&#13;
        &lt;/r_systeminit.c&gt;&#13;
        &lt;r_hardware_setup.c UserName="" LibName="hardwaresetup.c" Compiler="GCCRL78" InUse="1"&gt;&#13;
          &lt;Type systeminit="void R_Systeminit(void)" hardwaresetup="void HardwareSetup(void)" /&gt;&#13;
          &lt;R_Systeminit UserName="" LibName="systeminit" InUse="1" Init="" /&gt;&#13;
          &lt;HardwareSetup UserName="" LibName="hardwaresetup" FixedName="" InUse="1" Init="" /&gt;&#13;
        &lt;/r_hardware_setup.c&gt;&#13;
        &lt;r_cg_vector_table.c UserName="" LibName="vectortable.c" Compiler="GCCRL78" InUse="1"&gt;&#13;
          &lt;Type R_Dummy="void R_Dummy(void)" /&gt;&#13;
          &lt;R_Dummy UserName="R_Dummy" LibName="R_Dummy" InUse="1" /&gt;&#13;
        &lt;/r_cg_vector_table.c&gt;&#13;
        &lt;r_reset_program.asm UserName="" LibName="resetprogram.s" Compiler="GCCRL78" InUse="1" /&gt;&#13;
        &lt;r_cg_interrupt_handlers.h UserName="" LibName="interrupthandlers.h" Compiler="GCCRL78" InUse="1" /&gt;&#13;
        &lt;r_cg_macrodriver.h UserName="r_cg_macrodriver.h" LibName="macrodriver1.h" InUse="1" /&gt;&#13;
        &lt;r_cg_userdefine.h UserName="r_cg_userdefine.h" LibName="userdefine.h" InUse="1" /&gt;&#13;
        &lt;r_lk.dr UserName="" LibName="lk.dr" IsLibrary="false" Compiler="CARL78" InUse="1" /&gt;&#13;
        &lt;r_mdlnk.xcl UserName="" LibName="md_lnk.xcl" Visible="false" IsLibrary="false" Compiler="ICCRL78" InUse="1" /&gt;&#13;
        &lt;iodefine.head UserName="" LibName="iodefine.head" Visible="false" IsLibrary="false" Compiler="GCCRL78" InUse="1" /&gt;&#13;
        &lt;iodefineext.head UserName="" LibName="iodefineext.head" Visible="false" IsLibrary="false" Compiler="GCCRL78" InUse="1" /&gt;&#13;
        &lt;mdt.customdebuglinker UserName="" LibName="mdt.customdebuglinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;mdt.debuglinker UserName="" LibName="mdt.debuglinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;mdt.hardwaredebuglinker UserName="" LibName="mdt.hardwaredebuglinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;mdt.releaselinker UserName="" LibName="mdt.releaselinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;mdt.project UserName="" LibName="mdt.project" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;mdt.cproject UserName="" LibName="mdt.cproject" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;mdt.info UserName="" LibName="mdt.info" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;r_mdt.ipcf UserName="" LibName="mdt.ipcf" Visible="false" IsLibrary="false" Compiler="ICCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;r_mdt.eww UserName="" LibName="mdt.eww" Visible="false" IsLibrary="false" Compiler="ICCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;r_mdt.ewp UserName="" LibName="rl78mdt.ewp" Visible="false" IsLibrary="false" Compiler="ICCRL78" ForAP="true" InUse="1" /&gt;&#13;
        &lt;r_mdt.txt UserName="r_mdt.txt" LibName="mdt.txt" Visible="false" IsLibrary="false" Compiler="CARL78,CCRL" ForAP="true" InUse="1" /&gt;&#13;
      &lt;/Common&gt;&#13;
      &lt;CGC&gt;&#13;
        &lt;r_cg_cgc.c UserName="r_cg_cgc.c" LibName=".c" InUse="1"&gt;&#13;
          &lt;Type R_CGC_Create="void R_CGC_Create(void)" R_CGC_Set_ClockMode="MD_STATUS R_CGC_Set_ClockMode(clock_mode_t mode)" /&gt;&#13;
          &lt;R_CGC_Create UserName="" LibName="R_CGC_Create" InUse="1" Init="1" InitMode="" /&gt;&#13;
          &lt;R_CGC_Set_ClockMode UserName="" LibName="R_CGC_Set_ClockMode" InUse="0" /&gt;&#13;
        &lt;/r_cg_cgc.c&gt;&#13;
        &lt;r_cg_cgc_user.c UserName="r_cg_cgc_user.c" LibName="_user.c" InUse="1"&gt;&#13;
          &lt;Type R_CGC_Get_ResetSource="void R_CGC_Get_ResetSource(void)" R_CGC_Create_UserInit="void R_CGC_Create_UserInit(void)" /&gt;&#13;
          &lt;R_CGC_Create_UserInit UserName="" LibName="R_CGC_Create_UserInit" InUse="0" /&gt;&#13;
          &lt;R_CGC_Get_ResetSource UserName="" LibName="R_CGC_Get_ResetSource" Init="0" InUse="1" /&gt;&#13;
        &lt;/r_cg_cgc_user.c&gt;&#13;
        &lt;r_cg_cgc.h UserName="r_cg_cgc.h" LibName=".h" InUse="1" /&gt;&#13;
        &lt;r_cg_pfdl.c UserName="r_cg_pfdl.c" LibName="_pfdl.c" InUse="1"&gt;&#13;
          &lt;Type R_FDL_Create="void R_FDL_Create(void)" R_FDL_Write="pfdl_status_t R_FDL_Write(pfdl_u16 index, __near pfdl_u08* buffer, pfdl_u16 bytecount)" R_FDL_Read="pfdl_status_t R_FDL_Read(pfdl_u16 index, __near pfdl_u08* buffer, pfdl_u16 bytecount)" R_FDL_Erase="pfdl_status_t R_FDL_Erase(pfdl_u16 blockno)" R_FDL_Open="void R_FDL_Open(void)" R_FDL_Close="void PFDL_Close(void)" R_FDL_BlankCheck="pfdl_status_t R_FDL_BlankCheck(pfdl_u16 index, pfdl_u16 bytecount)" R_FDL_IVerify="pfdl_status_t R_FDL_IVerify(pfdl_u16 index, pfdl_u16 bytecount)" /&gt;&#13;
          &lt;R_FDL_Create UserName="" LibName="R_FDL_Create" InUse="0" InitMode="" /&gt;&#13;
          &lt;R_FDL_Write UserName="" LibName="R_FDL_Write" InUse="0" /&gt;&#13;
          &lt;R_FDL_Read UserName="" LibName="R_FDL_Read" InUse="0" /&gt;&#13;
          &lt;R_FDL_Erase UserName="" LibName="R_FDL_Erase" InUse="0" /&gt;&#13;
          &lt;R_FDL_Open UserName="" LibName="R_FDL_Open" InUse="0" /&gt;&#13;
          &lt;R_FDL_Close UserName="" LibName="R_FDL_Close" InUse="0" /&gt;&#13;
          &lt;R_FDL_BlankCheck UserName="" LibName="R_FDL_BlankCheck" InUse="0" /&gt;&#13;
          &lt;R_FDL_IVerify UserName="" LibName="R_FDL_IVerify" InUse="0" /&gt;&#13;
        &lt;/r_cg_pfdl.c&gt;&#13;
        &lt;r_cg_pfdl.h UserName="" LibName="_pfdl.h" InUse="0" /&gt;&#13;
      &lt;/CGC&gt;&#13;
      &lt;PORT&gt;&#13;
        &lt;r_cg_port.c UserName="r_cg_port.c" LibName=".c" InUse="0"&gt;&#13;
          &lt;Type R_PORT_Create="void R_PORT_Create(void)" /&gt;&#13;
          &lt;R_PORT_Create UserName="" LibName="R_PORT_Create" Init="1" InitMode="" InUse="0" /&gt;&#13;
        &lt;/r_cg_port.c&gt;&#13;
        &lt;r_cg_port_user.c UserName="r_cg_port_user.c" LibName="_user.c" InUse="0"&gt;&#13;
          &lt;Type R_PORT_Create_UserInit="void R_PORT_Create_UserInit(void)" /&gt;&#13;
          &lt;R_PORT_Create_UserInit UserName="" LibName="R_PORT_Create_UserInit" InUse="0" /&gt;&#13;
        &lt;/r_cg_port_user.c&gt;&#13;
        &lt;r_cg_port.h UserName="r_cg_port.h" LibName=".h" InUse="0" /&gt;&#13;
      &lt;/PORT&gt;&#13;
      &lt;INTC&gt;&#13;
        &lt;r_cg_intc.c UserName="" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_INTC_Create="void R_INTC_Create(void)" R_INTCn_Start="void R_INTCn_Start(void)" R_INTCn_Stop="void R_INTCn_Stop(void)" R_KEY_Create="void R_KEY_Create(void)" R_KEY_Start="void R_KEY_Start(void)" R_KEY_Stop="void R_KEY_Stop(void)" /&gt;&#13;
          &lt;INTP&gt;&#13;
            &lt;R_INTC_Create UserName="R_INTC_Create" LibName="R_INTC_Create" InUse="" Init="2" InitMode="" /&gt;&#13;
            &lt;INTP0&gt;&#13;
              &lt;R_INTC0_Start UserName="R_INTC0_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC0_Stop UserName="R_INTC0_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP0&gt;&#13;
            &lt;INTP1 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
              &lt;R_INTC1_Start UserName="R_INTC1_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC1_Stop UserName="R_INTC1_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP1&gt;&#13;
            &lt;INTP2 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
              &lt;R_INTC2_Start UserName="R_INTC2_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC2_Stop UserName="R_INTC2_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP2&gt;&#13;
            &lt;INTP3&gt;&#13;
              &lt;R_INTC3_Start UserName="R_INTC3_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC3_Stop UserName="R_INTC3_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP3&gt;&#13;
            &lt;INTP4 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
              &lt;R_INTC4_Start UserName="R_INTC4_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC4_Stop UserName="R_INTC4_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP4&gt;&#13;
            &lt;INTP5&gt;&#13;
              &lt;R_INTC5_Start UserName="R_INTC5_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC5_Stop UserName="R_INTC5_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP5&gt;&#13;
            &lt;INTP6 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
              &lt;R_INTC6_Start UserName="R_INTC6_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC6_Stop UserName="R_INTC6_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP6&gt;&#13;
            &lt;INTP8 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
              &lt;R_INTC8_Start UserName="R_INTC8_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC8_Stop UserName="R_INTC8_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP8&gt;&#13;
            &lt;INTP9 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
              &lt;R_INTC9_Start UserName="R_INTC9_Start" LibName="R_INTCn_Start" InUse="" /&gt;&#13;
              &lt;R_INTC9_Stop UserName="R_INTC9_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;&#13;
            &lt;/INTP9&gt;&#13;
          &lt;/INTP&gt;&#13;
          &lt;KEY Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
            &lt;R_KEY_Create UserName="R_KEY_Create" LibName="R_KEY_Create" InUse="" Init="2" InitMode="" /&gt;&#13;
            &lt;R_KEY_Start UserName="R_KEY_Start" LibName="R_KEY_Start" InUse="" /&gt;&#13;
            &lt;R_KEY_Stop UserName="R_KEY_Stop" LibName="R_KEY_Stop" InUse="" /&gt;&#13;
          &lt;/KEY&gt;&#13;
        &lt;/r_cg_intc.c&gt;&#13;
        &lt;r_cg_intc_user.c UserName="" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_INTC_Create_UserInit="void R_INTC_Create_UserInit(void)" R_INTC0_Interrupt="__interrupt static void r_intc0_interrupt(void)" R_INTC1_Interrupt="__interrupt static void r_intc1_interrupt(void)" R_INTC2_Interrupt="__interrupt static void r_intc2_interrupt(void)" R_INTC3_Interrupt="__interrupt static void r_intc3_interrupt(void)" R_INTC4_Interrupt="__interrupt static void r_intc4_interrupt(void)" R_INTC5_Interrupt="__interrupt static void r_intc5_interrupt(void)" R_INTC6_Interrupt="__interrupt static void r_intc6_interrupt(void)" R_INTC7_Interrupt="__interrupt static void r_intc7_interrupt(void)" R_INTC8_Interrupt="__interrupt static void r_intc8_interrupt(void)" R_INTC9_Interrupt="__interrupt static void r_intc9_interrupt(void)" R_INTC10_Interrupt="__interrupt static void r_intc10_interrupt(void)" R_INTC11_Interrupt="__interrupt static void r_intc11_interrupt(void)" R_KEY_Create_UserInit="void R_KEY_Create_UserInit(void)" R_KEY_Interrupt="__interrupt static void r_key_interrupt(void)" /&gt;&#13;
          &lt;INTP&gt;&#13;
            &lt;R_INTC_Create_UserInit UserName="R_INTC_Create_UserInit" LibName="R_INTC_Create_UserInit" InUse="" /&gt;&#13;
            &lt;r_intc0_interrupt UserName="r_intc0_interrupt" LibName="R_INTC0_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc1_interrupt Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," UserName="r_intc1_interrupt" LibName="R_INTC1_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc2_interrupt Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," UserName="r_intc2_interrupt" LibName="R_INTC2_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc3_interrupt UserName="r_intc3_interrupt" LibName="R_INTC3_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc4_interrupt Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," UserName="r_intc4_interrupt" LibName="R_INTC4_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc5_interrupt UserName="r_intc5_interrupt" LibName="R_INTC5_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc6_interrupt Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," UserName="r_intc6_interrupt" LibName="R_INTC6_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc8_interrupt Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," UserName="r_intc8_interrupt" LibName="R_INTC8_Interrupt" INTHandle="" InUse="" /&gt;&#13;
            &lt;r_intc9_interrupt Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," UserName="r_intc9_interrupt" LibName="R_INTC9_Interrupt" INTHandle="" InUse="" /&gt;&#13;
          &lt;/INTP&gt;&#13;
          &lt;KEY Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin,"&gt;&#13;
            &lt;R_KEY_Create_UserInit UserName="R_KEY_Create_UserInit" LibName="R_KEY_Create_UserInit" InUse="" /&gt;&#13;
            &lt;r_key_interrupt UserName="r_key_interrupt" LibName="R_KEY_Interrupt" INTHandle="" InUse="" /&gt;&#13;
          &lt;/KEY&gt;&#13;
        &lt;/r_cg_intc_user.c&gt;&#13;
        &lt;r_cg_intc.h UserName="" LibName=".h" InUse="" /&gt;&#13;
      &lt;/INTC&gt;&#13;
      &lt;Serial&gt;&#13;
        &lt;r_cg_serial.c UserName="r_cg_serial.c" LibName=".c" InUse="1"&gt;&#13;
          &lt;Type R_SAUn_Create="void R_SAUn_Create(void)" R_SAUn_Set_PowerOff="void R_SAUn_Set_PowerOff(void)" R_SAUn_Set_SnoozeOn="void R_SAUn_Set_SnoozeOn(void)" R_SAUn_Set_SnoozeOff="void R_SAUn_Set_SnoozeOff(void)" R_UARTn_Create="void R_UARTn_Create(void)" R_UARTn_Send="MD_STATUS R_UARTn_Send(uint8_t * const tx_buf, uint16_t tx_num)" R_UARTn_Receive="MD_STATUS R_UARTn_Receive(uint8_t * const rx_buf, uint16_t rx_num)" R_UARTn_Start="void R_UARTn_Start(void)" R_UARTn_Stop="void R_UARTn_Stop(void)" R_CSIn_Create="void R_CSIn_Create(void)" R_CSIn_Send="MD_STATUS R_CSIn_Send(uint8_t * const tx_buf, uint16_t tx_num)" R_CSIn_Receive="MD_STATUS R_CSIn_Receive(uint8_t * const rx_buf, uint16_t rx_num) " R_CSIn_Send_Receive="MD_STATUS R_CSIn_Send_Receive(uint8_t * const tx_buf, uint16_t tx_num, uint8_t * const rx_buf) " R_CSIn_Start="void R_CSIn_Start(void)" R_CSIn_Stop="void R_CSIn_Stop(void)" R_IICn_Create="void R_IICn_Create(void)" R_IICn_Master_Send="void R_IICn_Master_Send(uint8_t adr, uint8_t * const tx_buf, uint16_t tx_num)" R_IICn_Master_Receive="void R_IICn_Master_Receive(uint8_t adr, uint8_t * const rx_buf, uint16_t rx_num) " R_IICn_Stop="void R_IICn_Stop(void)" R_IICn_StartCondition="void R_IICn_StartCondition(void)" R_IICn_StopCondition="void R_IICn_StopCondition(void)" R_IICAn_Create="void R_IICAn_Create(void)" R_IICAn_Master_Send="MD_STATUS R_IICAn_Master_Send(uint8_t adr, uint8_t * const tx_buf, uint16_t tx_num, uint8_t wait)" R_IICAn_Master_Receive="MD_STATUS R_IICAn_Master_Receive(uint8_t adr, uint8_t * const rx_buf, uint16_t rx_num, uint8_t wait)" R_IICAn_Slave_Send="void R_IICAn_Slave_Send(uint8_t * const tx_buf, uint16_t tx_num)" R_IICAn_Slave_Receive="void R_IICAn_Slave_Receive(uint8_t * const rx_buf, uint16_t rx_num)" R_IICAn_Stop="void R_IICAn_Stop(void)" R_IICAn_StopCondition="void R_IICAn_StopCondition(void)" R_IICAn_Set_SnoozeOn="void R_IICAn_Set_SnoozeOn(void)" R_IICAn_Set_SnoozeOff="void R_IICAn_Set_SnoozeOff(void)" R_IICAn_Set_PowerOff="void R_IICAn_Set_PowerOff(void)" /&gt;&#13;
          &lt;SAU0 InUse=""&gt;&#13;
            &lt;R_SAU0_Create UserName="" LibName="R_SAUn_Create" InUse="1" Init="1" InitMode="" /&gt;&#13;
            &lt;R_SAU0_Set_PowerOff UserName="" LibName="R_SAUn_Set_PowerOff" InUse="0" /&gt;&#13;
            &lt;R_SAU0_Set_SnoozeOn UserName="" LibName="R_SAUn_Set_SnoozeOn" InUse="0" /&gt;&#13;
            &lt;R_SAU0_Set_SnoozeOff UserName="" LibName="R_SAUn_Set_SnoozeOff" InUse="0" /&gt;&#13;
            &lt;UART0 InUse=""&gt;&#13;
              &lt;R_UART0_Create UserName="" LibName="R_UARTn_Create" InUse="1" InitMode="" /&gt;&#13;
              &lt;R_UART0_Start UserName="" LibName="R_UARTn_Start" InUse="1" /&gt;&#13;
              &lt;R_UART0_Stop UserName="" LibName="R_UARTn_Stop" InUse="1" /&gt;&#13;
              &lt;R_UART0_Send UserName="" LibName="R_UARTn_Send" InUse="1" /&gt;&#13;
              &lt;R_UART0_Receive UserName="" LibName="R_UARTn_Receive" InUse="1" /&gt;&#13;
            &lt;/UART0&gt;&#13;
            &lt;UART1 InUse=""&gt;&#13;
              &lt;R_UART1_Create UserName="" LibName="R_UARTn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_UART1_Start UserName="" LibName="R_UARTn_Start" InUse="0" /&gt;&#13;
              &lt;R_UART1_Stop UserName="" LibName="R_UARTn_Stop" InUse="0" /&gt;&#13;
              &lt;R_UART1_Send UserName="" LibName="R_UARTn_Send" InUse="0" /&gt;&#13;
              &lt;R_UART1_Receive UserName="" LibName="R_UARTn_Receive" InUse="0" /&gt;&#13;
            &lt;/UART1&gt;&#13;
            &lt;CSI00 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin" PIOR1="0" InUse=""&gt;&#13;
              &lt;R_CSI00_Create UserName="" LibName="R_CSIn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_CSI00_Start UserName="" LibName="R_CSIn_Start" InUse="0" /&gt;&#13;
              &lt;R_CSI00_Stop UserName="" LibName="R_CSIn_Stop" InUse="0" /&gt;&#13;
              &lt;R_CSI00_Send UserName="" LibName="R_CSIn_Send" InUse="0" /&gt;&#13;
              &lt;R_CSI00_Receive UserName="" LibName="R_CSIn_Receive" InUse="0" /&gt;&#13;
              &lt;R_CSI00_Send_Receive UserName="" LibName="R_CSIn_Send_Receive" InUse="0" /&gt;&#13;
            &lt;/CSI00&gt;&#13;
            &lt;CSI01 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
              &lt;R_CSI01_Create UserName="" LibName="R_CSIn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_CSI01_Start UserName="" LibName="R_CSIn_Start" InUse="0" /&gt;&#13;
              &lt;R_CSI01_Stop UserName="" LibName="R_CSIn_Stop" InUse="0" /&gt;&#13;
              &lt;R_CSI01_Send UserName="" LibName="R_CSIn_Send" InUse="0" /&gt;&#13;
              &lt;R_CSI01_Receive UserName="" LibName="R_CSIn_Receive" InUse="0" /&gt;&#13;
              &lt;R_CSI01_Send_Receive UserName="" LibName="R_CSIn_Send_Receive" InUse="0" /&gt;&#13;
            &lt;/CSI01&gt;&#13;
            &lt;CSI11 InUse=""&gt;&#13;
              &lt;R_CSI11_Create UserName="" LibName="R_CSIn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_CSI11_Start UserName="" LibName="R_CSIn_Start" InUse="0" /&gt;&#13;
              &lt;R_CSI11_Stop UserName="" LibName="R_CSIn_Stop" InUse="0" /&gt;&#13;
              &lt;R_CSI11_Send UserName="" LibName="R_CSIn_Send" InUse="0" /&gt;&#13;
              &lt;R_CSI11_Receive UserName="" LibName="R_CSIn_Receive" InUse="0" /&gt;&#13;
              &lt;R_CSI11_Send_Receive UserName="" LibName="R_CSIn_Send_Receive" InUse="0" /&gt;&#13;
            &lt;/CSI11&gt;&#13;
            &lt;IIC00 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" PIOR1="0" InUse=""&gt;&#13;
              &lt;R_IIC00_Create UserName="" LibName="R_IICn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_IIC00_Master_Send UserName="" LibName="R_IICn_Master_Send" InUse="0" /&gt;&#13;
              &lt;R_IIC00_Master_Receive UserName="" LibName="R_IICn_Master_Receive" InUse="0" /&gt;&#13;
              &lt;R_IIC00_Stop UserName="" LibName="R_IICn_Stop" InUse="0" /&gt;&#13;
              &lt;R_IIC00_StartCondition UserName="" LibName="R_IICn_StartCondition" InUse="0" /&gt;&#13;
              &lt;R_IIC00_StopCondition UserName="" LibName="R_IICn_StopCondition" InUse="0" /&gt;&#13;
            &lt;/IIC00&gt;&#13;
            &lt;IIC01 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
              &lt;R_IIC01_Create UserName="" LibName="R_IICn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_IIC01_Master_Send UserName="" LibName="R_IICn_Master_Send" InUse="0" /&gt;&#13;
              &lt;R_IIC01_Master_Receive UserName="" LibName="R_IICn_Master_Receive" InUse="0" /&gt;&#13;
              &lt;R_IIC01_Stop UserName="" LibName="R_IICn_Stop" InUse="0" /&gt;&#13;
              &lt;R_IIC01_StartCondition UserName="" LibName="R_IICn_StartCondition" InUse="0" /&gt;&#13;
              &lt;R_IIC01_StopCondition UserName="" LibName="R_IICn_StopCondition" InUse="0" /&gt;&#13;
            &lt;/IIC01&gt;&#13;
            &lt;IIC11 InUse=""&gt;&#13;
              &lt;R_IIC11_Create UserName="" LibName="R_IICn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_IIC11_Master_Send UserName="" LibName="R_IICn_Master_Send" InUse="0" /&gt;&#13;
              &lt;R_IIC11_Master_Receive UserName="" LibName="R_IICn_Master_Receive" InUse="0" /&gt;&#13;
              &lt;R_IIC11_Stop UserName="" LibName="R_IICn_Stop" InUse="0" /&gt;&#13;
              &lt;R_IIC11_StartCondition UserName="" LibName="R_IICn_StartCondition" InUse="0" /&gt;&#13;
              &lt;R_IIC11_StopCondition UserName="" LibName="R_IICn_StopCondition" InUse="0" /&gt;&#13;
            &lt;/IIC11&gt;&#13;
          &lt;/SAU0&gt;&#13;
          &lt;SAU1 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
            &lt;R_SAU1_Create UserName="" LibName="R_SAUn_Create" InUse="1" Init="1" InitMode="" /&gt;&#13;
            &lt;R_SAU1_Set_PowerOff UserName="" LibName="R_SAUn_Set_PowerOff" InUse="0" /&gt;&#13;
            &lt;UART2 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin" PIOR1="0" InUse=""&gt;&#13;
              &lt;R_UART2_Create UserName="" LibName="R_UARTn_Create" InUse="1" InitMode="" /&gt;&#13;
              &lt;R_UART2_Start UserName="" LibName="R_UARTn_Start" InUse="1" /&gt;&#13;
              &lt;R_UART2_Stop UserName="" LibName="R_UARTn_Stop" InUse="1" /&gt;&#13;
              &lt;R_UART2_Send UserName="" LibName="R_UARTn_Send" InUse="1" /&gt;&#13;
              &lt;R_UART2_Receive UserName="" LibName="R_UARTn_Receive" InUse="1" /&gt;&#13;
            &lt;/UART2&gt;&#13;
            &lt;CSI20 PIOR1="0" InUse=""&gt;&#13;
              &lt;R_CSI20_Create UserName="" LibName="R_CSIn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_CSI20_Start UserName="" LibName="R_CSIn_Start" InUse="0" /&gt;&#13;
              &lt;R_CSI20_Stop UserName="" LibName="R_CSIn_Stop" InUse="0" /&gt;&#13;
              &lt;R_CSI20_Send UserName="" LibName="R_CSIn_Send" InUse="0" /&gt;&#13;
              &lt;R_CSI20_Receive UserName="" LibName="R_CSIn_Receive" InUse="0" /&gt;&#13;
              &lt;R_CSI20_Send_Receive UserName="" LibName="R_CSIn_Send_Receive" InUse="0" /&gt;&#13;
            &lt;/CSI20&gt;&#13;
            &lt;CSI21 InUse=""&gt;&#13;
              &lt;R_CSI21_Create UserName="" LibName="R_CSIn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_CSI21_Start UserName="" LibName="R_CSIn_Start" InUse="0" /&gt;&#13;
              &lt;R_CSI21_Stop UserName="" LibName="R_CSIn_Stop" InUse="0" /&gt;&#13;
              &lt;R_CSI21_Send UserName="" LibName="R_CSIn_Send" InUse="0" /&gt;&#13;
              &lt;R_CSI21_Receive UserName="" LibName="R_CSIn_Receive" InUse="0" /&gt;&#13;
              &lt;R_CSI21_Send_Receive UserName="" LibName="R_CSIn_Send_Receive" InUse="0" /&gt;&#13;
            &lt;/CSI21&gt;&#13;
            &lt;IIC20 PIOR1="0" InUse=""&gt;&#13;
              &lt;R_IIC20_Create UserName="" LibName="R_IICn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_IIC20_Master_Send UserName="" LibName="R_IICn_Master_Send" InUse="0" /&gt;&#13;
              &lt;R_IIC20_Master_Receive UserName="" LibName="R_IICn_Master_Receive" InUse="0" /&gt;&#13;
              &lt;R_IIC20_Stop UserName="" LibName="R_IICn_Stop" InUse="0" /&gt;&#13;
              &lt;R_IIC20_StartCondition UserName="" LibName="R_IICn_StartCondition" InUse="0" /&gt;&#13;
              &lt;R_IIC20_StopCondition UserName="" LibName="R_IICn_StopCondition" InUse="0" /&gt;&#13;
            &lt;/IIC20&gt;&#13;
            &lt;IIC21 InUse=""&gt;&#13;
              &lt;R_IIC21_Create UserName="" LibName="R_IICn_Create" InUse="0" InitMode="" /&gt;&#13;
              &lt;R_IIC21_Master_Send UserName="" LibName="R_IICn_Master_Send" InUse="0" /&gt;&#13;
              &lt;R_IIC21_Master_Receive UserName="" LibName="R_IICn_Master_Receive" InUse="0" /&gt;&#13;
              &lt;R_IIC21_Stop UserName="" LibName="R_IICn_Stop" InUse="0" /&gt;&#13;
              &lt;R_IIC21_StartCondition UserName="" LibName="R_IICn_StartCondition" InUse="0" /&gt;&#13;
              &lt;R_IIC21_StopCondition UserName="" LibName="R_IICn_StopCondition" InUse="0" /&gt;&#13;
            &lt;/IIC21&gt;&#13;
          &lt;/SAU1&gt;&#13;
          &lt;IICA0 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
            &lt;R_IICA0_Create UserName="" LibName="R_IICAn_Create" InUse="0" Init="1" InitMode="" /&gt;&#13;
            &lt;R_IICA0_Master_Send UserName="" LibName="R_IICAn_Master_Send" InUse="0" /&gt;&#13;
            &lt;R_IICA0_Master_Receive UserName="" LibName="R_IICAn_Master_Receive" InUse="0" /&gt;&#13;
            &lt;R_IICA0_Slave_Send UserName="" LibName="R_IICAn_Slave_Send" InUse="0" /&gt;&#13;
            &lt;R_IICA0_Slave_Receive UserName="" LibName="R_IICAn_Slave_Receive" InUse="0" /&gt;&#13;
            &lt;R_IICA0_Stop UserName="" LibName="R_IICAn_Stop" InUse="0" /&gt;&#13;
            &lt;R_IICA0_StopCondition UserName="" LibName="R_IICAn_StopCondition" InUse="0" /&gt;&#13;
            &lt;R_IICA0_Set_SnoozeOn UserName="" LibName="R_IICAn_Set_SnoozeOn" InUse="0" /&gt;&#13;
            &lt;R_IICA0_Set_SnoozeOff UserName="" LibName="R_IICAn_Set_SnoozeOff" InUse="0" /&gt;&#13;
            &lt;R_IICA0_Set_PowerOff UserName="" LibName="R_IICAn_Set_PowerOff" InUse="0" /&gt;&#13;
          &lt;/IICA0&gt;&#13;
        &lt;/r_cg_serial.c&gt;&#13;
        &lt;r_cg_serial_user.c UserName="r_cg_serial_user.c" LibName="_user.c" InUse="1"&gt;&#13;
          &lt;Type R_SAUn_Create_UserInit="void R_SAUn_Create_UserInit(void)" R_UARTn_Interrupt_Receive="__interrupt static void R_UARTn_Interrupt_Receive(void)" R_UARTn_Interrupt_Error="__interrupt static void R_UARTn_Interrupt_Error(void)" R_UARTn_Interrupt_Send="__interrupt static void R_UARTn_Interrupt_Send(void)" R_UARTn_Callback_SendEnd="static void R_UARTn_Callback_SendEnd(void)" R_UARTn_Callback_ReceiveEnd="static void R_UARTn_Callback_ReceiveEnd(void)" R_UARTn_Callback_Error="static void R_UARTn_Callback_Error(uint16_t err_type)" R_UARTn_Callback_SoftwareOverRun="static void R_UARTn_Callback_SoftwareOverRun(uint16_t err_type)" R_CSIn_Interrupt="__interrupt static void R_CSIn_Interrupt(void)" R_CSIn_Callback_ReceiveEnd="static void R_CSIn_Callback_ReceiveEnd(void)" R_CSIn_Callback_Error="static void R_CSIn_Callback_Error(uint16_t err_type)" R_CSIn_Callback_SendEnd="static void R_CSIn_Callback_SendEnd(void)" R_IICn_Interrupt="__interrupt static void R_IICn_Interrupt(void)" R_IICn_Callback_Master_ReceiveEnd="static void R_IICn_Callback_Master_ReceiveEnd(void)" R_IICn_Callback_Master_SendEnd="static void R_IICn_Callback_Master_SendEnd(void)" R_IICn_Callback_Master_Error="static void R_IICn_Callback_Master_Error(MD_STATUS flag)" R_IICAn_Create_UserInit="void R_IICAn_Create_UserInit(void)" r_iican_interrupt="__interrupt static void r_iican_interrupt(void)" r_iican_callback_master_sendend="static void r_iican_callback_master_sendend(void)" r_iican_callback_master_receiveend="static void r_iican_callback_master_receiveend(void)" r_iican_callback_slave_sendend="static void r_iican_callback_slave_sendend(void)" r_iican_callback_slave_receiveend="static void r_iican_callback_slave_receiveend(void)" r_iican_callback_master_error="static void r_iican_callback_master_error(MD_STATUS flag)" r_iican_callback_slave_error="static void r_iican_callback_slave_error(MD_STATUS flag)" r_iican_callback_getstopcondition="static void r_iican_callback_getstopcondition(void)" /&gt;&#13;
          &lt;SAU0 InUse=""&gt;&#13;
            &lt;R_SAU0_Create_UserInit UserName="" LibName="R_SAUn_Create_UserInit" InUse="0" /&gt;&#13;
            &lt;UART0 InUse=""&gt;&#13;
              &lt;r_uart0_interrupt_receive UserName="r_uart0_interrupt_receive" INTHandle="" LibName="R_UARTn_Interrupt_Receive" InUse="1" /&gt;&#13;
              &lt;r_uart0_interrupt_error UserName="" INTHandle="" LibName="R_UARTn_Interrupt_Error" InUse="0" /&gt;&#13;
              &lt;r_uart0_interrupt_send UserName="r_uart0_interrupt_send" INTHandle="" LibName="R_UARTn_Interrupt_Send" InUse="1" /&gt;&#13;
              &lt;r_uart0_callback_receiveend UserName="" LibName="R_UARTn_Callback_ReceiveEnd" InUse="1" /&gt;&#13;
              &lt;r_uart0_callback_sendend UserName="" LibName="R_UARTn_Callback_SendEnd" InUse="1" /&gt;&#13;
              &lt;r_uart0_callback_error UserName="" LibName="R_UARTn_Callback_Error" InUse="1" /&gt;&#13;
              &lt;r_uart0_callback_softwareoverrun UserName="" LibName="R_UARTn_Callback_SoftwareOverRun" InUse="1" /&gt;&#13;
            &lt;/UART0&gt;&#13;
            &lt;UART1 InUse=""&gt;&#13;
              &lt;r_uart1_interrupt_receive UserName="" INTHandle="" LibName="R_UARTn_Interrupt_Receive" InUse="0" /&gt;&#13;
              &lt;r_uart1_interrupt_error UserName="" INTHandle="" LibName="R_UARTn_Interrupt_Error" InUse="0" /&gt;&#13;
              &lt;r_uart1_interrupt_send UserName="" INTHandle="" LibName="R_UARTn_Interrupt_Send" InUse="0" /&gt;&#13;
              &lt;r_uart1_callback_receiveend UserName="" LibName="R_UARTn_Callback_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_uart1_callback_sendend UserName="" LibName="R_UARTn_Callback_SendEnd" InUse="0" /&gt;&#13;
              &lt;r_uart1_callback_error UserName="" LibName="R_UARTn_Callback_Error" InUse="0" /&gt;&#13;
              &lt;r_uart1_callback_softwareoverrun UserName="" LibName="R_UARTn_Callback_SoftwareOverRun" InUse="0" /&gt;&#13;
            &lt;/UART1&gt;&#13;
            &lt;CSI00 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin" PIOR1="0" InUse=""&gt;&#13;
              &lt;r_csi00_interrupt UserName="" INTHandle="" LibName="R_CSIn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_csi00_callback_receiveend UserName="" LibName="R_CSIn_Callback_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_csi00_callback_error UserName="" LibName="R_CSIn_Callback_Error" InUse="0" /&gt;&#13;
              &lt;r_csi00_callback_sendend UserName="" LibName="R_CSIn_Callback_SendEnd" InUse="0" /&gt;&#13;
            &lt;/CSI00&gt;&#13;
            &lt;CSI01 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
              &lt;r_csi01_interrupt UserName="" INTHandle="" LibName="R_CSIn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_csi01_callback_receiveend UserName="" LibName="R_CSIn_Callback_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_csi01_callback_error UserName="" LibName="R_CSIn_Callback_Error" InUse="0" /&gt;&#13;
              &lt;r_csi01_callback_sendend UserName="" LibName="R_CSIn_Callback_SendEnd" InUse="0" /&gt;&#13;
            &lt;/CSI01&gt;&#13;
            &lt;CSI11 InUse=""&gt;&#13;
              &lt;r_csi11_interrupt UserName="" INTHandle="" LibName="R_CSIn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_csi11_callback_receiveend UserName="" LibName="R_CSIn_Callback_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_csi11_callback_error UserName="" LibName="R_CSIn_Callback_Error" InUse="0" /&gt;&#13;
              &lt;r_csi11_callback_sendend UserName="" LibName="R_CSIn_Callback_SendEnd" InUse="0" /&gt;&#13;
            &lt;/CSI11&gt;&#13;
            &lt;IIC00 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" PIOR1="0" InUse=""&gt;&#13;
              &lt;r_iic00_interrupt UserName="" INTHandle="" LibName="R_IICn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_iic00_callback_master_receiveend UserName="" LibName="R_IICn_Callback_Master_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_iic00_callback_master_sendend UserName="" LibName="R_IICn_Callback_Master_SendEnd" InUse="0" /&gt;&#13;
              &lt;r_iic00_callback_master_error UserName="" LibName="R_IICn_Callback_Master_Error" InUse="0" /&gt;&#13;
            &lt;/IIC00&gt;&#13;
            &lt;IIC01 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
              &lt;r_iic01_interrupt UserName="" INTHandle="" LibName="R_IICn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_iic01_callback_master_receiveend UserName="" LibName="R_IICn_Callback_Master_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_iic01_callback_master_sendend UserName="" LibName="R_IICn_Callback_Master_SendEnd" InUse="0" /&gt;&#13;
              &lt;r_iic01_callback_master_error UserName="" LibName="R_IICn_Callback_Master_Error" InUse="0" /&gt;&#13;
            &lt;/IIC01&gt;&#13;
            &lt;IIC11 InUse=""&gt;&#13;
              &lt;r_iic11_interrupt UserName="" INTHandle="" LibName="R_IICn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_iic11_callback_master_receiveend UserName="" LibName="R_IICn_Callback_Master_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_iic11_callback_master_sendend UserName="" LibName="R_IICn_Callback_Master_SendEnd" InUse="0" /&gt;&#13;
              &lt;r_iic11_callback_master_error UserName="" LibName="R_IICn_Callback_Master_Error" InUse="0" /&gt;&#13;
            &lt;/IIC11&gt;&#13;
          &lt;/SAU0&gt;&#13;
          &lt;SAU1 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_36pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
            &lt;R_SAU1_Create_UserInit UserName="" LibName="R_SAUn_Create_UserInit" InUse="0" /&gt;&#13;
            &lt;UART2 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin" PIOR1="0" InUse=""&gt;&#13;
              &lt;r_uart2_interrupt_receive UserName="r_uart2_interrupt_receive" INTHandle="" LibName="R_UARTn_Interrupt_Receive" InUse="1" /&gt;&#13;
              &lt;r_uart2_interrupt_error UserName="" INTHandle="" LibName="R_UARTn_Interrupt_Error" InUse="0" /&gt;&#13;
              &lt;r_uart2_interrupt_send UserName="r_uart2_interrupt_send" INTHandle="" LibName="R_UARTn_Interrupt_Send" InUse="1" /&gt;&#13;
              &lt;r_uart2_callback_receiveend UserName="" LibName="R_UARTn_Callback_ReceiveEnd" InUse="1" /&gt;&#13;
              &lt;r_uart2_callback_sendend UserName="" LibName="R_UARTn_Callback_SendEnd" InUse="1" /&gt;&#13;
              &lt;r_uart2_callback_error UserName="" LibName="R_UARTn_Callback_Error" InUse="1" /&gt;&#13;
              &lt;r_uart2_callback_softwareoverrun UserName="" LibName="R_UARTn_Callback_SoftwareOverRun" InUse="1" /&gt;&#13;
            &lt;/UART2&gt;&#13;
            &lt;CSI20 PIOR1="0" InUse=""&gt;&#13;
              &lt;r_csi20_interrupt UserName="" INTHandle="" LibName="R_CSIn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_csi20_callback_receiveend UserName="" LibName="R_CSIn_Callback_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_csi20_callback_error UserName="" LibName="R_CSIn_Callback_Error" InUse="0" /&gt;&#13;
              &lt;r_csi20_callback_sendend UserName="" LibName="R_CSIn_Callback_SendEnd" InUse="0" /&gt;&#13;
            &lt;/CSI20&gt;&#13;
            &lt;CSI21 InUse=""&gt;&#13;
              &lt;r_csi21_interrupt UserName="" INTHandle="" LibName="R_CSIn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_csi21_callback_receiveend UserName="" LibName="R_CSIn_Callback_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_csi21_callback_error UserName="" LibName="R_CSIn_Callback_Error" InUse="0" /&gt;&#13;
              &lt;r_csi21_callback_sendend UserName="" LibName="R_CSIn_Callback_SendEnd" InUse="0" /&gt;&#13;
            &lt;/CSI21&gt;&#13;
            &lt;IIC20 PIOR1="0" InUse=""&gt;&#13;
              &lt;r_iic20_interrupt UserName="" INTHandle="" LibName="R_IICn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_iic20_callback_master_receiveend UserName="" LibName="R_IICn_Callback_Master_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_iic20_callback_master_sendend UserName="" LibName="R_IICn_Callback_Master_SendEnd" InUse="0" /&gt;&#13;
              &lt;r_iic20_callback_master_error UserName="" LibName="R_IICn_Callback_Master_Error" InUse="0" /&gt;&#13;
            &lt;/IIC20&gt;&#13;
            &lt;IIC21 InUse=""&gt;&#13;
              &lt;r_iic21_interrupt UserName="" INTHandle="" LibName="R_IICn_Interrupt" InUse="0" /&gt;&#13;
              &lt;r_iic21_callback_master_receiveend UserName="" LibName="R_IICn_Callback_Master_ReceiveEnd" InUse="0" /&gt;&#13;
              &lt;r_iic21_callback_master_sendend UserName="" LibName="R_IICn_Callback_Master_SendEnd" InUse="0" /&gt;&#13;
              &lt;r_iic21_callback_master_error UserName="" LibName="R_IICn_Callback_Master_Error" InUse="0" /&gt;&#13;
            &lt;/IIC21&gt;&#13;
          &lt;/SAU1&gt;&#13;
          &lt;IICA0 Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
            &lt;R_IICA0_Create_UserInit UserName="" LibName="R_IICAn_Create_UserInit" InUse="0" /&gt;&#13;
            &lt;r_iica0_interrupt UserName="" INTHandle="" LibName="r_iican_interrupt" InUse="0" /&gt;&#13;
            &lt;r_iica0_callback_master_sendend UserName="" LibName="r_iican_callback_master_sendend" InUse="0" /&gt;&#13;
            &lt;r_iica0_callback_master_receiveend UserName="" LibName="r_iican_callback_master_receiveend" InUse="0" /&gt;&#13;
            &lt;r_iica0_callback_slave_sendend UserName="" LibName="r_iican_callback_slave_sendend" InUse="0" /&gt;&#13;
            &lt;r_iica0_callback_slave_receiveend UserName="" LibName="r_iican_callback_slave_receiveend" InUse="0" /&gt;&#13;
            &lt;r_iica0_callback_master_error UserName="" LibName="r_iican_callback_master_error" InUse="0" /&gt;&#13;
            &lt;r_iica0_callback_slave_error UserName="" LibName="r_iican_callback_slave_error" InUse="0" /&gt;&#13;
            &lt;r_iica0_callback_getstopcondition UserName="" LibName="r_iican_callback_getstopcondition" InUse="0" /&gt;&#13;
          &lt;/IICA0&gt;&#13;
        &lt;/r_cg_serial_user.c&gt;&#13;
        &lt;r_cg_serial.h UserName="r_cg_serial.h" LibName=".h" InUse="1" /&gt;&#13;
      &lt;/Serial&gt;&#13;
      &lt;ADC&gt;&#13;
        &lt;r_cg_adc.c UserName="r_cg_adc.c" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_ADC_Create="void R_ADC_Create(void)" R_ADC_Start="void R_ADC_Start(void)" R_ADC_Stop="void R_ADC_Stop(void)" R_ADC_Set_OperationOn="void R_ADC_Set_OperationOn(void)" R_ADC_Set_OperationOff="void R_ADC_Set_OperationOff(void)" R_ADC_Get_Result="void R_ADC_Get_Result(uint16_t * const buffer)" R_ADC_Get_Result_8bit="void R_ADC_Get_Result_8bit(uint8_t * const buffer)" R_ADC_Set_ADChannel="MD_STATUS R_ADC_Set_ADChannel(ad_channel_t channel)" R_ADC_Set_SnoozeOn="void R_ADC_Set_SnoozeOn(void)" R_ADC_Set_SnoozeOff="void R_ADC_Set_SnoozeOff(void)" R_ADC_Set_TestChannel="MD_STATUS R_ADC_Set_TestChannel(test_channel_t channel)" R_ADC_Set_PowerOff="void R_ADC_Set_PowerOff(void)" /&gt;&#13;
          &lt;R_ADC_Create UserName="" LibName="R_ADC_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
          &lt;R_ADC_Start UserName="" LibName="R_ADC_Start" InUse="" /&gt;&#13;
          &lt;R_ADC_Stop UserName="" LibName="R_ADC_Stop" InUse="" /&gt;&#13;
          &lt;R_ADC_Set_OperationOn UserName="" LibName="R_ADC_Set_OperationOn" InUse="" /&gt;&#13;
          &lt;R_ADC_Set_OperationOff UserName="" LibName="R_ADC_Set_OperationOff" InUse="" /&gt;&#13;
          &lt;R_ADC_Get_Result UserName="" LibName="R_ADC_Get_Result" InUse="" /&gt;&#13;
          &lt;R_ADC_Get_Result_8bit UserName="" LibName="R_ADC_Get_Result_8bit" InUse="" /&gt;&#13;
          &lt;R_ADC_Set_ADChannel UserName="" LibName="R_ADC_Set_ADChannel" InUse="" /&gt;&#13;
          &lt;R_ADC_Set_SnoozeOn UserName="" LibName="R_ADC_Set_SnoozeOn" InUse="" /&gt;&#13;
          &lt;R_ADC_Set_SnoozeOff UserName="" LibName="R_ADC_Set_SnoozeOff" InUse="" /&gt;&#13;
          &lt;R_ADC_Set_TestChannel UserName="" LibName="R_ADC_Set_TestChannel" InUse="" /&gt;&#13;
          &lt;R_ADC_Set_PowerOff UserName="" LibName="R_ADC_Set_PowerOff" InUse="" /&gt;&#13;
        &lt;/r_cg_adc.c&gt;&#13;
        &lt;r_cg_adc_user.c UserName="" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_ADC_Create_UserInit="void R_ADC_Create_UserInit(void)" r_adc_interrupt="__interrupt static void r_adc_interrupt(void)" /&gt;&#13;
          &lt;R_ADC_Create_UserInit UserName="" LibName="R_ADC_Create_UserInit" InUse="" /&gt;&#13;
          &lt;r_adc_interrupt UserName="" INTHandle="" LibName="r_adc_interrupt" InUse="" /&gt;&#13;
        &lt;/r_cg_adc_user.c&gt;&#13;
        &lt;r_cg_adc.h UserName="" LibName=".h" InUse="" /&gt;&#13;
      &lt;/ADC&gt;&#13;
      &lt;TAU&gt;&#13;
        &lt;r_cg_timer.c UserName="" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_TAU_Create="void R_TAU_Create(void)" R_TAU_Set_PowerOff="void R_TAU_Set_PowerOff(void)" R_TAU_Channeln_Start="void R_TAU_Channeln_Start(void)" R_TAU_Channeln_Higher8bits_Start="void R_TAU_Channeln_Higher8bits_Start(void)" R_TAU_Channeln_Lower8bits_Start="void R_TAU_Channeln_Lower8bits_Start(void)" R_TAU_Channeln_Stop="void R_TAU_Channeln_Stop(void)" R_TAU_Channeln_Higher8bits_Stop="void R_TAU_Channeln_Higher8bits_Stop(void)" R_TAU_Channeln_Lower8bits_Stop="void R_TAU_Channeln_Lower8bits_Stop(void)" R_TAU_Channeln_Get_PulseWidth="void R_TAU_Channeln_Get_PulseWidth(uint32_t * const width)" R_TAU_Channeln_Set_SoftwareTriggerOn="void R_TAU_Channeln_Set_SoftwareTriggerOn(void)" /&gt;&#13;
          &lt;TAU0&gt;&#13;
            &lt;R_TAU0_Create UserName="" LibName="R_TAU_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
            &lt;R_TAU0_Set_PowerOff UserName="" LibName="R_TAU_Set_PowerOff" InUse="" /&gt;&#13;
            &lt;Channel0 InUse=""&gt;&#13;
              &lt;R_TAU0_Channel0_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel0_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel0_Get_PulseWidth UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel0_Set_SoftwareTriggerOn UserName="" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="" /&gt;&#13;
            &lt;/Channel0&gt;&#13;
            &lt;Channel1 InUse=""&gt;&#13;
              &lt;R_TAU0_Channel1_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel1_Higher8bits_Start UserName="" LibName="R_TAU_Channeln_Higher8bits_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel1_Lower8bits_Start UserName="" LibName="R_TAU_Channeln_Lower8bits_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel1_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel1_Higher8bits_Stop UserName="" LibName="R_TAU_Channeln_Higher8bits_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel1_Lower8bits_Stop UserName="" LibName="R_TAU_Channeln_Lower8bits_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel1_Get_PulseWidth UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
            &lt;/Channel1&gt;&#13;
            &lt;Channel2 InUse=""&gt;&#13;
              &lt;R_TAU0_Channel2_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel2_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel2_Get_PulseWidth UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel2_Set_SoftwareTriggerOn Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="" /&gt;&#13;
            &lt;/Channel2&gt;&#13;
            &lt;Channel3 InUse=""&gt;&#13;
              &lt;R_TAU0_Channel3_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel3_Higher8bits_Start UserName="" LibName="R_TAU_Channeln_Higher8bits_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel3_Lower8bits_Start UserName="" LibName="R_TAU_Channeln_Lower8bits_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel3_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel3_Higher8bits_Stop UserName="" LibName="R_TAU_Channeln_Higher8bits_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel3_Lower8bits_Stop UserName="" LibName="R_TAU_Channeln_Lower8bits_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel3_Get_PulseWidth Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
            &lt;/Channel3&gt;&#13;
            &lt;Channel4 PIOR0="1" InUse=""&gt;&#13;
              &lt;R_TAU0_Channel4_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel4_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel4_Get_PulseWidth Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel4_Set_SoftwareTriggerOn Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="" /&gt;&#13;
            &lt;/Channel4&gt;&#13;
            &lt;Channel5 PIOR0="1" InUse=""&gt;&#13;
              &lt;R_TAU0_Channel5_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel5_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel5_Get_PulseWidth UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
            &lt;/Channel5&gt;&#13;
            &lt;Channel6 PIOR0="1" InUse=""&gt;&#13;
              &lt;R_TAU0_Channel6_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel6_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel6_Get_PulseWidth Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel6_Set_SoftwareTriggerOn Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="" /&gt;&#13;
            &lt;/Channel6&gt;&#13;
            &lt;Channel7 PIOR0="1" InUse=""&gt;&#13;
              &lt;R_TAU0_Channel7_Start UserName="" LibName="R_TAU_Channeln_Start" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel7_Stop UserName="" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;&#13;
              &lt;R_TAU0_Channel7_Get_PulseWidth Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;&#13;
            &lt;/Channel7&gt;&#13;
          &lt;/TAU0&gt;&#13;
        &lt;/r_cg_timer.c&gt;&#13;
        &lt;r_cg_timer_user.c UserName="" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_TAU_Create_UserInit="void R_TAUn_Create_UserInit(void)" r_tau_channeln_interrupt="__interrupt static void r_tau_channeln_interrupt(void)" r_tau_channeln_higher8bits_interrupt="__interrupt static void r_tau_channeln_higher8bits_interrupt(void)" /&gt;&#13;
          &lt;TAU0&gt;&#13;
            &lt;R_TAU0_Create_UserInit UserName="" LibName="R_TAU_Create_UserInit" InUse="" /&gt;&#13;
            &lt;Channel0 InUse=""&gt;&#13;
              &lt;r_tau0_channel0_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel0&gt;&#13;
            &lt;Channel1 InUse=""&gt;&#13;
              &lt;r_tau0_channel1_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
              &lt;r_tau0_channel1_higher8bits_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_higher8bits_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel1&gt;&#13;
            &lt;Channel2 InUse=""&gt;&#13;
              &lt;r_tau0_channel2_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel2&gt;&#13;
            &lt;Channel3 InUse=""&gt;&#13;
              &lt;r_tau0_channel3_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
              &lt;r_tau0_channel3_higher8bits_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_higher8bits_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel3&gt;&#13;
            &lt;Channel4 InUse=""&gt;&#13;
              &lt;r_tau0_channel4_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel4&gt;&#13;
            &lt;Channel5 InUse=""&gt;&#13;
              &lt;r_tau0_channel5_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel5&gt;&#13;
            &lt;Channel6 InUse=""&gt;&#13;
              &lt;r_tau0_channel6_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel6&gt;&#13;
            &lt;Channel7 InUse=""&gt;&#13;
              &lt;r_tau0_channel7_interrupt UserName="" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;&#13;
            &lt;/Channel7&gt;&#13;
          &lt;/TAU0&gt;&#13;
        &lt;/r_cg_timer_user.c&gt;&#13;
        &lt;r_cg_timer.h UserName="" LibName=".h" InUse="" /&gt;&#13;
      &lt;/TAU&gt;&#13;
      &lt;WDT&gt;&#13;
        &lt;r_cg_wdt.c UserName="r_cg_wdt.c" LibName=".c" InUse="0"&gt;&#13;
          &lt;Type R_WDT_Create="void R_WDT_Create(void)" R_WDT_Restart="void R_WDT_Restart(void)" /&gt;&#13;
          &lt;R_WDT_Create UserName="" LibName="R_WDT_Create" InUse="0" Init="1" InitMode="" /&gt;&#13;
          &lt;R_WDT_Restart UserName="" LibName="R_WDT_Restart" InUse="0" /&gt;&#13;
        &lt;/r_cg_wdt.c&gt;&#13;
        &lt;r_cg_wdt_user.c UserName="r_cg_wdt_user.c" LibName="_user.c" InUse="0"&gt;&#13;
          &lt;Type R_WDT_Create_UserInit="void R_WDT_Create_UserInit(void)" r_wdt_interrupt="__interrupt static void r_wdt_interrupt(void)" /&gt;&#13;
          &lt;R_WDT_Create_UserInit UserName="" LibName="R_WDT_Create_UserInit" InUse="0" /&gt;&#13;
          &lt;r_wdt_interrupt UserName="r_wdt_interrupt" INTHandle="" LibName="r_wdt_interrupt" InUse="0" /&gt;&#13;
        &lt;/r_cg_wdt_user.c&gt;&#13;
        &lt;r_cg_wdt.h UserName="r_cg_wdt.h" LibName=".h" InUse="0" /&gt;&#13;
      &lt;/WDT&gt;&#13;
      &lt;RTC&gt;&#13;
        &lt;r_cg_rtc.c UserName="" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_RTC_Create="void R_RTC_Create(void)" R_RTC_Start="void R_RTC_Start(void)" R_RTC_Stop="void R_RTC_Stop(void)" R_RTC_Set_HourSystem="MD_STATUS R_RTC_SetHourSystem(rtc_hour_system_t hour_system)" R_RTC_Get_CounterValue="MD_STATUS R_RTC_Get_CounterValue(rtc_counter_value_t * const counter_read_val)" R_RTC_Set_CounterValue="MD_STATUS R_RTC_Set_CounterValue(rtc_counter_value_t counter_write_val)" R_RTC_Set_AlarmOn="void R_RTC_Set_AlarmOn(void)" R_RTC_Set_AlarmOff="void R_RTC_Set_AlarmOff(void)" R_RTC_Set_AlarmValue="void R_RTC_Set_AlarmValue(rtc_alarm_value_t alarm_val)" R_RTC_Get_AlarmValue="void R_RTC_Get_AlarmValue(rtc_alarm_value_t * const alarm_val)" R_RTC_Set_ConstPeriodInterruptOn="MD_STATUS R_RTC_Set_ConstPeriodInterruptOn(rtc_int_period_t period)" R_RTC_Set_ConstPeriodInterruptOff="void R_RTC_Set_ConstPeriodInterruptOff(void)" R_RTC_Set_RTC1HZOn="void R_RTC_Set_RTC1HZOn(void)" R_RTC_Set_RTC1HZOff="void R_RTC_Set_RTC1HZOff(void)" R_RTC_Set_PowerOff="void R_RTC_Set_PowerOff(void)" /&gt;&#13;
          &lt;R_RTC_Create UserName="" LibName="R_RTC_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
          &lt;R_RTC_Start UserName="" LibName="R_RTC_Start" InUse="" /&gt;&#13;
          &lt;R_RTC_Stop UserName="" LibName="R_RTC_Stop" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_HourSystem Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Set_HourSystem" InUse="" /&gt;&#13;
          &lt;R_RTC_Get_CounterValue Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Get_CounterValue" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_CounterValue Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Set_CounterValue" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_AlarmOn Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Set_AlarmOn" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_AlarmOff Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Set_AlarmOff" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_AlarmValue Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Set_AlarmValue" InUse="" /&gt;&#13;
          &lt;R_RTC_Get_AlarmValue Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Get_AlarmValue" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_ConstPeriodInterruptOn UserName="" LibName="R_RTC_Set_ConstPeriodInterruptOn" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_ConstPeriodInterruptOff UserName="" LibName="R_RTC_Set_ConstPeriodInterruptOff" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_RTC1HZOn Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Set_RTC1HZOn" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_RTC1HZOff Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="R_RTC_Set_RTC1HZOff" InUse="" /&gt;&#13;
          &lt;R_RTC_Set_PowerOff UserName="" LibName="R_RTC_Set_PowerOff" InUse="" /&gt;&#13;
        &lt;/r_cg_rtc.c&gt;&#13;
        &lt;r_cg_rtc_user.c UserName="" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_RTC_Create_UserInit="void R_RTC_Create_UserInit(void)" r_rtc_interrupt="__interrupt static void r_rtc_interrupt(void)" r_rtc_callback_constperiod="void r_rtc_callback_constperiod(void)" r_rtc_callback_alarm="void r_rtc_callback_alarm(void)" /&gt;&#13;
          &lt;R_RTC_Create_UserInit UserName="" LibName="R_RTC_Create_UserInit" InUse="" /&gt;&#13;
          &lt;r_rtc_interrupt UserName="" INTHandle="" LibName="r_rtc_interrupt" InUse="" /&gt;&#13;
          &lt;r_rtc_callback_constperiod UserName="" LibName="r_rtc_callback_constperiod" InUse="" /&gt;&#13;
          &lt;r_rtc_callback_alarm Chip="RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UserName="" LibName="r_rtc_callback_alarm" InUse="" /&gt;&#13;
        &lt;/r_cg_rtc_user.c&gt;&#13;
        &lt;r_cg_rtc.h UserName="" LibName=".h" InUse="" /&gt;&#13;
      &lt;/RTC&gt;&#13;
      &lt;IT&gt;&#13;
        &lt;r_cg_it.c UserName="" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_IT_Create="void R_IT_Create(void)" R_IT_Start="void R_IT_Start(void)" R_IT_Stop="void R_IT_Stop(void)" R_IT_Set_PowerOff="void R_IT_Set_PowerOff(void)" /&gt;&#13;
          &lt;R_IT_Create UserName="" LibName="R_IT_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
          &lt;R_IT_Start UserName="" LibName="R_IT_Start" InUse="" /&gt;&#13;
          &lt;R_IT_Stop UserName="" LibName="R_IT_Stop" InUse="" /&gt;&#13;
          &lt;R_IT_Set_PowerOff UserName="" LibName="R_IT_Set_PowerOff" InUse="" /&gt;&#13;
        &lt;/r_cg_it.c&gt;&#13;
        &lt;r_cg_it_user.c UserName="" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_IT_Create_UserInit="void R_IT_Create_UserInit(void)" r_it_interrupt="__interrupt static void r_it_interrupt(void)" /&gt;&#13;
          &lt;R_IT_Create_UserInit UserName="" LibName="R_IT_Create_UserInit" InUse="" /&gt;&#13;
          &lt;r_it_interrupt UserName="" INTHandle="" LibName="r_it_interrupt" InUse="" /&gt;&#13;
        &lt;/r_cg_it_user.c&gt;&#13;
        &lt;r_cg_it.h UserName="" LibName=".h" InUse="" /&gt;&#13;
      &lt;/IT&gt;&#13;
      &lt;PCLBUZ Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin"&gt;&#13;
        &lt;r_cg_pclbuz.c UserName="" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_PCLBUZn_Create="void R_PCLBUZn_Create(void) " R_PCLBUZn_Start="void R_PCLBUZn_Start(void)" R_PCLBUZn_Stop="void R_PCLBUZn_Stop(void)" /&gt;&#13;
          &lt;PCLBUZ0 InUse=""&gt;&#13;
            &lt;R_PCLBUZ0_Create UserName="" LibName="R_PCLBUZn_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
            &lt;R_PCLBUZ0_Start UserName="" LibName="R_PCLBUZn_Start" InUse="" /&gt;&#13;
            &lt;R_PCLBUZ0_Stop UserName="" LibName="R_PCLBUZn_Stop" InUse="" /&gt;&#13;
          &lt;/PCLBUZ0&gt;&#13;
          &lt;PCLBUZ1 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
            &lt;R_PCLBUZ1_Create UserName="" LibName="R_PCLBUZn_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
            &lt;R_PCLBUZ1_Start UserName="" LibName="R_PCLBUZn_Start" InUse="" /&gt;&#13;
            &lt;R_PCLBUZ1_Stop UserName="" LibName="R_PCLBUZn_Stop" InUse="" /&gt;&#13;
          &lt;/PCLBUZ1&gt;&#13;
        &lt;/r_cg_pclbuz.c&gt;&#13;
        &lt;r_cg_pclbuz_user.c UserName="" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_PCLBUZn_Create_UserInit="void R_PCLBUZn_Create_UserInit(void) " /&gt;&#13;
          &lt;PCLBUZ0 InUse=""&gt;&#13;
            &lt;R_PCLBUZ0_Create_UserInit UserName="" LibName="R_PCLBUZn_Create_UserInit" InUse="" Init="1" /&gt;&#13;
          &lt;/PCLBUZ0&gt;&#13;
          &lt;PCLBUZ1 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" InUse=""&gt;&#13;
            &lt;R_PCLBUZ1_Create_UserInit UserName="" LibName="R_PCLBUZn_Create_UserInit" InUse="" Init="1" /&gt;&#13;
          &lt;/PCLBUZ1&gt;&#13;
        &lt;/r_cg_pclbuz_user.c&gt;&#13;
        &lt;r_cg_pclbuz.h UserName="" LibName=".h" InUse="" /&gt;&#13;
      &lt;/PCLBUZ&gt;&#13;
      &lt;DMAC&gt;&#13;
        &lt;r_cg_dmac.c UserName="r_cg_dmac.c" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_DMACn_Create="void R_DMACn_Create(void)" R_DMACn_Start="void R_DMACn_Start(void)" R_DMACn_Stop="void R_DMACn_Stop(void)" R_DMACn_Set_SoftwareTriggerOn="void R_DMACn_Set_SoftwareTriggerOn(void)" /&gt;&#13;
          &lt;DMA0 InUse=""&gt;&#13;
            &lt;R_DMAC0_Create UserName="" LibName="R_DMACn_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
            &lt;R_DMAC0_Start UserName="" LibName="R_DMACn_Start" InUse="" /&gt;&#13;
            &lt;R_DMAC0_Stop UserName="" LibName="R_DMACn_Stop" InUse="" /&gt;&#13;
            &lt;R_DMAC0_Set_SoftwareTriggerOn UserName="" LibName="R_DMACn_Set_SoftwareTriggerOn" InUse="" /&gt;&#13;
          &lt;/DMA0&gt;&#13;
          &lt;DMA1 InUse=""&gt;&#13;
            &lt;R_DMAC1_Create UserName="" LibName="R_DMACn_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
            &lt;R_DMAC1_Start UserName="" LibName="R_DMACn_Start" InUse="" /&gt;&#13;
            &lt;R_DMAC1_Stop UserName="" LibName="R_DMACn_Stop" InUse="" /&gt;&#13;
            &lt;R_DMAC1_Set_SoftwareTriggerOn UserName="" LibName="R_DMACn_Set_SoftwareTriggerOn" InUse="" /&gt;&#13;
          &lt;/DMA1&gt;&#13;
        &lt;/r_cg_dmac.c&gt;&#13;
        &lt;r_cg_dmac_user.c UserName="r_cg_dmac_user.c" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_DMACn_Create_UserInit="void R_DMACn_Create_UserInit(void)" r_dmacn_interrupt="__interrupt static void r_dmacn_interrupt(void)" /&gt;&#13;
          &lt;DMA0&gt;&#13;
            &lt;R_DMAC0_Create_UserInit UserName="" LibName="R_DMACn_Create_UserInit" InUse="" /&gt;&#13;
            &lt;r_dmac0_interrupt UserName="" INTHandle="" LibName="r_dmacn_interrupt" InUse="" /&gt;&#13;
          &lt;/DMA0&gt;&#13;
          &lt;DMA1&gt;&#13;
            &lt;R_DMAC1_Create_UserInit UserName="" LibName="R_DMACn_Create_UserInit" InUse="" /&gt;&#13;
            &lt;r_dmac1_interrupt UserName="" INTHandle="" LibName="r_dmacn_interrupt" InUse="" /&gt;&#13;
          &lt;/DMA1&gt;&#13;
        &lt;/r_cg_dmac_user.c&gt;&#13;
        &lt;r_cg_dmac.h UserName="r_cg_dmac.h" LibName=".h" InUse="" /&gt;&#13;
      &lt;/DMAC&gt;&#13;
      &lt;LVD&gt;&#13;
        &lt;r_cg_lvd.c UserName="" LibName=".c" InUse=""&gt;&#13;
          &lt;Type R_LVD_Create="void R_LVD_Create(void)" R_LVD_InterruptMode_Start="void R_LVD_InterruptMode_Start(void)" /&gt;&#13;
          &lt;R_LVD_Create UserName="" LibName="R_LVD_Create" InUse="" Init="1" InitMode="" /&gt;&#13;
          &lt;R_LVD_InterruptMode_Start UserName="" LibName="R_LVD_InterruptMode_Start" InUse="" /&gt;&#13;
        &lt;/r_cg_lvd.c&gt;&#13;
        &lt;r_cg_lvd_user.c UserName="" LibName="_user.c" InUse=""&gt;&#13;
          &lt;Type R_LVD_Creat_UserInit="void R_LVD_Creat_UserInit(void)" r_lvd_interrupt="__interrupt static void r_lvd_interrupt(void)" /&gt;&#13;
          &lt;R_LVD_Creat_UserInit UserName="" LibName="R_LVD_Creat_UserInit" InUse="" /&gt;&#13;
          &lt;r_lvd_interrupt UserName="" INTHandle="" LibName="r_lvd_interrupt" InUse="" /&gt;&#13;
        &lt;/r_cg_lvd_user.c&gt;&#13;
        &lt;r_cg_lvd.h UserName="" LibName=".h" InUse="" /&gt;&#13;
      &lt;/LVD&gt;&#13;
    &lt;/FUNC&gt;&#13;
    &lt;TAG&gt;&#13;
      &lt;GlobleUserTag&gt;&#13;
        &lt;clock_option Name="clock_option" Value="E9" /&gt;&#13;
        &lt;cg_security5 Name="cg_security5" Value="00" /&gt;&#13;
        &lt;wdt_option Name="wdt_option" Value="EF" /&gt;&#13;
        &lt;cg_security8 Name="cg_security8" Value="00" /&gt;&#13;
        &lt;cg_security2 Name="cg_security2" Value="00" /&gt;&#13;
        &lt;cg_security1 Name="cg_security1" Value="00" /&gt;&#13;
        &lt;cg_security9 Name="cg_security9" Value="00" /&gt;&#13;
        &lt;cg_security6 Name="cg_security6" Value="00" /&gt;&#13;
        &lt;cg_crc_area Name="cg_crc_area" Value="00" /&gt;&#13;
        &lt;cg_iawctl_value Name="cg_iawctl_value" Value="00" /&gt;&#13;
        &lt;cg_security0 Name="cg_security0" Value="00" /&gt;&#13;
        &lt;ocdstart Name="ocdstart" Value="07E00" /&gt;&#13;
        &lt;cg_security3 Name="cg_security3" Value="00" /&gt;&#13;
        &lt;cg_security4 Name="cg_security4" Value="00" /&gt;&#13;
        &lt;pior_value Name="pior_value" Value="01" /&gt;&#13;
        &lt;cg_option Name="cg_option" Value="04" /&gt;&#13;
        &lt;cg_security7 Name="cg_security7" Value="00" /&gt;&#13;
        &lt;lvi_option Name="lvi_option" Value="F3" /&gt;&#13;
      &lt;/GlobleUserTag&gt;&#13;
    &lt;/TAG&gt;&#13;
  &lt;/DIR&gt;&#13;
  &lt;MACRO&gt;&#13;
    &lt;CGC Prepared="true" SetFlag="True" NeedRefresh="False"&gt;&#13;
      &lt;CGC SetFlag="True" MacroName="cgc" /&gt;&#13;
    &lt;/CGC&gt;&#13;
    &lt;PORT HelpID="port" Prepared="true" SetFlag="False" NeedRefresh="False"&gt;&#13;
      &lt;PORT SetFlag="False" MacroName="PORT" /&gt;&#13;
    &lt;/PORT&gt;&#13;
    &lt;INTC SetFlag="" HelpID="int" NeedRefresh="False"&gt;&#13;
      &lt;INTP Accelerate="No" MacroName="INTP" /&gt;&#13;
      &lt;KEY Chip="RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin," Accelerate="No" MacroName="KEY" /&gt;&#13;
    &lt;/INTC&gt;&#13;
    &lt;Serial SetFlag="True" HelpID="serial" NeedRefresh="False"&gt;&#13;
      &lt;SAU0 Accelerate="No" MacroName="SAU" Channel="0" SetFlag="True" TabEnable="True"&gt;&#13;
        &lt;Channel0 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin" PIOR1="0" UART="0" CSI="00" IIC="00" Channel="0" /&gt;&#13;
        &lt;Channel1 Chip="RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" UART="0" CSI="01" IIC="01" Channel="1" /&gt;&#13;
        &lt;Channel2 Chip="RL78G13_20pin,RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin" UART="1" CSI="" IIC="" Channel="2" /&gt;&#13;
        &lt;Channel3 UART="1" CSI="11" IIC="11" Channel="3" /&gt;&#13;
      &lt;/SAU0&gt;&#13;
      &lt;SAU1 Accelerate="No" Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" MacroName="SAU" Channel="1" SetFlag="True" TabEnable="True"&gt;&#13;
        &lt;Channel0 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin" PIOR1="0" UART="2" CSI="20" IIC="20" Channel="0" /&gt;&#13;
        &lt;Channel1 Chip="RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin" PIOR1="0" UART="2" CSI="21" IIC="21" Channel="1" /&gt;&#13;
      &lt;/SAU1&gt;&#13;
      &lt;IICA0 Accelerate="No" Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" MacroName="IICA" Channel="0" SetFlag="False" TabEnable="True" /&gt;&#13;
    &lt;/Serial&gt;&#13;
    &lt;ADC SetFlag="" HelpID="adc" NeedRefresh="False"&gt;&#13;
      &lt;ADC SetFlag="" MacroName="ADC" /&gt;&#13;
    &lt;/ADC&gt;&#13;
    &lt;TAU SetFlag="false" HelpID="timer" NeedRefresh="False"&gt;&#13;
      &lt;TAU0 Accelerate="No" MacroName="TAU" Channel="0" ChannelNum="0,1,2,3,4,5,6,7" /&gt;&#13;
    &lt;/TAU&gt;&#13;
    &lt;WDT Prepared="true" SetFlag="False" HelpID="watchdogtimer" NeedRefresh="False"&gt;&#13;
      &lt;WDT SetFlag="False" MacroName="WDT" /&gt;&#13;
    &lt;/WDT&gt;&#13;
    &lt;RTC SetFlag="" HelpID="rtc" NeedRefresh="False"&gt;&#13;
      &lt;RTC MacroName="RTC" /&gt;&#13;
    &lt;/RTC&gt;&#13;
    &lt;IT SetFlag="" HelpID="intervaltimer" NeedRefresh="False"&gt;&#13;
      &lt;IT MacroName="IntervalTM" /&gt;&#13;
    &lt;/IT&gt;&#13;
    &lt;PCLBUZ Chip="RL78G13_24pin,RL78G13_25pin,RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" SetFlag="" HelpID="PCLBUZ" NeedRefresh="False"&gt;&#13;
      &lt;PCLBUZ0 MacroName="PCLBUZ" Channel="0" /&gt;&#13;
      &lt;PCLBUZ1 Chip="RL78G13_30pin,RL78G13_32pin,RL78G13_36pin,RL78G13_38pin,RL78G13_40pin,RL78G13_44pin,RL78G13_48pin,RL78G13_52pin,RL78G13_64pin,RL78G13_80pin,RL78G13_100pin,RL78G13_128pin" MacroName="PCLBUZ" Channel="1" /&gt;&#13;
    &lt;/PCLBUZ&gt;&#13;
    &lt;DMAC HelpID="dmac" SetFlag="" NeedRefresh="False"&gt;&#13;
      &lt;DMA0 MacroName="DMAC" Channel="0" /&gt;&#13;
      &lt;DMA1 MacroName="DMAC" Channel="1" /&gt;&#13;
    &lt;/DMAC&gt;&#13;
    &lt;LVD SetFlag="" Prepared="true" NeedRefresh="False"&gt;&#13;
      &lt;LVD MacroName="LVD" /&gt;&#13;
    &lt;/LVD&gt;&#13;
  &lt;/MACRO&gt;&#13;
  &lt;SETTING&gt;&#13;
    &lt;CGC&gt;&#13;
      &lt;setting name="PIOR_Setting" value="FIX" /&gt;&#13;
      &lt;setting name="PIOR6" value="1" /&gt;&#13;
      &lt;setting name="PIOR5" value="1" /&gt;&#13;
      &lt;setting name="PIOR4" value="1" /&gt;&#13;
      &lt;setting name="PIOR3" value="1" /&gt;&#13;
      &lt;setting name="PIOR2" value="1" /&gt;&#13;
      &lt;setting name="PIOR1" value="1" /&gt;&#13;
      &lt;setting name="PIOR0" value="0" /&gt;&#13;
      &lt;setting name="PIOR10" value="1" /&gt;&#13;
      &lt;setting name="PIOR11" value="1" /&gt;&#13;
      &lt;setting name="PIOR12" value="1" /&gt;&#13;
      &lt;setting name="PIOR13" value="1" /&gt;&#13;
      &lt;setting name="VDD" value="VDD1" /&gt;&#13;
      &lt;setting name="EVDD" value="EVDD3" /&gt;&#13;
      &lt;setting name="Main_system_clock" value="high-speed internal clock" /&gt;&#13;
      &lt;setting name="High_speed_internal_oscillator" value="operation" /&gt;&#13;
      &lt;setting name="High_speed_internal_frequency" value="7" /&gt;&#13;
      &lt;setting name="High_speed_system_clock" value="stop" /&gt;&#13;
      &lt;setting name="High_speed_system_input" value="X1" /&gt;&#13;
      &lt;setting name="HighSpeedSystemStable" value="7" /&gt;&#13;
      &lt;setting name="High_speed_system_clock_frequency" value="5" /&gt;&#13;
      &lt;setting name="Sub_clock_operation" value="XT1" /&gt;&#13;
      &lt;setting name="SubclockFrequency" value="32.768" /&gt;&#13;
      &lt;setting name="XT1_oscillator_oscillation_mode" value="0" /&gt;&#13;
      &lt;setting name="SubClock" value="unused" /&gt;&#13;
      &lt;setting name="Subclock_in_halt" value="0" /&gt;&#13;
      &lt;setting name="CPU_clock" value="0" /&gt;&#13;
      &lt;setting name="Internal_low-speed_clock" value="15" /&gt;&#13;
      &lt;setting name="RTC_clcok_selection" value="0" /&gt;&#13;
      &lt;setting name="RESET_PIN_USED" value="true" /&gt;&#13;
      &lt;setting name="RESET_PIN_UNUSED" value="false" /&gt;&#13;
      &lt;setting name="On_chip_debug" value="unused" /&gt;&#13;
      &lt;setting name="RRM" value="used" /&gt;&#13;
      &lt;setting name="Trace" value="Used" /&gt;&#13;
      &lt;setting name="Erase_flash_memory" value="yes" /&gt;&#13;
      &lt;setting name="Security_ID_setting" value="used" /&gt;&#13;
      &lt;setting name="Security_ID" value="0x00000000000000000000" /&gt;&#13;
      &lt;setting name="CG_ReadResetSource" value="generated" /&gt;&#13;
      &lt;setting name="Accessoperation" value="unused" /&gt;&#13;
      &lt;setting name="RAMoperation" value="unused" /&gt;&#13;
      &lt;setting name="RAMArea" value="0" /&gt;&#13;
      &lt;setting name="PORToperation" value="unused" /&gt;&#13;
      &lt;setting name="INToperation" value="unused" /&gt;&#13;
      &lt;setting name="CHIPoperation" value="unused" /&gt;&#13;
      &lt;setting name="DataFlash" value="unused" /&gt;&#13;
      &lt;setting name="ProgramFlash" value="unused" /&gt;&#13;
      &lt;setting name="Monitor" value="unused" /&gt;&#13;
      &lt;setting name="StartStop" value="unused" /&gt;&#13;
      &lt;setting name="Emulator" value="E1" /&gt;&#13;
    &lt;/CGC&gt;&#13;
    &lt;SAU0&gt;&#13;
      &lt;IIC00 /&gt;&#13;
      &lt;CSI00 /&gt;&#13;
      &lt;UART0 /&gt;&#13;
      &lt;Channel0&gt;&#13;
        &lt;setting name="Channel_function_-i" value="1" /&gt;&#13;
        &lt;setting name="Detail_function_-i" value="2" /&gt;&#13;
        &lt;Both_UART0&gt;&#13;
          &lt;setting name="Receive_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Receive_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Receive_parity" value="none" /&gt;&#13;
          &lt;setting name="RecBaudrate" value="9600" /&gt;&#13;
          &lt;setting name="Receive_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Receive_error_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transfer_mode" value="single" /&gt;&#13;
          &lt;setting name="Transmit_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Transmit_data_level" value="normal" /&gt;&#13;
          &lt;setting name="Transmit_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Transmit_parity" value="none" /&gt;&#13;
          &lt;setting name="Transmit_stop_length" value="1 bit" /&gt;&#13;
          &lt;setting name="TranBaudrate" value="9600" /&gt;&#13;
          &lt;setting name="Transmit_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transmit_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Reveive_Data_Level" value="Normal" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt" value="not used" /&gt;&#13;
        &lt;/Both_UART0&gt;&#13;
        &lt;Receive_UART0&gt;&#13;
          &lt;setting name="Receive_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Receive_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Receive_parity" value="none" /&gt;&#13;
          &lt;setting name="RecBaudrate" value="9600" /&gt;&#13;
          &lt;setting name="Receive_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Receive_error_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transfer_mode" value="single" /&gt;&#13;
          &lt;setting name="Transmit_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Transmit_data_level" value="normal" /&gt;&#13;
          &lt;setting name="Transmit_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Transmit_parity" value="none" /&gt;&#13;
          &lt;setting name="Transmit_stop_length" value="1 bit" /&gt;&#13;
          &lt;setting name="TranBaudrate" value="9600" /&gt;&#13;
          &lt;setting name="Transmit_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transmit_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Reveive_Data_Level" value="Normal" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt" value="not used" /&gt;&#13;
        &lt;/Receive_UART0&gt;&#13;
      &lt;/Channel0&gt;&#13;
      &lt;IIC01 /&gt;&#13;
      &lt;CSI01 /&gt;&#13;
      &lt;UART1 /&gt;&#13;
      &lt;Channel1&gt;&#13;
        &lt;setting name="Channel_function_-i" value="0" /&gt;&#13;
        &lt;setting name="Detail_function_-i" value="-1" /&gt;&#13;
      &lt;/Channel1&gt;&#13;
      &lt;Channel2&gt;&#13;
        &lt;setting name="Channel_function_-i" value="0" /&gt;&#13;
        &lt;setting name="Detail_function_-i" value="-1" /&gt;&#13;
      &lt;/Channel2&gt;&#13;
      &lt;Channel3&gt;&#13;
        &lt;setting name="Channel_function_-i" value="0" /&gt;&#13;
        &lt;setting name="Detail_function_-i" value="-1" /&gt;&#13;
      &lt;/Channel3&gt;&#13;
      &lt;IIC11 /&gt;&#13;
      &lt;CSI11 /&gt;&#13;
    &lt;/SAU0&gt;&#13;
    &lt;SAU1&gt;&#13;
      &lt;Channel0&gt;&#13;
        &lt;setting name="Channel_function_-i" value="1" /&gt;&#13;
        &lt;setting name="Detail_function_-i" value="2" /&gt;&#13;
        &lt;Both_UART2&gt;&#13;
          &lt;setting name="Receive_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Receive_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Receive_parity" value="none" /&gt;&#13;
          &lt;setting name="RecBaudrate" value="115200" /&gt;&#13;
          &lt;setting name="Receive_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Receive_error_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transfer_mode" value="single" /&gt;&#13;
          &lt;setting name="Transmit_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Transmit_data_level" value="normal" /&gt;&#13;
          &lt;setting name="Transmit_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Transmit_parity" value="none" /&gt;&#13;
          &lt;setting name="Transmit_stop_length" value="1 bit" /&gt;&#13;
          &lt;setting name="TranBaudrate" value="115200" /&gt;&#13;
          &lt;setting name="Transmit_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transmit_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Reveive_Data_Level" value="Normal" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt" value="not used" /&gt;&#13;
        &lt;/Both_UART2&gt;&#13;
        &lt;Receive_UART2&gt;&#13;
          &lt;setting name="Receive_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Receive_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Receive_parity" value="none" /&gt;&#13;
          &lt;setting name="RecBaudrate" value="9600" /&gt;&#13;
          &lt;setting name="Receive_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Receive_error_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transfer_mode" value="single" /&gt;&#13;
          &lt;setting name="Transmit_data_direction" value="LSB" /&gt;&#13;
          &lt;setting name="Transmit_data_level" value="normal" /&gt;&#13;
          &lt;setting name="Transmit_data_length" value="8 bits" /&gt;&#13;
          &lt;setting name="Transmit_parity" value="none" /&gt;&#13;
          &lt;setting name="Transmit_stop_length" value="1 bit" /&gt;&#13;
          &lt;setting name="TranBaudrate" value="9600" /&gt;&#13;
          &lt;setting name="Transmit_end_callback_function" value="generated" /&gt;&#13;
          &lt;setting name="Transmit_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Receive_end_interrupt_priority" value="3" /&gt;&#13;
          &lt;setting name="Reveive_Data_Level" value="Normal" /&gt;&#13;
          &lt;setting name="Receive_error_interrupt" value="not used" /&gt;&#13;
        &lt;/Receive_UART2&gt;&#13;
      &lt;/Channel0&gt;&#13;
      &lt;Channel1&gt;&#13;
        &lt;setting name="Channel_function_-i" value="0" /&gt;&#13;
        &lt;setting name="Detail_function_-i" value="-1" /&gt;&#13;
      &lt;/Channel1&gt;&#13;
      &lt;UART2 /&gt;&#13;
      &lt;IIC20 /&gt;&#13;
      &lt;CSI20 /&gt;&#13;
      &lt;IIC21 /&gt;&#13;
      &lt;CSI21 /&gt;&#13;
    &lt;/SAU1&gt;&#13;
    &lt;IICA0&gt;&#13;
      &lt;setting name="Mode" value="Unused" /&gt;&#13;
      &lt;Master0&gt;&#13;
        &lt;setting name="ClockSetting" value="fCLK" /&gt;&#13;
        &lt;setting name="SlaveAddress" value="16" /&gt;&#13;
        &lt;setting name="Transfer_speed" value="standard" /&gt;&#13;
        &lt;setting name="Transfer_rate" value="100000" /&gt;&#13;
        &lt;setting name="Digital_filter" value="unused" /&gt;&#13;
        &lt;setting name="Interrupt_Priority" value="3" /&gt;&#13;
        &lt;setting name="Master_receive_end_callback_function" value="generated" /&gt;&#13;
        &lt;setting name="Master_transmit_end_callback_function" value="generated" /&gt;&#13;
        &lt;setting name="Master_error_end_callback_function" value="generated" /&gt;&#13;
        &lt;setting name="StopBit" value="generated" /&gt;&#13;
      &lt;/Master0&gt;&#13;
    &lt;/IICA0&gt;&#13;
    &lt;WDT&gt;&#13;
      &lt;setting name="Operation" value="unused" /&gt;&#13;
      &lt;setting name="Overflow_time" value="7" /&gt;&#13;
      &lt;setting name="Window_opening_time" value="2" /&gt;&#13;
      &lt;setting name="Standby_operation" value="enable" /&gt;&#13;
      &lt;setting name="Interval_interrupt" value="use" /&gt;&#13;
      &lt;setting name="Interval_interrupt_priority" value="3" /&gt;&#13;
    &lt;/WDT&gt;&#13;
    &lt;PORT&gt;&#13;
      &lt;PortP0&gt;&#13;
        &lt;P00&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P00&gt;&#13;
        &lt;P01&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P01&gt;&#13;
      &lt;/PortP0&gt;&#13;
      &lt;PortP1&gt;&#13;
        &lt;P10&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P10&gt;&#13;
        &lt;P11&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P11&gt;&#13;
        &lt;P12&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P12&gt;&#13;
        &lt;P13&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P13&gt;&#13;
        &lt;P14&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P14&gt;&#13;
        &lt;P15&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P15&gt;&#13;
        &lt;P16&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P16&gt;&#13;
        &lt;P17&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P17&gt;&#13;
      &lt;/PortP1&gt;&#13;
      &lt;PortP2&gt;&#13;
        &lt;P20&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P20&gt;&#13;
        &lt;P21&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P21&gt;&#13;
        &lt;P22&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P22&gt;&#13;
        &lt;P23&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P23&gt;&#13;
        &lt;P24&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P24&gt;&#13;
        &lt;P25&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P25&gt;&#13;
        &lt;P26&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P26&gt;&#13;
        &lt;P27&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P27&gt;&#13;
      &lt;/PortP2&gt;&#13;
      &lt;PortP3&gt;&#13;
        &lt;P30&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P30&gt;&#13;
        &lt;P31&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P31&gt;&#13;
      &lt;/PortP3&gt;&#13;
      &lt;PortP4&gt;&#13;
        &lt;P40&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="used" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P40&gt;&#13;
        &lt;P41&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P41&gt;&#13;
      &lt;/PortP4&gt;&#13;
      &lt;PortP5&gt;&#13;
        &lt;P50&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P50&gt;&#13;
        &lt;P51&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P51&gt;&#13;
      &lt;/PortP5&gt;&#13;
      &lt;PortP6&gt;&#13;
        &lt;P60&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P60&gt;&#13;
        &lt;P61&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P61&gt;&#13;
        &lt;P62&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P62&gt;&#13;
        &lt;P63&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P63&gt;&#13;
      &lt;/PortP6&gt;&#13;
      &lt;PortP7&gt;&#13;
        &lt;P70&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P70&gt;&#13;
        &lt;P71&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P71&gt;&#13;
        &lt;P72&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P72&gt;&#13;
        &lt;P73&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P73&gt;&#13;
        &lt;P74&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P74&gt;&#13;
        &lt;P75&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P75&gt;&#13;
      &lt;/PortP7&gt;&#13;
      &lt;PortP12&gt;&#13;
        &lt;P120&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P120&gt;&#13;
        &lt;P121&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P121&gt;&#13;
        &lt;P122&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P122&gt;&#13;
        &lt;P123&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P123&gt;&#13;
        &lt;P124&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P124&gt;&#13;
      &lt;/PortP12&gt;&#13;
      &lt;PortP13&gt;&#13;
        &lt;P130&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P130&gt;&#13;
        &lt;P137&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P137&gt;&#13;
      &lt;/PortP13&gt;&#13;
      &lt;PortP14&gt;&#13;
        &lt;P140&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P140&gt;&#13;
        &lt;P146&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P146&gt;&#13;
        &lt;P147&gt;&#13;
          &lt;setting name="Operation" value="unused" /&gt;&#13;
          &lt;setting name="Pull_up" value="unused" /&gt;&#13;
          &lt;setting name="TTL_buffer" value="unused" /&gt;&#13;
          &lt;setting name="N-ch_open-drain" value="unused" /&gt;&#13;
          &lt;setting name="Output_value" value="0" /&gt;&#13;
        &lt;/P147&gt;&#13;
      &lt;/PortP14&gt;&#13;
    &lt;/PORT&gt;&#13;
  &lt;/SETTING&gt;&#13;
&lt;/RL78G13&gt;</CodeGeneratorData>
    </Extension_CodePart2>
  </Project>
</MicomToolCommonProjectFile>
