// Seed: 1615776837
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    output wand id_7,
    output supply0 id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input wor id_13,
    input wire id_14,
    output uwire id_15,
    output supply0 id_16,
    input wire id_17,
    input tri0 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wor id_21,
    output tri0 id_22
    , id_24
);
  assign id_15 = 1;
  tri id_25 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output logic id_2
);
  assign id_0 = 1 ^ 1;
  tri0 id_4;
  wire id_5;
  module_0(
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  reg id_6;
  always @(posedge 1, posedge id_4) begin
    cover (1);
    id_2 = 1 - 1;
    id_2 <= #1 1;
    id_6 <= 1;
  end
  id_7(
      .id_0(1), .id_1(1), .id_2(1 == 1), .id_3(id_4 & 1'd0), .id_4(id_6), .id_5(!1'd0)
  );
endmodule
