`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/03/2023 04:16:59 PM
// Design Name: 
// Module Name: bcdto7
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module bcdto7
(
    input[3:0]led,
    output reg[6:0]seg,
    output reg[3:0] an
);
    
    always@(led) begin
        case(led)
            4'b0000 : seg <= 7'b1000000;
            4'b0001 : seg <= 7'b1111001;
            4'b0010 : seg <= 7'b0100100;
            4'b0011 : seg <= 7'b0110000;
            4'b0100 : seg <= 7'b0011001;
            4'b0101 : seg <= 7'b0010010;
            4'b0110 : seg <= 7'b0000010;
            4'b0111 : seg <= 7'b1111000;
            4'b1000 : seg <= 7'b0000000;
            4'b1001 : seg <= 7'b0010000;
            default : seg <= 7'b1111111;
        endcase
        
            an <= 4'b1110;
        end
       
endmodule
