m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavs_config_stimulli
Z0 w1568165555
Z1 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 F4V=2EFHISg_X=6CeShoC2
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench
Z6 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
Z7 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
l0
L7
VLXNcVz7_f3Uh52BFQJ^=N3
!s100 9YNf6D=E1?j[hKO6^[>gH1
Z8 OV;C;10.5b;63
32
Z9 !s110 1568166769
!i10b 1
Z10 !s108 1568166769.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
Z12 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 19 avs_config_stimulli 0 22 LXNcVz7_f3Uh52BFQJ^=N3
l20
L15
V8[_JbT6li01AF]TUnA4:`0
!s100 01=f=6`C]BXaSVRbVN:2G1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edata_buffer_ent
Z15 w1675866556
R2
R3
R4
Z16 dC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench
Z17 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
Z18 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
l0
L5
Vb;HKcGlf=7<8DNL4B]`E32
!s100 P;`Ig_9KzN;0e5LX>Uo<n1
R8
32
Z19 !s110 1678541963
!i10b 1
Z20 !s108 1678541963.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
Z22 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
!i113 1
R13
R14
Artl
Z23 DEx4 work 19 data_buffer_sc_fifo 0 22 BBB9DW>@jmRiB2JzRj`G50
R2
R3
R4
Z24 DEx4 work 15 data_buffer_ent 0 22 b;HKcGlf=7<8DNL4B]`E32
l67
L30
V@?`=li<l=ePTQ=3PYealn2
!s100 FQADVE_C:;336C;g]jVXU1
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Edata_buffer_sc_fifo
R15
R3
R4
R16
Z25 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
Z26 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
l0
L42
VBBB9DW>@jmRiB2JzRj`G50
!s100 [P@O]TY9N>@Ikc3b?_cU13
R8
32
R19
!i10b 1
R20
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
Z28 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
R23
l96
L59
V<H_TdHGzz]KOnYj354^Bc0
!s100 cf70NTC`a8P?o6AOkOG:72
R8
32
R19
!i10b 1
R20
R27
R28
!i113 1
R13
R14
Edelay_block_ent
R15
R2
R3
R4
R16
Z29 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
Z30 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
l0
L5
VIBJLB<jz43>S?YT=Z?GE_2
!s100 B>Gie7o@n`cEj?4`]7O0l1
R8
32
Z31 !s110 1678541964
!i10b 1
Z32 !s108 1678541964.000000
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
Z34 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z35 DEx4 work 15 delay_block_ent 0 22 IBJLB<jz43>S?YT=Z?GE_2
l30
L21
Vg3gaVF2ko_0kKeI;YAZ?k0
!s100 zn0ZobV1aP5RR3WX_Gg>o0
R8
32
R31
!i10b 1
R32
R33
R34
!i113 1
R13
R14
Eflipflop_synchronizer_ent
R15
R2
R3
R4
R16
Z36 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
Z37 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
l0
L5
V=AbCOmb5a3CkS]^E=:c]H0
!s100 KQ4oi::L4DT5YC6S<6;IZ3
R8
32
Z38 !s110 1678541966
!i10b 1
Z39 !s108 1678541966.000000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
Z41 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z42 DEx4 work 25 flipflop_synchronizer_ent 0 22 =AbCOmb5a3CkS]^E=:c]H0
l26
L20
VQMlZnZV?QUL`5]:gZJZIV1
!s100 g3XGZDG7Xa[0D@IgRWG_E0
R8
32
R38
!i10b 1
R39
R40
R41
!i113 1
R13
R14
Pftdi_avm_imgt_pkg
R2
R3
R4
Z43 w1675870311
R16
Z44 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_pkg.vhd
Z45 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_pkg.vhd
l0
L5
VBJ7oBIUP@?8O9_1E8J^@?1
!s100 bHI5;czfV8M>N?>HNb?Ke1
R8
32
R19
!i10b 1
R20
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_pkg.vhd|
Z47 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_pkg.vhd|
!i113 1
R13
R14
Bbody
Z48 DPx4 work 17 ftdi_avm_imgt_pkg 0 22 BJ7oBIUP@?8O9_1E8J^@?1
R2
R3
R4
l0
L79
VO51cSL>R<>i07NN;B_jiE1
!s100 4Fl6Ul`^UNOlz78[Ia_N91
R8
32
R19
!i10b 1
R20
R46
R47
!i113 1
R13
R14
Eftdi_avm_imgt_writer_ent
R43
R48
R2
R3
R4
R16
Z49 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_writer_ent.vhd
Z50 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_writer_ent.vhd
l0
L7
VgCl4aa<hBY]PAeUhgK;hK1
!s100 jO0L=4H@VHXDJH>[da35X2
R8
32
R31
!i10b 1
R20
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_writer_ent.vhd|
Z52 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_IMGT/ftdi_avm_imgt_writer_ent.vhd|
!i113 1
R13
R14
Artl
R48
R2
R3
R4
Z53 DEx4 work 24 ftdi_avm_imgt_writer_ent 0 22 gCl4aa<hBY]PAeUhgK;hK1
l31
L18
V_;B@IZl]BK4@iGa^]59H`0
!s100 UkR_6;M@JmGUzzi40hbI11
R8
32
R31
!i10b 1
R20
R51
R52
!i113 1
R13
R14
Eftdi_avm_reader_controller_ent
Z54 w1587521989
Z55 DPx4 work 17 ftdi_avm_usb3_pkg 0 22 mKzgobAZHWUC9]L>M[Wha2
R2
R3
R4
Z56 dD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench
Z57 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
Z58 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
l0
L7
VHin^<@XWn<Uf:Z5V:1WVM1
!s100 c2G9F<^C5dfS_k[?4QMzD1
R8
32
Z59 !s110 1587523433
!i10b 1
Z60 !s108 1587523433.000000
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
Z62 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
!i113 1
R13
R14
Artl
R55
R2
R3
R4
DEx4 work 30 ftdi_avm_reader_controller_ent 0 22 Hin^<@XWn<Uf:Z5V:1WVM1
l48
L28
V@]6BL=<C@ECZYLNWcIXLO1
!s100 bG>z1D:[CMUjf>R=A^YUT1
R8
32
R59
!i10b 1
R60
R61
R62
!i113 1
R13
R14
Pftdi_avm_usb3_pkg
R2
R3
R4
R15
R16
Z63 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd
Z64 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd
l0
L5
V0=AoCb:aA2@`iGZ:S]Y9I3
!s100 BKRnXQLMH7ohO]YzKm=zh0
R8
32
R19
!i10b 1
Z65 !s108 1678541962.000000
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd|
Z67 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_pkg.vhd|
!i113 1
R13
R14
Bbody
Z68 DPx4 work 17 ftdi_avm_usb3_pkg 0 22 0=AoCb:aA2@`iGZ:S]Y9I3
R2
R3
R4
l0
L101
V65FOm5?K=zPi7NIcHKN`71
!s100 ZO1XdBY=Tk8]A1L1XlbC@1
R8
32
R19
!i10b 1
R65
R66
R67
!i113 1
R13
R14
Eftdi_avm_usb3_read_ent
Z69 w1587515464
R55
R2
R3
R4
R56
Z70 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
Z71 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
l0
L7
VPzzd0e0e2Z7@lz]S@[c`X3
!s100 F:1:9S6dVng^eh5Wo7bj^0
R8
32
R59
!i10b 1
R60
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
Z73 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
!i113 1
R13
R14
Artl
R55
R2
R3
R4
DEx4 work 22 ftdi_avm_usb3_read_ent 0 22 Pzzd0e0e2Z7@lz]S@[c`X3
l31
L18
VWboNNgkbH?b?JC2<6V85_3
!s100 UmeVg@nXbaT3<[0NTI4UQ3
R8
32
R59
!i10b 1
R60
R72
R73
!i113 1
R13
R14
Eftdi_avm_usb3_reader_ent
R15
R68
R2
R3
R4
R16
Z74 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd
Z75 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd
l0
L7
Vh:D7o@M`=no6RKI]gN60H3
!s100 KVG@[azciOQki?7kmSgHz1
R8
32
R19
!i10b 1
R20
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd|
Z77 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_reader_ent.vhd|
!i113 1
R13
R14
Artl
R68
R2
R3
R4
Z78 DEx4 work 24 ftdi_avm_usb3_reader_ent 0 22 h:D7o@M`=no6RKI]gN60H3
l31
L18
V^hUF<HYl;7=<10@1;ME<?1
!s100 2aBcG39G=Ezg?>;7hFGN]3
R8
32
R19
!i10b 1
R20
R76
R77
!i113 1
R13
R14
Eftdi_avm_usb3_write_ent
Z79 w1587515461
R55
R2
R3
R4
R56
Z80 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
Z81 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
l0
L7
VXG^57@SfmHIGhVFAWoVHB1
!s100 gdil9`dn223S_e__G1e3k3
R8
32
R59
!i10b 1
R60
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
Z83 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
!i113 1
R13
R14
Artl
R55
R2
R3
R4
DEx4 work 23 ftdi_avm_usb3_write_ent 0 22 XG^57@SfmHIGhVFAWoVHB1
l31
L18
VC;QK=C9:092VNZ5_XO8Ij2
!s100 E]J=8fb@Xn7W7_Qjg3SaO1
R8
32
R59
!i10b 1
R60
R82
R83
!i113 1
R13
R14
Eftdi_avm_usb3_writer_ent
R15
R68
R2
R3
R4
R16
Z84 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd
Z85 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd
l0
L7
V@FU_k=0i3HlWGAllIXOca1
!s100 mSIaPSYDH;3>GK2@nN>lY3
R8
32
R19
!i10b 1
R20
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd|
Z87 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_MASTER_USB3/ftdi_avm_usb3_writer_ent.vhd|
!i113 1
R13
R14
Artl
R68
R2
R3
R4
Z88 DEx4 work 24 ftdi_avm_usb3_writer_ent 0 22 @FU_k=0i3HlWGAllIXOca1
l31
L18
V>4DbhFZ8T^dRc4Xb:ZVd61
!s100 5g7?2M610I7gg?[HfOheY1
R8
32
R19
!i10b 1
R20
R86
R87
!i113 1
R13
R14
Eftdi_avm_writer_controller_ent
Z89 w1587521973
R55
R2
R3
R4
R56
Z90 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
Z91 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
l0
L7
VB6::D@>=L?Te]Me_<XAB@2
!s100 c9UZM9MHU8j1TP?YcbNdb2
R8
32
R59
!i10b 1
R60
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
Z93 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
!i113 1
R13
R14
Artl
R55
R2
R3
R4
DEx4 work 30 ftdi_avm_writer_controller_ent 0 22 B6::D@>=L?Te]Me_<XAB@2
l49
L28
VH8Dog?z]n@6d>cKJgY8D93
!s100 T;YzN=MK<<^d;lf@h]GPZ0
R8
32
R59
!i10b 1
R60
R92
R93
!i113 1
R13
R14
Eftdi_avs_config_stimulli
Z94 w1568167110
R1
R2
R3
R4
R5
R6
R7
l0
L7
VoDhVJC=c4F_M_l]fP88<[3
!s100 b`oJD@6GCTTkC`A8>T5OU1
R8
32
Z95 !s110 1568167692
!i10b 1
Z96 !s108 1568167692.000000
R11
R12
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z97 DEx4 work 24 ftdi_avs_config_stimulli 0 22 oDhVJC=c4F_M_l]fP88<[3
l21
L16
V9oMSDQG9SW2:3TP=d4kMd0
!s100 Ce;:CHTmVgdfU:`B<80Be0
R8
32
R95
!i10b 1
R96
R11
R12
!i113 1
R13
R14
Pftdi_config_avalon_mm_pkg
R2
R3
R4
R15
R16
8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
l0
L5
V<h7amP^8j`WU>k4>;biJn3
!s100 JWEfkTMXV_VR2]7>Q735[2
R8
32
Z98 !s110 1678541962
!i10b 1
R65
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_config_avalon_mm_read_ent
Z99 w1676856233
Z100 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 ajU56NVaBdP3]@1ZCNei[3
Z101 DPx4 work 25 ftdi_config_avalon_mm_pkg 0 22 <h7amP^8j`WU>k4>;biJn3
R2
R3
R4
R16
Z102 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
Z103 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
l0
L9
V_j`eOc0T0@gC79@zOoe?k3
!s100 ;z]@mHHjKSFm8^Ngn<kKb1
R8
32
R98
!i10b 1
R65
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
Z105 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R100
R101
R2
R3
R4
Z106 DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 _j`eOc0T0@gC79@zOoe?k3
l22
L20
V@z;38cR0QBfW4lm7=U>HI1
!s100 jQXWTeAKn^@fI`@>o8chT3
R8
32
R98
!i10b 1
R65
R104
R105
!i113 1
R13
R14
Pftdi_config_avalon_mm_registers_pkg
R2
R3
R4
Z107 w1676856038
R16
Z108 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
Z109 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
l0
L5
VajU56NVaBdP3]@1ZCNei[3
!s100 ;oShbhmR=n?:RB?773bf]3
R8
32
R98
!i10b 1
R65
Z110 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
Z111 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
!i113 1
R13
R14
Bbody
R100
R2
R3
R4
l0
L411
VHZmdZ5;nDPYj_29[J6HTl2
!s100 ^zBLXj:l2KSk?bE@Bezja2
R8
32
R98
!i10b 1
R65
R110
R111
!i113 1
R13
R14
Eftdi_config_avalon_mm_stimulli
Z112 w1678650782
R100
R2
R3
R4
R16
Z113 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
Z114 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
l0
L7
VQ1]J601g8`@P3=S]<G5?V2
!s100 7:OQWMeg9EKjW=egdZnEo2
R8
32
Z115 !s110 1678650784
!i10b 1
Z116 !s108 1678650784.000000
Z117 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
Z118 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
!i113 1
R13
R14
Artl
R100
R2
R3
R4
Z119 DEx4 work 30 ftdi_config_avalon_mm_stimulli 0 22 Q1]J601g8`@P3=S]<G5?V2
l24
L19
VLz[;icTjlRO3kNf:Y[aTB2
!s100 VgJbL]1HCcPW>z<]BGUFl2
R8
32
R115
!i10b 1
R116
R117
R118
!i113 1
R13
R14
Eftdi_config_avalon_mm_write_ent
Z120 w1676856441
R100
R101
R2
R3
R4
R16
Z121 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
Z122 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
l0
L8
VUOU5nLiNkb2Go91S>HY>=1
!s100 ;]f]nV>1P;7bX_YJDgZkO2
R8
32
R98
!i10b 1
R65
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
Z124 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R100
R101
R2
R3
R4
Z125 DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 UOU5nLiNkb2Go91S>HY>=1
l22
L18
V1KZB5SEC5K8[9z7n82NZ`3
!s100 HENmRG??P0;l7AdSSGA]53
R8
32
R98
!i10b 1
R65
R123
R124
!i113 1
R13
R14
Pftdi_data_avalon_mm_pkg
R2
R3
R4
Z126 w1584579182
R56
8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
l0
L5
Vg5RhJSLlCOL<fdXHA]5jE3
!s100 bBz7aFmRG88Zb7nGREMJF2
R8
32
Z127 !s110 1587523432
!i10b 1
Z128 !s108 1587523432.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_data_dc_fifo
R15
R3
R4
R16
Z129 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
Z130 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
l0
L42
VAW1dZI5XkX1S4>X7KLRD<3
!s100 g_YkG1U?c@aB?M]bS=1550
R8
32
R38
!i10b 1
R39
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
Z132 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
Z133 DEx4 work 17 ftdi_data_dc_fifo 0 22 AW1dZI5XkX1S4>X7KLRD<3
l108
L62
VMgVM@I08]1FoG1hhQLiYO1
!s100 OEG9YmY_Z:0mikzdeTKLa3
R8
32
R38
!i10b 1
R39
R131
R132
!i113 1
R13
R14
Eftdi_data_loopback_ent
R126
R2
R3
R4
R56
Z134 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
Z135 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
l0
L5
V10dnZWZf>lZz[nlR_^^0a3
!s100 e?QWWMeiGoPG;0N<U`XRi0
R8
32
Z136 !s110 1587523436
!i10b 1
Z137 !s108 1587523436.000000
Z138 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
Z139 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z140 DEx4 work 22 ftdi_data_loopback_ent 0 22 10dnZWZf>lZz[nlR_^^0a3
l39
L28
VFH[fIAFhez4IjQ0b8eUc30
!s100 mX_2?n9KJ4ga1nCZjX1M30
R8
32
R136
!i10b 1
R137
R138
R139
!i113 1
R13
R14
Eftdi_data_receiver_ent
R126
R2
R3
R4
R56
Z141 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
Z142 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
l0
L5
V;:eX`F1djPlOOmo@FKG6D3
!s100 ?Djmo@92PFG^d:3F_O4cK3
R8
32
Z143 !s110 1587523434
!i10b 1
Z144 !s108 1587523434.000000
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
Z146 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_data_receiver_ent 0 22 ;:eX`F1djPlOOmo@FKG6D3
l56
L27
V<d:LNMN7:YoVgk_oiME6l3
!s100 =eHFD:1M[Ne2MGL50mXz[2
R8
32
R143
!i10b 1
R144
R145
R146
!i113 1
R13
R14
Eftdi_data_transmitter_ent
R126
R2
R3
R4
R56
Z147 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
Z148 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
l0
L5
Vf]QOQ8=bOJ=J9]<X77GO>2
!s100 hZ5WIio_`JAo@@dL`9@dK3
R8
32
R143
!i10b 1
R144
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
Z150 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 ftdi_data_transmitter_ent 0 22 f]QOQ8=bOJ=J9]<X77GO>2
l56
L27
VD>e_Z2mm5dgWci:O;9Q752
!s100 dakG0G>bd2NRoUMH9T8De0
R8
32
R143
!i10b 1
R144
R149
R150
!i113 1
R13
R14
Eftdi_imgt_buffer_ent
Z151 w1675870314
R2
R3
R4
R16
Z152 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/ftdi_imgt_buffer_ent.vhd
Z153 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/ftdi_imgt_buffer_ent.vhd
l0
L5
VBI<21Kc:_;0XVW8I9oVS[3
!s100 R6KO72gFV[<f@Cg^kegn61
R8
32
R31
!i10b 1
R32
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/ftdi_imgt_buffer_ent.vhd|
Z155 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/ftdi_imgt_buffer_ent.vhd|
!i113 1
R13
R14
Artl
Z156 DEx4 work 24 ftdi_imgt_buffer_sc_fifo 0 22 WU?Rg:n3hn_^TKzf]M^?g1
R2
R3
R4
Z157 DEx4 work 20 ftdi_imgt_buffer_ent 0 22 BI<21Kc:_;0XVW8I9oVS[3
l26
L20
VRI:;E5K<AQBCNI0P7N4f21
!s100 :1k6^@BLzgbmV=KmUS@O]0
R8
32
R31
!i10b 1
R32
R154
R155
!i113 1
R13
R14
Eftdi_imgt_buffer_sc_fifo
R43
R3
R4
R16
Z158 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/altera_ip/scfifo/ftdi_imgt_buffer_sc_fifo/ftdi_imgt_buffer_sc_fifo.vhd
Z159 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/altera_ip/scfifo/ftdi_imgt_buffer_sc_fifo/ftdi_imgt_buffer_sc_fifo.vhd
l0
L42
VWU?Rg:n3hn_^TKzf]M^?g1
!s100 TfLfe9BRgPFeDUCAOH>?:0
R8
32
R31
!i10b 1
R32
Z160 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/altera_ip/scfifo/ftdi_imgt_buffer_sc_fifo/ftdi_imgt_buffer_sc_fifo.vhd|
Z161 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_BUFFER/altera_ip/scfifo/ftdi_imgt_buffer_sc_fifo/ftdi_imgt_buffer_sc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
R156
l96
L59
V3:^nI]80zFHPMA3K;Veeo0
!s100 Enm_1O2I_3PK1e^a?89CF2
R8
32
R31
!i10b 1
R32
R160
R161
!i113 1
R13
R14
Eftdi_imgt_controller_ccd_ent
Z162 w1675870323
R2
R3
R4
R16
Z163 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_ccd_ent.vhd
Z164 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_ccd_ent.vhd
l0
L5
VQJak<co9ZkFjo[S^F0H3P0
!s100 gDDF;31d5;hg2FQ;Y8f>91
R8
32
R31
!i10b 1
R32
Z165 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_ccd_ent.vhd|
Z166 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_ccd_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z167 DEx4 work 28 ftdi_imgt_controller_ccd_ent 0 22 QJak<co9ZkFjo[S^F0H3P0
l117
L80
VVhG[`EIi3QgDez`RclZh<0
!s100 4NfHIh433zcjnWh41c]Ya3
R8
32
R31
!i10b 1
R32
R165
R166
!i113 1
R13
R14
Eftdi_imgt_controller_data_ent
R162
R2
R3
R4
R16
Z168 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_data_ent.vhd
Z169 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_data_ent.vhd
l0
L5
VdWE<1ES?=Sl`o_F;7JZgc0
!s100 R5LKKO7oX>A0]b@oZ4aZE2
R8
32
R31
!i10b 1
R32
Z170 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_data_ent.vhd|
Z171 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_data_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z172 DEx4 work 29 ftdi_imgt_controller_data_ent 0 22 dWE<1ES?=Sl`o_F;7JZgc0
l41
L23
VHdDe`FzF:af_^MgHZ@UJ>1
!s100 ggb1AI4PDHH<YUCHJGMo00
R8
32
R31
!i10b 1
R32
R170
R171
!i113 1
R13
R14
Eftdi_imgt_controller_imagette_ent
R162
R48
R2
R3
R4
R16
Z173 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_imagette_ent.vhd
Z174 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_imagette_ent.vhd
l0
L7
VD0h9AXib504NKG2>o>FfD2
!s100 ZIH4]0jJ2gZUoTCHc``P<0
R8
32
R31
!i10b 1
R32
Z175 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_imagette_ent.vhd|
Z176 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_imagette_ent.vhd|
!i113 1
R13
R14
Artl
R48
R2
R3
R4
Z177 DEx4 work 33 ftdi_imgt_controller_imagette_ent 0 22 D0h9AXib504NKG2>o>FfD2
l71
L28
VzaLk>RA57lk^mA^WkzleM0
!s100 VMLSGfad9_]CncH<bRJFI2
R8
32
R31
!i10b 1
R32
R175
R176
!i113 1
R13
R14
Eftdi_imgt_controller_top
R162
R48
R2
R3
R4
R16
Z178 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_top.vhd
Z179 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_top.vhd
l0
L7
VkR>Le6[[GPTfV1DaKVh612
!s100 5Z1Ro=`S?IUP1gc]?kj;]0
R8
32
R31
!i10b 1
R32
Z180 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_top.vhd|
Z181 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_IMGT_CONTROLLER/ftdi_imgt_controller_top.vhd|
!i113 1
R13
R14
Artl
R177
R167
R172
R48
R2
R3
R4
Z182 DEx4 work 24 ftdi_imgt_controller_top 0 22 kR>Le6[[GPTfV1DaKVh612
l98
L76
VIQcL0[QXmED=Q01DFm<7Q3
!s100 gliYi;V>XPBf0Ledb<Vg00
R8
32
R31
!i10b 1
R32
R180
R181
!i113 1
R13
R14
Eftdi_in_io_buffer_3b
R15
R3
R4
R16
Z183 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
Z184 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
l0
L97
VN:2nj:N6K6>nTLdD1C_Ac2
!s100 J0ZfOjf[E;I6FM8FmLfCD3
R8
32
R38
!i10b 1
R39
Z185 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
Z186 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z187 DEx4 work 20 ftdi_in_io_buffer_3b 0 22 N:2nj:N6K6>nTLdD1C_Ac2
l119
L106
ViWE>9`TCMZNYo[mD5Binh2
!s100 A:;=8T9ReN`=amU_iQ6062
R8
32
R38
!i10b 1
R39
R185
R186
!i113 1
R13
R14
Eftdi_in_io_buffer_3b_iobuf_in_c5i
R15
R3
R4
R16
R183
R184
l0
L46
VEe?_L8X1j;`n:b5P^X8H:3
!s100 GLi[mN_hL:liggRZnWja>1
R8
32
R38
!i10b 1
R39
R185
R186
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 33 ftdi_in_io_buffer_3b_iobuf_in_c5i 0 22 Ee?_L8X1j;`n:b5P^X8H:3
l74
L54
VdP:^i:K<7>XVVSBB<[czF2
!s100 07YTCJbcTRzRlYZDYWIW11
R8
32
R38
!i10b 1
R39
R185
R186
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b
R15
R3
R4
R16
Z188 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
Z189 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
l0
L137
Vof2;VIB6AJ8i4hBlJA@Mi1
!s100 H`RjZWQU9z=Y==gNfVNFF0
R8
32
R38
!i10b 1
R39
Z190 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
Z191 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z192 DEx4 work 24 ftdi_inout_io_buffer_39b 0 22 of2;VIB6AJ8i4hBlJA@Mi1
l163
L148
VH7ldB47:PJ8gdR^kQX7dG3
!s100 FOl?ZXJfiMMZCc_V6NIaC2
R8
32
R38
!i10b 1
R39
R190
R191
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b_iobuf_bidir_ruo
R15
R3
R4
R16
R188
R189
l0
L46
V38^8`:F5DX9LV7ROf?`aP2
!s100 I`iBW]UND^CflYH27@QKL3
R8
32
R38
!i10b 1
R39
R190
R191
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 40 ftdi_inout_io_buffer_39b_iobuf_bidir_ruo 0 22 38^8`:F5DX9LV7ROf?`aP2
l99
L56
V>;6JFN2RT3_P@M<B>c9g>2
!s100 z_WU]Bhf3VFEhZg`O8[eX3
R8
32
R38
!i10b 1
R39
R190
R191
!i113 1
R13
R14
Pftdi_irq_manager_pkg
R2
R3
R4
Z193 w1675870320
R16
Z194 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd
Z195 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd
l0
L5
V:z<`?BmAeMAZY0SndV78X0
!s100 33GJ^00I[1]7FWkIG6VY<1
R8
32
Z196 !s110 1678541967
!i10b 1
Z197 !s108 1678541967.000000
Z198 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd|
Z199 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_irq_manager_pkg.vhd|
!i113 1
R13
R14
Bbody
Z200 DPx4 work 20 ftdi_irq_manager_pkg 0 22 :z<`?BmAeMAZY0SndV78X0
R2
R3
R4
l0
L59
Vfj=C3@mKoc62i6OV8GU^72
!s100 <o>>F5A5Wk3^CKcJC0CEc1
R8
32
R196
!i10b 1
R197
R198
R199
!i113 1
R13
R14
Eftdi_out_io_buffer_5b
R15
R3
R4
R16
Z201 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
Z202 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
l0
L107
Vz>OoJQ<BNkh00_`WnEM2f3
!s100 :O`:J@n>Gie`b`J;S=lSQ2
R8
32
R38
!i10b 1
R39
Z203 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
Z204 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z205 DEx4 work 21 ftdi_out_io_buffer_5b 0 22 z>OoJQ<BNkh00_`WnEM2f3
l129
L116
V2mLmkNj:7S@Wg2m0CU:fn1
!s100 Kan>OR1WGNcNzZcJ^hDCD1
R8
32
R38
!i10b 1
R39
R203
R204
!i113 1
R13
R14
Eftdi_out_io_buffer_5b_iobuf_out_5ts
R15
R3
R4
R16
R201
R202
l0
L46
V2P<0dc5>^ilcPz_iZoz3L1
!s100 Gj?[?mhSY2YeTCDh:K9dG0
R8
32
R38
!i10b 1
R39
R203
R204
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 35 ftdi_out_io_buffer_5b_iobuf_out_5ts 0 22 2P<0dc5>^ilcPz_iZoz3L1
l80
L54
VGFD=WSA1U0czFb7nc54^V3
!s100 OWCbYP9W8;5bzOn]?B6EQ3
R8
32
R38
!i10b 1
R39
R203
R204
!i113 1
R13
R14
Eftdi_protocol_controller_ent
Z206 w1574393811
Z207 DPx4 work 17 ftdi_protocol_pkg 0 22 a:0CCV;X_k=KFC:^`ehe[3
R2
R3
R4
Z208 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench
Z209 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
Z210 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
l0
L7
V@^o^gQS>lI[o_ln5>92Eb3
!s100 UQH>XO75XZS`FjfWo@OJQ3
R8
32
Z211 !s110 1580390320
!i10b 1
Z212 !s108 1580390320.000000
Z213 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
Z214 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
!i113 1
R13
R14
Artl
R35
R207
R2
R3
R4
DEx4 work 28 ftdi_protocol_controller_ent 0 22 @^o^gQS>lI[o_ln5>92Eb3
l126
L70
V3o=A4>:4XM9[=34U]e0M`2
!s100 hG^1iGe]0mFj1_]UDI^Dn3
R8
32
R211
!i10b 1
R212
R213
R214
!i113 1
R13
R14
Pftdi_protocol_crc_pkg
R2
R3
R4
R15
R16
Z215 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
Z216 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
l0
L5
VP`aB59G9gC;9;8OjB:JT=1
!s100 ^l^eO^RHS6N`57<OQ1]nk3
R8
32
b1
Z217 !s110 1678541965
!i10b 1
Z218 !s108 1678541965.000000
Z219 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
Z220 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
!i113 1
R13
R14
Bbody
Z221 DPx4 work 21 ftdi_protocol_crc_pkg 0 22 P`aB59G9gC;9;8OjB:JT=1
R2
R3
R4
l0
L69
V?n^UoPZD`<[N1HzN?HDE01
!s100 jgelNPX:MmgIIbbGRP`Gh1
R8
32
R217
!i10b 1
R218
R219
R220
!i113 1
R13
R14
Eftdi_protocol_img_controller_ent
Z222 w1676856636
Z223 DPx4 work 17 ftdi_protocol_pkg 0 22 ^=UJ9gMmL_QZKkg_?A`<U0
R2
R3
R4
R16
Z224 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
Z225 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
l0
L7
VY;G2nHT1l?[4YgbZ]ULV@0
!s100 M@0U`12n79G3BX>zL8`cV3
R8
32
R217
!i10b 1
R218
Z226 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
Z227 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
!i113 1
R13
R14
Artl
R35
R223
R2
R3
R4
Z228 DEx4 work 32 ftdi_protocol_img_controller_ent 0 22 Y;G2nHT1l?[4YgbZ]ULV@0
l146
L82
VzQSmg8]9_cneZNQCGI=QK0
!s100 9ag2E5eUJcaQ7OJnonRki0
R8
32
R217
!i10b 1
R218
R226
R227
!i113 1
R13
R14
Eftdi_protocol_lut_controller_ent
R162
R223
R2
R3
R4
R16
Z229 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
Z230 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
l0
L7
VW7KOOm_cfblSz@b9jTM=:2
!s100 KNTfQ7cM9[FebJ>Je9hc>1
R8
32
R38
!i10b 1
R218
Z231 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
Z232 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
!i113 1
R13
R14
Artl
R35
R223
R2
R3
R4
Z233 DEx4 work 32 ftdi_protocol_lut_controller_ent 0 22 W7KOOm_cfblSz@b9jTM=:2
l111
L66
V0]V15ZoX0:RhbQQTDX63E3
!s100 VWfKHa7cJ[nRUXNJU>:hk0
R8
32
R38
!i10b 1
R218
R231
R232
!i113 1
R13
R14
Eftdi_protocol_pat_controller_ent
R162
R223
R2
R3
R4
R16
Z234 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pat_controller_ent.vhd
Z235 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pat_controller_ent.vhd
l0
L7
VeCdj^iijeILAUF<dEaGm81
!s100 GcIc1e]T=[KLOjQ0900OC3
R8
32
R38
!i10b 1
R39
Z236 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pat_controller_ent.vhd|
Z237 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pat_controller_ent.vhd|
!i113 1
R13
R14
Artl
R35
R223
R2
R3
R4
Z238 DEx4 work 32 ftdi_protocol_pat_controller_ent 0 22 eCdj^iijeILAUF<dEaGm81
l109
L58
VTaMLo@8555ib5AbS51?Fe2
!s100 a>fl6WKj9FW07g>;M;M?72
R8
32
R38
!i10b 1
R39
R236
R237
!i113 1
R13
R14
Pftdi_protocol_pkg
R2
R3
R4
R43
R16
Z239 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
Z240 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
l0
L5
V^=UJ9gMmL_QZKkg_?A`<U0
!s100 NV3?o85em>U0OkY@n5OIN2
R8
32
R217
!i10b 1
R32
Z241 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
Z242 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
!i113 1
R13
R14
Bbody
R223
R2
R3
R4
l0
L140
VDYf6TMICd2;SGi8D9e6<_0
!s100 dk0_[NS8oCo3BbaK^gZN_0
R8
32
R217
!i10b 1
R32
R241
R242
!i113 1
R13
R14
Eftdi_protocol_top
Z243 w1676855699
R223
R2
R3
R4
R16
Z244 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
Z245 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
l0
L7
VIQ]><I7=aR9HICgT1@Z2X1
!s100 E8b878OHCEHO;UZ[O^jSd3
R8
32
R38
!i10b 1
R39
Z246 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
Z247 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
!i113 1
R13
R14
Artl
Z248 DEx4 work 40 ftdi_rx_protocol_imgt_payload_reader_ent 0 22 `XoIV009akmAbnY_jeSQB0
Z249 DEx4 work 35 ftdi_rx_protocol_payload_reader_ent 0 22 hlno2GRzIdeZ]:QS<bhH[3
Z250 DEx4 work 35 ftdi_tx_protocol_payload_writer_ent 0 22 7PTlgG1F1l[71DL]g39GC1
Z251 DEx4 work 34 ftdi_rx_protocol_header_parser_ent 0 22 6RQAT@7AjDNC@zX8bAMSd2
R221
Z252 DEx4 work 37 ftdi_tx_protocol_header_generator_ent 0 22 GadI9oOhQ]SibkHfdgG3e3
R238
R233
R228
R223
R2
R3
R4
Z253 DEx4 work 17 ftdi_protocol_top 0 22 IQ]><I7=aR9HICgT1@Z2X1
l272
L122
VPmbWmBl_n?`8]3INBL@Zk0
!s100 L@]W8aj0FNf>HMk=iMiC11
R8
32
R38
!i10b 1
R39
R246
R247
!i113 1
R13
R14
Eftdi_rx_avm_writer_controller_ent
R162
R68
R2
R3
R4
R16
Z254 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd
Z255 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd
l0
L7
V242gAF@L1b]RIa<cWaoS?3
!s100 :64?j:<DgijUIl4am3ZZj2
R8
32
R19
!i10b 1
R20
Z256 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd|
Z257 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_rx_avm_writer_controller_ent.vhd|
!i113 1
R13
R14
Artl
R68
R2
R3
R4
Z258 DEx4 work 33 ftdi_rx_avm_writer_controller_ent 0 22 242gAF@L1b]RIa<cWaoS?3
l51
L30
V=o[GP?W2M4jDGS9MKg8@R1
!s100 K;OR3?L>Som@FP1K7nlef0
R8
32
R19
!i10b 1
R20
R256
R257
!i113 1
R13
R14
Eftdi_rx_data_avalon_mm_read_ent
R126
Z259 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 g5RhJSLlCOL<fdXHA]5jE3
R2
R3
R4
R56
Z260 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
Z261 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
l0
L7
VP<6lT@CajHoKDBSnM@L2I0
!s100 ^CAc92ChXhQ7a=DElU?_61
R8
32
R127
!i10b 1
R128
Z262 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
Z263 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R259
R2
R3
R4
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 P<6lT@CajHoKDBSnM@L2I0
l36
L22
VGK[bh1dMGXR9WBRdUFbPE2
!s100 T3HhO]nVK[V91AX;VT5;G0
R8
32
R127
!i10b 1
R128
R262
R263
!i113 1
R13
R14
Eftdi_rx_data_mux_ent
R126
R2
R3
R4
R56
Z264 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
Z265 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
l0
L5
V=1nl2P`5BTg0]hNf>T0^O3
!s100 CX[:Oi0O_kABiHa<hOT]32
R8
32
Z266 !s110 1587523437
!i10b 1
Z267 !s108 1587523437.000000
Z268 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
Z269 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z270 DEx4 work 20 ftdi_rx_data_mux_ent 0 22 =1nl2P`5BTg0]hNf>T0^O3
l45
L36
Vz6Yz_9W028eBAndG[RGbT0
!s100 7;99MIm_8dghQ7DWWbO:G3
R8
32
R266
!i10b 1
R267
R268
R269
!i113 1
R13
R14
Eftdi_rx_irq_manager_ent
R193
R200
R2
R3
R4
R16
Z271 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd
Z272 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd
l0
L7
V9JojCMF^4Ldkgj8Fnj_7J2
!s100 hE;ZATjc3:g<?nHXfV[2T3
R8
32
R196
!i10b 1
R197
Z273 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd|
Z274 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_rx_irq_manager_ent.vhd|
!i113 1
R13
R14
Artl
R200
R2
R3
R4
Z275 DEx4 work 23 ftdi_rx_irq_manager_ent 0 22 9JojCMF^4Ldkgj8Fnj_7J2
l31
L22
VAWY^9V@cSX98Pl=>fDTF]0
!s100 h]ibc]FCj`V2@;KWAoDBX0
R8
32
R196
!i10b 1
R197
R273
R274
!i113 1
R13
R14
Eftdi_rx_protocol_header_parser_ent
Z276 w1675870312
R221
R223
R2
R3
R4
R16
Z277 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
Z278 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
l0
L8
V6RQAT@7AjDNC@zX8bAMSd2
!s100 W=HOEJKXYP[?IABehfTTJ1
R8
32
R217
!i10b 1
R218
Z279 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
Z280 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
!i113 1
R13
R14
Artl
R221
R223
R2
R3
R4
R251
l58
L32
V^bHCKF;eWZ_@GW[lTo0h80
!s100 N:9Z0z^BKT6<UQXJ[EFYK3
R8
32
R217
!i10b 1
R218
R279
R280
!i113 1
R13
R14
Eftdi_rx_protocol_imgt_payload_reader_ent
R276
R221
R223
R2
R3
R4
R16
Z281 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_imgt_payload_reader_ent.vhd
Z282 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_imgt_payload_reader_ent.vhd
l0
L8
V`XoIV009akmAbnY_jeSQB0
!s100 T[koJ>cizCITA;5c@63IH1
R8
32
R217
!i10b 1
R218
Z283 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_imgt_payload_reader_ent.vhd|
Z284 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_imgt_payload_reader_ent.vhd|
!i113 1
R13
R14
Artl
R35
R221
R223
R2
R3
R4
R248
l78
L42
V<7gH@0RPIM2>`Jmm_GL:U2
!s100 IKa7:8[>W[_J3ib@:FY5z1
R8
32
R217
!i10b 1
R218
R283
R284
!i113 1
R13
R14
Eftdi_rx_protocol_payload_reader_ent
Z285 w1678665291
R221
R223
R2
R3
R4
R16
Z286 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
Z287 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
l0
L8
Vhlno2GRzIdeZ]:QS<bhH[3
!s100 M9Q9NCPX4^h[U9Nl7C0281
R8
32
Z288 !s110 1678665318
!i10b 1
Z289 !s108 1678665318.000000
Z290 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
Z291 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
!i113 1
R13
R14
Artl
R35
R221
R223
R2
R3
R4
R249
l129
L47
VIh7=NjPC@DN9N7YVf:2ef1
!s100 Z<e2<^55X<f?>jODEYj?h3
R8
32
R288
!i10b 1
R289
R290
R291
!i113 1
R13
R14
Eftdi_tx_avm_reader_controller_ent
R15
R68
R2
R3
R4
R16
Z292 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd
Z293 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd
l0
L7
V_FlMo;]kIHIDaf:WE3J:Z3
!s100 Pa1Da3eln_YJHO>_6S??j0
R8
32
R19
!i10b 1
R20
Z294 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd|
Z295 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_tx_avm_reader_controller_ent.vhd|
!i113 1
R13
R14
Artl
R68
R2
R3
R4
Z296 DEx4 work 33 ftdi_tx_avm_reader_controller_ent 0 22 _FlMo;]kIHIDaf:WE3J:Z3
l48
L28
V4zG3[I4iWfk9hDFMnZGnz0
!s100 oUYhP5FVPhXZU[A:ERbLF2
R8
32
R19
!i10b 1
R20
R294
R295
!i113 1
R13
R14
Eftdi_tx_data_avalon_mm_write_ent
Z297 w1587140949
R259
R2
R3
R4
R56
Z298 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
Z299 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
l0
L7
VCfg;MPGPQJb`f>:aCVnC91
!s100 bBkMMc<585F6zan]]SQ=i0
R8
32
R127
!i10b 1
R128
Z300 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
Z301 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R259
R2
R3
R4
Z302 DEx4 work 32 ftdi_tx_data_avalon_mm_write_ent 0 22 Cfg;MPGPQJb`f>:aCVnC91
l29
L21
VgK]XM7Jo>>lHRjSd>O:?i1
!s100 i=hG7Hzo6Db`ln;8PWc4I2
R8
32
R127
!i10b 1
R128
R300
R301
!i113 1
R13
R14
Eftdi_tx_data_mux_ent
R126
R2
R3
R4
R56
Z303 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
Z304 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
l0
L5
VhWKmlc8F=^mkMQ0;EZ?dF3
!s100 oRL;5aE[MInUB8G?JNLL;3
R8
32
R266
!i10b 1
R137
Z305 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
Z306 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z307 DEx4 work 20 ftdi_tx_data_mux_ent 0 22 hWKmlc8F=^mkMQ0;EZ?dF3
l45
L36
VfM`JeHaUeDW5GXea8^:m91
!s100 7QzLF3kOZniP7^U0L:7D53
R8
32
R266
!i10b 1
R137
R305
R306
!i113 1
R13
R14
Eftdi_tx_irq_manager_ent
R15
R200
R2
R3
R4
R16
Z308 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd
Z309 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd
l0
L7
V8__N`Nm`G2QJ<W[aY5?aO0
!s100 dVBCfMJG>Qk8AWNRG3T^L1
R8
32
R196
!i10b 1
R197
Z310 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd|
Z311 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/IRQ_MANAGER/ftdi_tx_irq_manager_ent.vhd|
!i113 1
R13
R14
Artl
R200
R2
R3
R4
Z312 DEx4 work 23 ftdi_tx_irq_manager_ent 0 22 8__N`Nm`G2QJ<W[aY5?aO0
l28
L22
V>EiU^@4692S^_z<Zj[>bf2
!s100 QBo[T@Mg@bkfVAOOWKADa0
R8
32
R196
!i10b 1
R197
R310
R311
!i113 1
R13
R14
Eftdi_tx_protocol_header_generator_ent
R15
R221
R223
R2
R3
R4
R16
Z313 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
Z314 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
l0
L8
VGadI9oOhQ]SibkHfdgG3e3
!s100 kl9Z7g5QiZLBQOW=9[kVh1
R8
32
R217
!i10b 1
R218
Z315 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
Z316 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
!i113 1
R13
R14
Artl
R221
R223
R2
R3
R4
R252
l52
L30
VJMd]g6CU63Cd`30UFZ]VR0
!s100 UNMNIY]j1i4:YMW:P2R>g1
R8
32
R217
!i10b 1
R218
R315
R316
!i113 1
R13
R14
Eftdi_tx_protocol_payload_writer_ent
R193
R221
R223
R2
R3
R4
R16
Z317 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
Z318 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
l0
L8
V7PTlgG1F1l[71DL]g39GC1
!s100 Sle2Ge:9CbQ9Wg<LlOW7k1
R8
32
R217
!i10b 1
R218
Z319 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
Z320 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
!i113 1
R13
R14
Artl
R35
R221
R223
R2
R3
R4
R250
l104
L44
Vb@YEfTU@c0W4Y:<?6j;8a0
!s100 N]:6`l3VZXzK92KK^zNW31
R8
32
R217
!i10b 1
R218
R319
R320
!i113 1
R13
R14
Eftdi_umft601a_controller_ent
R15
R2
R3
R4
R16
Z321 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
Z322 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
l0
L5
VeLDdBXnP2_c5BIMKWg^@I3
!s100 7SKmfdboL<7iS]dQZ:Nm63
R8
32
R196
!i10b 1
R39
Z323 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
Z324 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
!i113 1
R13
R14
Artl
R42
R205
R192
R187
R133
R2
R3
R4
Z325 DEx4 work 28 ftdi_umft601a_controller_ent 0 22 eLDdBXnP2_c5BIMKWg^@I3
l155
L48
VibO9fAJ>QkaI`:L_@WALP1
!s100 [EI2I:YmmW1o=N38C1d3P1
R8
32
R196
!i10b 1
R39
R323
R324
!i113 1
R13
R14
Eftdi_usb3_top
Z326 w1676856539
R200
R223
R48
R68
R100
R101
R2
R3
R4
R16
Z327 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
Z328 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
l0
L22
VGmCiGiDE?4O>;669NE_V73
!s100 9UAnYZSh;M]aX9QWFodcV1
R8
32
R196
!i10b 1
R197
Z329 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
Z330 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
!i113 1
R13
R14
Artl
R312
R275
R325
R253
R157
R182
R53
R258
R88
R24
R296
R78
R125
R106
R119
R200
R223
R48
R68
R100
R101
R2
R3
R4
Z331 DEx4 work 13 ftdi_usb3_top 0 22 GmCiGiDE?4O>;669NE_V73
l165
L66
VOcb9M[3jKzaA:m6Llg:z_0
!s100 n0JQHk22Iz[j1zIn:ze2Q1
R8
32
R196
!i10b 1
R197
R329
R330
!i113 1
R13
R14
Erx_data_stimulli
R15
R2
R3
R4
R16
Z332 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
Z333 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
l0
L5
Vi6bK1<WHE;gWJ_c]3OYFG3
!s100 WghC[>oO5P=o]14:G=RP>3
R8
32
Z334 !s110 1678541968
!i10b 1
Z335 !s108 1678541968.000000
Z336 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
Z337 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z338 DEx4 work 16 rx_data_stimulli 0 22 i6bK1<WHE;gWJ_c]3OYFG3
l28
L20
VamHBc>1ebUkQ>8D`VR=ER2
!s100 fO<:^oLEgWo`49dKznJW40
R8
32
R334
!i10b 1
R335
R336
R337
!i113 1
R13
R14
Etestbench_top
R162
R100
R2
R3
R4
R16
Z339 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
Z340 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
l0
L7
V2V;6JdbMeYAH4:QUNE_Rm1
!s100 J]bmDFhUmH=XZlnPcP49]3
R8
32
R334
!i10b 1
R335
Z341 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
Z342 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
!i113 1
R13
R14
Artl
R200
R48
R68
R101
R331
R223
Z343 DEx4 work 24 usb3_fifo_master_stimuli 0 22 DD<6?1`L68hVDVPeAl<>W3
R338
Z344 DEx4 work 16 tx_data_stimulli 0 22 ;Mdj:0C6jdza]RAe_OW[03
R100
R2
R3
R4
DEx4 work 13 testbench_top 0 22 2V;6JdbMeYAH4:QUNE_Rm1
l54
L10
VB<?jS0P`<[ITa[kRKk29?1
!s100 `>UQ@m^`M06RGLZaQJm?U3
R8
32
R334
!i10b 1
R335
R341
R342
!i113 1
R13
R14
Etx_data_stimulli
R15
R2
R3
R4
R16
Z345 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
Z346 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
l0
L5
V;Mdj:0C6jdza]RAe_OW[03
!s100 8?keG=FY@B8]HddEO<i;^3
R8
32
R196
!i10b 1
R197
Z347 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
Z348 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R344
l48
L20
V^dn7Gb^WTRTSmGVfbF2[^2
!s100 HcVJn5?Sndj5;Ko3]?4ZY2
R8
32
R196
!i10b 1
R197
R347
R348
!i113 1
R13
R14
Eusb3_fifo_master_stimuli
Z349 w1678650802
R223
R2
R3
R4
R16
Z350 8C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
Z351 FC:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
l0
L7
VDD<6?1`L68hVDVPeAl<>W3
!s100 Bc2Te3M1bz9mGYm6fZAbK1
R8
32
Z352 !s110 1678650805
!i10b 1
Z353 !s108 1678650805.000000
Z354 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
Z355 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development_FFEE/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
!i113 1
R13
R14
Artl
R192
R223
R2
R3
R4
R343
l1327
L23
VfX7G_>NGPCBF9hAFCh]>b3
!s100 5HC^JM1M<ETZ2zCk0K6`R2
R8
32
R352
!i10b 1
R353
R354
R355
!i113 1
R13
R14
Eusb_3_ftdi_top
Z356 w1568167562
Z357 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 SXL3aO54fQk?HM`og[?Ka1
R1
R101
R2
R3
R4
R5
Z358 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
Z359 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
l0
L19
VDC]WVW?jd7O:l_ame_PL42
!s100 BVMjXF@UQEo_m<RXF?WLo1
R8
32
R95
!i10b 1
R96
Z360 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
Z361 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
!i113 1
R13
R14
Artl
DEx4 work 28 ftdi_umft601a_controller_ent 0 22 kmYa^65f13O;h[XeD@T_S2
R270
R307
R140
DPx4 work 17 ftdi_protocol_pkg 0 22 iQe?oAeQEF7:>?^onc6Pc1
DEx4 work 17 ftdi_protocol_top 0 22 ;`aTC`_eoe4PDV9;7XL_W1
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 7:BBQci1TdfBRe4GFNIQK2
DEx4 work 15 data_buffer_ent 0 22 leeJCVmgnRND<FcHkk>Ro1
R302
DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 <lWEadfA@fA]`d0MRe0ni0
DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 @h4^C<O`ElS2gZ`:;eQ8;3
R97
R357
R1
R101
R2
R3
R4
DEx4 work 14 usb_3_ftdi_top 0 22 DC]WVW?jd7O:l_ame_PL42
l166
L55
V;`C6_gZJfz2e1kg<JVOe_1
!s100 _LoQEUZ<AUk]3mW^[Ue6I3
R8
32
R95
!i10b 1
R96
R360
R361
!i113 1
R13
R14
