

================================================================
== Vivado HLS Report for 'counter'
================================================================
* Date:           Thu Aug 26 12:12:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        nqueens
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.149 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        3|       17|         2|          2|          1| 1 ~ 8 |    yes   |
        |- Loop 2     |        ?|        ?|  3 ~ 11  |          -|          -|      ?|    no    |
        | + Loop 2.1  |        0|        8|         2|          1|          1| 0 ~ 8 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 8 6 
6 --> 8 7 
7 --> 6 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i32]* %a, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 9 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%u_0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %u_0)" [nqueens/nqueens.cpp:15]   --->   Operation 10 'read' 'u_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %k)" [nqueens/nqueens.cpp:15]   --->   Operation 11 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %1" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 13 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.72ns)   --->   "%icmp_ln6 = icmp eq i4 %i_0_i, -8" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 14 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4)"   --->   Operation 15 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.79ns)   --->   "%i = add i4 %i_0_i, 1" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.65ns)   --->   "br i1 %icmp_ln6, label %find_0.exit, label %hls_label_0_begin" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_0_i to i64" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 18 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [8 x i32]* %a, i64 0, i64 %zext_ln8" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 19 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 20 'load' 'a_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 21 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:18]   --->   Operation 22 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 23 'load' 'a_load_1' <Predicate = (!icmp_ln6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 24 [1/1] (0.99ns)   --->   "%icmp_ln8 = icmp eq i32 %a_load_1, 0" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 24 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.65ns)   --->   "br i1 %icmp_ln8, label %find_0.exit, label %hls_label_0_end" [nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18]   --->   Operation 25 'br' <Predicate = (!icmp_ln6)> <Delay = 0.65>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:18]   --->   Operation 26 'specregionend' 'empty_6' <Predicate = (!icmp_ln6 & !icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 27 'br' <Predicate = (!icmp_ln6 & !icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%f = phi i4 [ -8, %1 ], [ %i_0_i, %hls_label_0_begin ]" [nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18]   --->   Operation 28 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.65ns)   --->   "br label %2" [nqueens/nqueens.cpp:19]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%u_0_7 = phi i32 [ %u_0_read, %find_0.exit ], [ %u, %4 ]"   --->   Operation 30 'phi' 'u_0_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln19 = icmp slt i32 %u_0_7, 9" [nqueens/nqueens.cpp:19]   --->   Operation 31 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.65ns)   --->   "br i1 %icmp_ln19, label %.preheader.preheader, label %._crit_edge" [nqueens/nqueens.cpp:19]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.65>
ST_5 : Operation 33 [1/1] (0.65ns)   --->   "br label %.preheader"   --->   Operation 33 'br' <Predicate = (icmp_ln19)> <Delay = 0.65>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%count_0 = phi i32 [ %select_ln23_1, %hls_label_1 ], [ 0, %.preheader.preheader ]" [nqueens/nqueens.cpp:23]   --->   Operation 34 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln21 = icmp eq i4 %j_0, %f" [nqueens/nqueens.cpp:21]   --->   Operation 37 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.79ns)   --->   "%j = add i4 %j_0, 1" [nqueens/nqueens.cpp:21]   --->   Operation 38 'add' 'j' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %3, label %hls_label_1" [nqueens/nqueens.cpp:21]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %j_0 to i64" [nqueens/nqueens.cpp:23]   --->   Operation 40 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [8 x i32]* %a, i64 0, i64 %zext_ln23" [nqueens/nqueens.cpp:23]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (0.67ns)   --->   "%a_load = load i32* %a_addr, align 4" [nqueens/nqueens.cpp:23]   --->   Operation 42 'load' 'a_load' <Predicate = (!icmp_ln21)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %j_0 to i32" [nqueens/nqueens.cpp:21]   --->   Operation 43 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [nqueens/nqueens.cpp:21]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:22]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.67ns)   --->   "%a_load = load i32* %a_addr, align 4" [nqueens/nqueens.cpp:23]   --->   Operation 46 'load' 'a_load' <Predicate = (!icmp_ln21)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln23 = icmp eq i32 %u_0_7, %a_load" [nqueens/nqueens.cpp:23]   --->   Operation 47 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (1.01ns)   --->   "%sub_ln23 = sub nsw i32 %u_0_7, %a_load" [nqueens/nqueens.cpp:23]   --->   Operation 48 'sub' 'sub_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (1.01ns)   --->   "%neg = sub i32 0, %sub_ln23" [nqueens/nqueens.cpp:23]   --->   Operation 49 'sub' 'neg' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.99ns)   --->   "%abscond = icmp sgt i32 %sub_ln23, 0" [nqueens/nqueens.cpp:23]   --->   Operation 50 'icmp' 'abscond' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln23_1)   --->   "%abs = select i1 %abscond, i32 %sub_ln23, i32 %neg" [nqueens/nqueens.cpp:23]   --->   Operation 51 'select' 'abs' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.01ns)   --->   "%sub_ln23_1 = sub nsw i32 %k_read, %zext_ln21" [nqueens/nqueens.cpp:23]   --->   Operation 52 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln23_1 = icmp eq i32 %abs, %sub_ln23_1" [nqueens/nqueens.cpp:23]   --->   Operation 53 'icmp' 'icmp_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (1.01ns)   --->   "%count = add nsw i32 %count_0, 1" [nqueens/nqueens.cpp:24]   --->   Operation 54 'add' 'count' <Predicate = (!icmp_ln21)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%select_ln23 = select i1 %icmp_ln23_1, i32 %count_0, i32 %count" [nqueens/nqueens.cpp:23]   --->   Operation 55 'select' 'select_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln23_1 = select i1 %icmp_ln23, i32 %count_0, i32 %select_ln23" [nqueens/nqueens.cpp:23]   --->   Operation 56 'select' 'select_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [nqueens/nqueens.cpp:26]   --->   Operation 57 'specregionend' 'empty_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [nqueens/nqueens.cpp:21]   --->   Operation 58 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.64>
ST_8 : Operation 59 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp eq i32 %count_0, %k_read" [nqueens/nqueens.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27' <Predicate = (icmp_ln19)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.65ns)   --->   "br i1 %icmp_ln27, label %._crit_edge, label %4" [nqueens/nqueens.cpp:27]   --->   Operation 60 'br' <Predicate = (icmp_ln19)> <Delay = 0.65>
ST_8 : Operation 61 [1/1] (1.01ns)   --->   "%u = add nsw i32 %u_0_7, 1" [nqueens/nqueens.cpp:19]   --->   Operation 61 'add' 'u' <Predicate = (icmp_ln19 & !icmp_ln27)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "br label %2" [nqueens/nqueens.cpp:19]   --->   Operation 62 'br' <Predicate = (icmp_ln19 & !icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ 0, %2 ], [ %u_0_7, %3 ]" [nqueens/nqueens.cpp:15]   --->   Operation 63 'phi' 'p_0' <Predicate = (icmp_ln27) | (!icmp_ln19)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "ret i32 %p_0" [nqueens/nqueens.cpp:32]   --->   Operation 64 'ret' <Predicate = (icmp_ln27) | (!icmp_ln19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18) [9]  (0.656 ns)

 <State 2>: 1.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18) [9]  (0 ns)
	'icmp' operation ('icmp_ln6', nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18) [10]  (0.721 ns)
	multiplexor before 'phi' operation ('f', nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18) with incoming values : ('i', nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18) [26]  (0.656 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_load_1', nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18) on array 'a' [19]  (0.677 ns)
	'icmp' operation ('icmp_ln8', nqueens/nqueens.cpp:8->nqueens/nqueens.cpp:18) [20]  (0.991 ns)
	multiplexor before 'phi' operation ('f', nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18) with incoming values : ('i', nqueens/nqueens.cpp:6->nqueens/nqueens.cpp:18) [26]  (0.656 ns)

 <State 4>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('u') with incoming values : ('u_0', nqueens/nqueens.cpp:15) ('u', nqueens/nqueens.cpp:19) [29]  (0.656 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u_0', nqueens/nqueens.cpp:15) ('u', nqueens/nqueens.cpp:19) [29]  (0 ns)
	'icmp' operation ('icmp_ln19', nqueens/nqueens.cpp:19) [30]  (0.991 ns)
	multiplexor before 'phi' operation ('p_0', nqueens/nqueens.cpp:15) with incoming values : ('u_0', nqueens/nqueens.cpp:15) ('u', nqueens/nqueens.cpp:19) [67]  (0.656 ns)

 <State 6>: 0.797ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', nqueens/nqueens.cpp:21) [36]  (0 ns)
	'add' operation ('j', nqueens/nqueens.cpp:21) [39]  (0.797 ns)

 <State 7>: 4.15ns
The critical path consists of the following:
	'load' operation ('a_load', nqueens/nqueens.cpp:23) on array 'a' [47]  (0.677 ns)
	'sub' operation ('sub_ln23', nqueens/nqueens.cpp:23) [49]  (1.02 ns)
	'sub' operation ('neg', nqueens/nqueens.cpp:23) [50]  (1.02 ns)
	'select' operation ('abs', nqueens/nqueens.cpp:23) [52]  (0 ns)
	'icmp' operation ('icmp_ln23_1', nqueens/nqueens.cpp:23) [54]  (0.991 ns)
	'select' operation ('select_ln23', nqueens/nqueens.cpp:23) [56]  (0 ns)
	'select' operation ('select_ln23_1', nqueens/nqueens.cpp:23) [57]  (0.449 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln27', nqueens/nqueens.cpp:27) [61]  (0.991 ns)
	multiplexor before 'phi' operation ('p_0', nqueens/nqueens.cpp:15) with incoming values : ('u_0', nqueens/nqueens.cpp:15) ('u', nqueens/nqueens.cpp:19) [67]  (0.656 ns)
	'phi' operation ('p_0', nqueens/nqueens.cpp:15) with incoming values : ('u_0', nqueens/nqueens.cpp:15) ('u', nqueens/nqueens.cpp:19) [67]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
