{
  "module_name": "clk-exynos5260.h",
  "hash_id": "cf9779fe795e5133d14ee8ea5919fb6e6030c528d02740aa783e7280cc58c226",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos5260.h",
  "human_readable_source": " \n \n\n#ifndef __CLK_EXYNOS5260_H\n#define __CLK_EXYNOS5260_H\n\n \n#define MUX_SEL_AUD\t\t\t\t0x0200\n#define MUX_ENABLE_AUD\t\t\t\t0x0300\n#define MUX_STAT_AUD\t\t\t\t0x0400\n#define MUX_IGNORE_AUD\t\t\t\t0x0500\n#define DIV_AUD0\t\t\t\t0x0600\n#define DIV_AUD1\t\t\t\t0x0604\n#define DIV_STAT_AUD0\t\t\t\t0x0700\n#define DIV_STAT_AUD1\t\t\t\t0x0704\n#define EN_ACLK_AUD\t\t\t\t0x0800\n#define EN_PCLK_AUD\t\t\t\t0x0900\n#define EN_SCLK_AUD\t\t\t\t0x0a00\n#define EN_IP_AUD\t\t\t\t0x0b00\n\n \n#define MUX_SEL_DISP0\t\t\t\t0x0200\n#define MUX_SEL_DISP1\t\t\t\t0x0204\n#define MUX_SEL_DISP2\t\t\t\t0x0208\n#define MUX_SEL_DISP3\t\t\t\t0x020C\n#define MUX_SEL_DISP4\t\t\t\t0x0210\n#define MUX_ENABLE_DISP0\t\t\t0x0300\n#define MUX_ENABLE_DISP1\t\t\t0x0304\n#define MUX_ENABLE_DISP2\t\t\t0x0308\n#define MUX_ENABLE_DISP3\t\t\t0x030c\n#define MUX_ENABLE_DISP4\t\t\t0x0310\n#define MUX_STAT_DISP0\t\t\t\t0x0400\n#define MUX_STAT_DISP1\t\t\t\t0x0404\n#define MUX_STAT_DISP2\t\t\t\t0x0408\n#define MUX_STAT_DISP3\t\t\t\t0x040c\n#define MUX_STAT_DISP4\t\t\t\t0x0410\n#define MUX_IGNORE_DISP0\t\t\t0x0500\n#define MUX_IGNORE_DISP1\t\t\t0x0504\n#define MUX_IGNORE_DISP2\t\t\t0x0508\n#define MUX_IGNORE_DISP3\t\t\t0x050c\n#define MUX_IGNORE_DISP4\t\t\t0x0510\n#define DIV_DISP\t\t\t\t0x0600\n#define DIV_STAT_DISP\t\t\t\t0x0700\n#define EN_ACLK_DISP\t\t\t\t0x0800\n#define EN_PCLK_DISP\t\t\t\t0x0900\n#define EN_SCLK_DISP0\t\t\t\t0x0a00\n#define EN_SCLK_DISP1\t\t\t\t0x0a04\n#define EN_IP_DISP\t\t\t\t0x0b00\n#define EN_IP_DISP_BUS\t\t\t\t0x0b04\n\n\n \n#define EGL_PLL_LOCK\t\t\t\t0x0000\n#define EGL_DPLL_LOCK\t\t\t\t0x0004\n#define EGL_PLL_CON0\t\t\t\t0x0100\n#define EGL_PLL_CON1\t\t\t\t0x0104\n#define EGL_PLL_FREQ_DET\t\t\t0x010c\n#define EGL_DPLL_CON0\t\t\t\t0x0110\n#define EGL_DPLL_CON1\t\t\t\t0x0114\n#define EGL_DPLL_FREQ_DET\t\t\t0x011c\n#define MUX_SEL_EGL\t\t\t\t0x0200\n#define MUX_ENABLE_EGL\t\t\t\t0x0300\n#define MUX_STAT_EGL\t\t\t\t0x0400\n#define DIV_EGL\t\t\t\t\t0x0600\n#define DIV_EGL_PLL_FDET\t\t\t0x0604\n#define DIV_STAT_EGL\t\t\t\t0x0700\n#define DIV_STAT_EGL_PLL_FDET\t\t\t0x0704\n#define EN_ACLK_EGL\t\t\t\t0x0800\n#define EN_PCLK_EGL\t\t\t\t0x0900\n#define EN_SCLK_EGL\t\t\t\t0x0a00\n#define EN_IP_EGL\t\t\t\t0x0b00\n#define CLKOUT_CMU_EGL\t\t\t\t0x0c00\n#define CLKOUT_CMU_EGL_DIV_STAT\t\t\t0x0c04\n#define ARMCLK_STOPCTRL\t\t\t\t0x1000\n#define EAGLE_EMA_CTRL\t\t\t\t0x1008\n#define EAGLE_EMA_STATUS\t\t\t0x100c\n#define PWR_CTRL\t\t\t\t0x1020\n#define PWR_CTRL2\t\t\t\t0x1024\n#define CLKSTOP_CTRL\t\t\t\t0x1028\n#define INTR_SPREAD_EN\t\t\t\t0x1080\n#define INTR_SPREAD_USE_STANDBYWFI\t\t0x1084\n#define INTR_SPREAD_BLOCKING_DURATION\t\t0x1088\n#define CMU_EGL_SPARE0\t\t\t\t0x2000\n#define CMU_EGL_SPARE1\t\t\t\t0x2004\n#define CMU_EGL_SPARE2\t\t\t\t0x2008\n#define CMU_EGL_SPARE3\t\t\t\t0x200c\n#define CMU_EGL_SPARE4\t\t\t\t0x2010\n\n \n\n#define MUX_SEL_FSYS0\t\t\t\t0x0200\n#define MUX_SEL_FSYS1\t\t\t\t0x0204\n#define MUX_ENABLE_FSYS0\t\t\t0x0300\n#define MUX_ENABLE_FSYS1\t\t\t0x0304\n#define MUX_STAT_FSYS0\t\t\t\t0x0400\n#define MUX_STAT_FSYS1\t\t\t\t0x0404\n#define MUX_IGNORE_FSYS0\t\t\t0x0500\n#define MUX_IGNORE_FSYS1\t\t\t0x0504\n#define EN_ACLK_FSYS\t\t\t\t0x0800\n#define EN_ACLK_FSYS_SECURE_RTIC\t\t0x0804\n#define EN_ACLK_FSYS_SECURE_SMMU_RTIC\t\t0x0808\n#define EN_PCLK_FSYS\t\t\t\t0x0900\n#define EN_SCLK_FSYS\t\t\t\t0x0a00\n#define EN_IP_FSYS\t\t\t\t0x0b00\n#define EN_IP_FSYS_SECURE_RTIC\t\t\t0x0b04\n#define EN_IP_FSYS_SECURE_SMMU_RTIC\t\t0x0b08\n\n \n\n#define MUX_SEL_G2D\t\t\t\t0x0200\n#define MUX_ENABLE_G2D\t\t\t\t0x0300\n#define MUX_STAT_G2D\t\t\t\t0x0400\n#define DIV_G2D\t\t\t\t\t0x0600\n#define DIV_STAT_G2D\t\t\t\t0x0700\n#define EN_ACLK_G2D\t\t\t\t0x0800\n#define EN_ACLK_G2D_SECURE_SSS\t\t\t0x0804\n#define EN_ACLK_G2D_SECURE_SLIM_SSS\t\t0x0808\n#define EN_ACLK_G2D_SECURE_SMMU_SLIM_SSS\t0x080c\n#define EN_ACLK_G2D_SECURE_SMMU_SSS\t\t0x0810\n#define EN_ACLK_G2D_SECURE_SMMU_MDMA\t\t0x0814\n#define EN_ACLK_G2D_SECURE_SMMU_G2D\t\t0x0818\n#define EN_PCLK_G2D\t\t\t\t0x0900\n#define EN_PCLK_G2D_SECURE_SMMU_SLIM_SSS\t0x0904\n#define EN_PCLK_G2D_SECURE_SMMU_SSS\t\t0x0908\n#define EN_PCLK_G2D_SECURE_SMMU_MDMA\t\t0x090c\n#define EN_PCLK_G2D_SECURE_SMMU_G2D\t\t0x0910\n#define EN_IP_G2D\t\t\t\t0x0b00\n#define EN_IP_G2D_SECURE_SSS\t\t\t0x0b04\n#define EN_IP_G2D_SECURE_SLIM_SSS\t\t0x0b08\n#define EN_IP_G2D_SECURE_SMMU_SLIM_SSS\t\t0x0b0c\n#define EN_IP_G2D_SECURE_SMMU_SSS\t\t0x0b10\n#define EN_IP_G2D_SECURE_SMMU_MDMA\t\t0x0b14\n#define EN_IP_G2D_SECURE_SMMU_G2D\t\t0x0b18\n\n \n\n#define G3D_PLL_LOCK\t\t\t\t0x0000\n#define G3D_PLL_CON0\t\t\t\t0x0100\n#define G3D_PLL_CON1\t\t\t\t0x0104\n#define G3D_PLL_FDET\t\t\t\t0x010c\n#define MUX_SEL_G3D\t\t\t\t0x0200\n#define MUX_EN_G3D\t\t\t\t0x0300\n#define MUX_STAT_G3D\t\t\t\t0x0400\n#define MUX_IGNORE_G3D\t\t\t\t0x0500\n#define DIV_G3D\t\t\t\t\t0x0600\n#define DIV_G3D_PLL_FDET\t\t\t0x0604\n#define DIV_STAT_G3D\t\t\t\t0x0700\n#define DIV_STAT_G3D_PLL_FDET\t\t\t0x0704\n#define EN_ACLK_G3D\t\t\t\t0x0800\n#define EN_PCLK_G3D\t\t\t\t0x0900\n#define EN_SCLK_G3D\t\t\t\t0x0a00\n#define EN_IP_G3D\t\t\t\t0x0b00\n#define CLKOUT_CMU_G3D\t\t\t\t0x0c00\n#define CLKOUT_CMU_G3D_DIV_STAT\t\t\t0x0c04\n#define G3DCLK_STOPCTRL\t\t\t\t0x1000\n#define G3D_EMA_CTRL\t\t\t\t0x1008\n#define G3D_EMA_STATUS\t\t\t\t0x100c\n\n \n\n#define MUX_SEL_GSCL\t\t\t\t0x0200\n#define MUX_EN_GSCL\t\t\t\t0x0300\n#define MUX_STAT_GSCL\t\t\t\t0x0400\n#define MUX_IGNORE_GSCL\t\t\t\t0x0500\n#define DIV_GSCL\t\t\t\t0x0600\n#define DIV_STAT_GSCL\t\t\t\t0x0700\n#define EN_ACLK_GSCL\t\t\t\t0x0800\n#define EN_ACLK_GSCL_FIMC\t\t\t0x0804\n#define EN_ACLK_GSCL_SECURE_SMMU_GSCL0\t\t0x0808\n#define EN_ACLK_GSCL_SECURE_SMMU_GSCL1\t\t0x080c\n#define EN_ACLK_GSCL_SECURE_SMMU_MSCL0\t\t0x0810\n#define EN_ACLK_GSCL_SECURE_SMMU_MSCL1\t\t0x0814\n#define EN_PCLK_GSCL\t\t\t\t0x0900\n#define EN_PCLK_GSCL_FIMC\t\t\t0x0904\n#define EN_PCLK_GSCL_SECURE_SMMU_GSCL0\t\t0x0908\n#define EN_PCLK_GSCL_SECURE_SMMU_GSCL1\t\t0x090c\n#define EN_PCLK_GSCL_SECURE_SMMU_MSCL0\t\t0x0910\n#define EN_PCLK_GSCL_SECURE_SMMU_MSCL1\t\t0x0914\n#define EN_SCLK_GSCL\t\t\t\t0x0a00\n#define EN_SCLK_GSCL_FIMC\t\t\t0x0a04\n#define EN_IP_GSCL\t\t\t\t0x0b00\n#define EN_IP_GSCL_FIMC\t\t\t\t0x0b04\n#define EN_IP_GSCL_SECURE_SMMU_GSCL0\t\t0x0b08\n#define EN_IP_GSCL_SECURE_SMMU_GSCL1\t\t0x0b0c\n#define EN_IP_GSCL_SECURE_SMMU_MSCL0\t\t0x0b10\n#define EN_IP_GSCL_SECURE_SMMU_MSCL1\t\t0x0b14\n\n \n#define MUX_SEL_ISP0\t\t\t\t0x0200\n#define MUX_SEL_ISP1\t\t\t\t0x0204\n#define MUX_ENABLE_ISP0\t\t\t\t0x0300\n#define MUX_ENABLE_ISP1\t\t\t\t0x0304\n#define MUX_STAT_ISP0\t\t\t\t0x0400\n#define MUX_STAT_ISP1\t\t\t\t0x0404\n#define MUX_IGNORE_ISP0\t\t\t\t0x0500\n#define MUX_IGNORE_ISP1\t\t\t\t0x0504\n#define DIV_ISP\t\t\t\t\t0x0600\n#define DIV_STAT_ISP\t\t\t\t0x0700\n#define EN_ACLK_ISP0\t\t\t\t0x0800\n#define EN_ACLK_ISP1\t\t\t\t0x0804\n#define EN_PCLK_ISP0\t\t\t\t0x0900\n#define EN_PCLK_ISP1\t\t\t\t0x0904\n#define EN_SCLK_ISP\t\t\t\t0x0a00\n#define EN_IP_ISP0\t\t\t\t0x0b00\n#define EN_IP_ISP1\t\t\t\t0x0b04\n\n \n#define KFC_PLL_LOCK\t\t\t\t0x0000\n#define KFC_PLL_CON0\t\t\t\t0x0100\n#define KFC_PLL_CON1\t\t\t\t0x0104\n#define KFC_PLL_FDET\t\t\t\t0x010c\n#define MUX_SEL_KFC0\t\t\t\t0x0200\n#define MUX_SEL_KFC2\t\t\t\t0x0208\n#define MUX_ENABLE_KFC0\t\t\t\t0x0300\n#define MUX_ENABLE_KFC2\t\t\t\t0x0308\n#define MUX_STAT_KFC0\t\t\t\t0x0400\n#define MUX_STAT_KFC2\t\t\t\t0x0408\n#define DIV_KFC\t\t\t\t\t0x0600\n#define DIV_KFC_PLL_FDET\t\t\t0x0604\n#define DIV_STAT_KFC\t\t\t\t0x0700\n#define DIV_STAT_KFC_PLL_FDET\t\t\t0x0704\n#define EN_ACLK_KFC\t\t\t\t0x0800\n#define EN_PCLK_KFC\t\t\t\t0x0900\n#define EN_SCLK_KFC\t\t\t\t0x0a00\n#define EN_IP_KFC\t\t\t\t0x0b00\n#define CLKOUT_CMU_KFC\t\t\t\t0x0c00\n#define CLKOUT_CMU_KFC_DIV_STAT\t\t\t0x0c04\n#define ARMCLK_STOPCTRL_KFC\t\t\t0x1000\n#define ARM_EMA_CTRL\t\t\t\t0x1008\n#define ARM_EMA_STATUS\t\t\t\t0x100c\n#define PWR_CTRL_KFC\t\t\t\t0x1020\n#define PWR_CTRL2_KFC\t\t\t\t0x1024\n#define CLKSTOP_CTRL_KFC\t\t\t0x1028\n#define INTR_SPREAD_ENABLE_KFC\t\t\t0x1080\n#define INTR_SPREAD_USE_STANDBYWFI_KFC\t\t0x1084\n#define INTR_SPREAD_BLOCKING_DURATION_KFC\t0x1088\n#define CMU_KFC_SPARE0\t\t\t\t0x2000\n#define CMU_KFC_SPARE1\t\t\t\t0x2004\n#define CMU_KFC_SPARE2\t\t\t\t0x2008\n#define CMU_KFC_SPARE3\t\t\t\t0x200c\n#define CMU_KFC_SPARE4\t\t\t\t0x2010\n\n \n#define MUX_SEL_MFC\t\t\t\t0x0200\n#define MUX_ENABLE_MFC\t\t\t\t0x0300\n#define MUX_STAT_MFC\t\t\t\t0x0400\n#define DIV_MFC\t\t\t\t\t0x0600\n#define DIV_STAT_MFC\t\t\t\t0x0700\n#define EN_ACLK_MFC\t\t\t\t0x0800\n#define EN_ACLK_SECURE_SMMU2_MFC\t\t0x0804\n#define EN_PCLK_MFC\t\t\t\t0x0900\n#define EN_PCLK_SECURE_SMMU2_MFC\t\t0x0904\n#define EN_IP_MFC\t\t\t\t0x0b00\n#define EN_IP_MFC_SECURE_SMMU2_MFC\t\t0x0b04\n\n \n#define MEM_PLL_LOCK\t\t\t\t0x0000\n#define BUS_PLL_LOCK\t\t\t\t0x0004\n#define MEDIA_PLL_LOCK\t\t\t\t0x0008\n#define MEM_PLL_CON0\t\t\t\t0x0100\n#define MEM_PLL_CON1\t\t\t\t0x0104\n#define MEM_PLL_FDET\t\t\t\t0x010c\n#define BUS_PLL_CON0\t\t\t\t0x0110\n#define BUS_PLL_CON1\t\t\t\t0x0114\n#define BUS_PLL_FDET\t\t\t\t0x011c\n#define MEDIA_PLL_CON0\t\t\t\t0x0120\n#define MEDIA_PLL_CON1\t\t\t\t0x0124\n#define MEDIA_PLL_FDET\t\t\t\t0x012c\n#define MUX_SEL_MIF\t\t\t\t0x0200\n#define MUX_ENABLE_MIF\t\t\t\t0x0300\n#define MUX_STAT_MIF\t\t\t\t0x0400\n#define MUX_IGNORE_MIF\t\t\t\t0x0500\n#define DIV_MIF\t\t\t\t\t0x0600\n#define DIV_MIF_PLL_FDET\t\t\t0x0604\n#define DIV_STAT_MIF\t\t\t\t0x0700\n#define DIV_STAT_MIF_PLL_FDET\t\t\t0x0704\n#define EN_ACLK_MIF\t\t\t\t0x0800\n#define EN_ACLK_MIF_SECURE_DREX1_TZ\t\t0x0804\n#define EN_ACLK_MIF_SECURE_DREX0_TZ\t\t0x0808\n#define EN_ACLK_MIF_SECURE_INTMEM\t\t0x080c\n#define EN_PCLK_MIF\t\t\t\t0x0900\n#define EN_PCLK_MIF_SECURE_MONOCNT\t\t0x0904\n#define EN_PCLK_MIF_SECURE_RTC_APBIF\t\t0x0908\n#define EN_PCLK_MIF_SECURE_DREX1_TZ\t\t0x090c\n#define EN_PCLK_MIF_SECURE_DREX0_TZ\t\t0x0910\n#define EN_SCLK_MIF\t\t\t\t0x0a00\n#define EN_IP_MIF\t\t\t\t0x0b00\n#define EN_IP_MIF_SECURE_MONOCNT\t\t0x0b04\n#define EN_IP_MIF_SECURE_RTC_APBIF\t\t0x0b08\n#define EN_IP_MIF_SECURE_DREX1_TZ\t\t0x0b0c\n#define EN_IP_MIF_SECURE_DREX0_TZ\t\t0x0b10\n#define EN_IP_MIF_SECURE_INTEMEM\t\t0x0b14\n#define CLKOUT_CMU_MIF_DIV_STAT\t\t\t0x0c04\n#define DREX_FREQ_CTRL\t\t\t\t0x1000\n#define PAUSE\t\t\t\t\t0x1004\n#define DDRPHY_LOCK_CTRL\t\t\t0x1008\n#define CLKOUT_CMU_MIF\t\t\t\t0xcb00\n\n \n#define MUX_SEL_PERI\t\t\t\t0x0200\n#define MUX_SEL_PERI1\t\t\t\t0x0204\n#define MUX_ENABLE_PERI\t\t\t\t0x0300\n#define MUX_ENABLE_PERI1\t\t\t0x0304\n#define MUX_STAT_PERI\t\t\t\t0x0400\n#define MUX_STAT_PERI1\t\t\t\t0x0404\n#define MUX_IGNORE_PERI\t\t\t\t0x0500\n#define MUX_IGNORE_PERI1\t\t\t0x0504\n#define DIV_PERI\t\t\t\t0x0600\n#define DIV_STAT_PERI\t\t\t\t0x0700\n#define EN_PCLK_PERI0\t\t\t\t0x0800\n#define EN_PCLK_PERI1\t\t\t\t0x0804\n#define EN_PCLK_PERI2\t\t\t\t0x0808\n#define EN_PCLK_PERI3\t\t\t\t0x080c\n#define EN_PCLK_PERI_SECURE_CHIPID\t\t0x0810\n#define EN_PCLK_PERI_SECURE_PROVKEY0\t\t0x0814\n#define EN_PCLK_PERI_SECURE_PROVKEY1\t\t0x0818\n#define EN_PCLK_PERI_SECURE_SECKEY\t\t0x081c\n#define EN_PCLK_PERI_SECURE_ANTIRBKCNT\t\t0x0820\n#define EN_PCLK_PERI_SECURE_TOP_RTC\t\t0x0824\n#define EN_PCLK_PERI_SECURE_TZPC\t\t0x0828\n#define EN_SCLK_PERI\t\t\t\t0x0a00\n#define EN_SCLK_PERI_SECURE_TOP_RTC\t\t0x0a04\n#define EN_IP_PERI0\t\t\t\t0x0b00\n#define EN_IP_PERI1\t\t\t\t0x0b04\n#define EN_IP_PERI2\t\t\t\t0x0b08\n#define EN_IP_PERI_SECURE_CHIPID\t\t0x0b0c\n#define EN_IP_PERI_SECURE_PROVKEY0\t\t0x0b10\n#define EN_IP_PERI_SECURE_PROVKEY1\t\t0x0b14\n#define EN_IP_PERI_SECURE_SECKEY\t\t0x0b18\n#define EN_IP_PERI_SECURE_ANTIRBKCNT\t\t0x0b1c\n#define EN_IP_PERI_SECURE_TOP_RTC\t\t0x0b20\n#define EN_IP_PERI_SECURE_TZPC\t\t\t0x0b24\n\n \n#define DISP_PLL_LOCK\t\t\t\t0x0000\n#define AUD_PLL_LOCK\t\t\t\t0x0004\n#define DISP_PLL_CON0\t\t\t\t0x0100\n#define DISP_PLL_CON1\t\t\t\t0x0104\n#define DISP_PLL_FDET\t\t\t\t0x0108\n#define AUD_PLL_CON0\t\t\t\t0x0110\n#define AUD_PLL_CON1\t\t\t\t0x0114\n#define AUD_PLL_CON2\t\t\t\t0x0118\n#define AUD_PLL_FDET\t\t\t\t0x011c\n#define MUX_SEL_TOP_PLL0\t\t\t0x0200\n#define MUX_SEL_TOP_MFC\t\t\t\t0x0204\n#define MUX_SEL_TOP_G2D\t\t\t\t0x0208\n#define MUX_SEL_TOP_GSCL\t\t\t0x020c\n#define MUX_SEL_TOP_ISP10\t\t\t0x0214\n#define MUX_SEL_TOP_ISP11\t\t\t0x0218\n#define MUX_SEL_TOP_DISP0\t\t\t0x021c\n#define MUX_SEL_TOP_DISP1\t\t\t0x0220\n#define MUX_SEL_TOP_BUS\t\t\t\t0x0224\n#define MUX_SEL_TOP_PERI0\t\t\t0x0228\n#define MUX_SEL_TOP_PERI1\t\t\t0x022c\n#define MUX_SEL_TOP_FSYS\t\t\t0x0230\n#define MUX_ENABLE_TOP_PLL0\t\t\t0x0300\n#define MUX_ENABLE_TOP_MFC\t\t\t0x0304\n#define MUX_ENABLE_TOP_G2D\t\t\t0x0308\n#define MUX_ENABLE_TOP_GSCL\t\t\t0x030c\n#define MUX_ENABLE_TOP_ISP10\t\t\t0x0314\n#define MUX_ENABLE_TOP_ISP11\t\t\t0x0318\n#define MUX_ENABLE_TOP_DISP0\t\t\t0x031c\n#define MUX_ENABLE_TOP_DISP1\t\t\t0x0320\n#define MUX_ENABLE_TOP_BUS\t\t\t0x0324\n#define MUX_ENABLE_TOP_PERI0\t\t\t0x0328\n#define MUX_ENABLE_TOP_PERI1\t\t\t0x032c\n#define MUX_ENABLE_TOP_FSYS\t\t\t0x0330\n#define MUX_STAT_TOP_PLL0\t\t\t0x0400\n#define MUX_STAT_TOP_MFC\t\t\t0x0404\n#define MUX_STAT_TOP_G2D\t\t\t0x0408\n#define MUX_STAT_TOP_GSCL\t\t\t0x040c\n#define MUX_STAT_TOP_ISP10\t\t\t0x0414\n#define MUX_STAT_TOP_ISP11\t\t\t0x0418\n#define MUX_STAT_TOP_DISP0\t\t\t0x041c\n#define MUX_STAT_TOP_DISP1\t\t\t0x0420\n#define MUX_STAT_TOP_BUS\t\t\t0x0424\n#define MUX_STAT_TOP_PERI0\t\t\t0x0428\n#define MUX_STAT_TOP_PERI1\t\t\t0x042c\n#define MUX_STAT_TOP_FSYS\t\t\t0x0430\n#define MUX_IGNORE_TOP_PLL0\t\t\t0x0500\n#define MUX_IGNORE_TOP_MFC\t\t\t0x0504\n#define MUX_IGNORE_TOP_G2D\t\t\t0x0508\n#define MUX_IGNORE_TOP_GSCL\t\t\t0x050c\n#define MUX_IGNORE_TOP_ISP10\t\t\t0x0514\n#define MUX_IGNORE_TOP_ISP11\t\t\t0x0518\n#define MUX_IGNORE_TOP_DISP0\t\t\t0x051c\n#define MUX_IGNORE_TOP_DISP1\t\t\t0x0520\n#define MUX_IGNORE_TOP_BUS\t\t\t0x0524\n#define MUX_IGNORE_TOP_PERI0\t\t\t0x0528\n#define MUX_IGNORE_TOP_PERI1\t\t\t0x052c\n#define MUX_IGNORE_TOP_FSYS\t\t\t0x0530\n#define DIV_TOP_G2D_MFC\t\t\t\t0x0600\n#define DIV_TOP_GSCL_ISP0\t\t\t0x0604\n#define DIV_TOP_ISP10\t\t\t\t0x0608\n#define DIV_TOP_ISP11\t\t\t\t0x060c\n#define DIV_TOP_DISP\t\t\t\t0x0610\n#define DIV_TOP_BUS\t\t\t\t0x0614\n#define DIV_TOP_PERI0\t\t\t\t0x0618\n#define DIV_TOP_PERI1\t\t\t\t0x061c\n#define DIV_TOP_PERI2\t\t\t\t0x0620\n#define DIV_TOP_FSYS0\t\t\t\t0x0624\n#define DIV_TOP_FSYS1\t\t\t\t0x0628\n#define DIV_TOP_HPM\t\t\t\t0x062c\n#define DIV_TOP_PLL_FDET\t\t\t0x0630\n#define DIV_STAT_TOP_G2D_MFC\t\t\t0x0700\n#define DIV_STAT_TOP_GSCL_ISP0\t\t\t0x0704\n#define DIV_STAT_TOP_ISP10\t\t\t0x0708\n#define DIV_STAT_TOP_ISP11\t\t\t0x070c\n#define DIV_STAT_TOP_DISP\t\t\t0x0710\n#define DIV_STAT_TOP_BUS\t\t\t0x0714\n#define DIV_STAT_TOP_PERI0\t\t\t0x0718\n#define DIV_STAT_TOP_PERI1\t\t\t0x071c\n#define DIV_STAT_TOP_PERI2\t\t\t0x0720\n#define DIV_STAT_TOP_FSYS0\t\t\t0x0724\n#define DIV_STAT_TOP_FSYS1\t\t\t0x0728\n#define DIV_STAT_TOP_HPM\t\t\t0x072c\n#define DIV_STAT_TOP_PLL_FDET\t\t\t0x0730\n#define EN_ACLK_TOP\t\t\t\t0x0800\n#define EN_SCLK_TOP\t\t\t\t0x0a00\n#define EN_IP_TOP\t\t\t\t0x0b00\n#define CLKOUT_CMU_TOP\t\t\t\t0x0c00\n#define CLKOUT_CMU_TOP_DIV_STAT\t\t\t0x0c04\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}