

================================================================
== Vitis HLS Report for 'convolution_1'
================================================================
* Date:           Tue Jan 28 18:31:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      846|      846|  8.460 us|  8.460 us|  846|  846|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |      844|      844|        62|          1|          1|   784|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 62


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 1
  Pipeline-0 : II = 1, D = 62, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 65 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pr = alloca i32 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 66 'alloca' 'pr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 68 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 69 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 70 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 71 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 0, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 74 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 0, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 76 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 78 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 0, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 79 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln20 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 80 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 81 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.73ns)   --->   "%icmp_ln20 = icmp_eq  i10 %indvar_flatten31_load, i10 784" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 82 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln20_2 = add i10 %indvar_flatten31_load, i10 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 83 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc49, void %for.cond.cleanup" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 84 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 85 'load' 'indvar_flatten11_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.87ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten11_load, i7 56" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 86 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.87ns)   --->   "%add_ln22_8 = add i7 %indvar_flatten11_load, i7 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 87 'add' 'add_ln22_8' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.99ns)   --->   "%select_ln22_14 = select i1 %icmp_ln22, i7 1, i7 %add_ln22_8" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 88 'select' 'select_ln22_14' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln20 = store i10 %add_ln20_2, i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 89 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln22 = store i7 %select_ln22_14, i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 90 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 91 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.97ns)   --->   "%xor_ln20 = xor i1 %icmp_ln22, i1 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 92 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %indvar_flatten_load, i4 4" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 93 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln20_2 = and i1 %icmp_ln26, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 94 'and' 'and_ln20_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln22 = or i1 %and_ln20_2, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 95 'or' 'or_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %indvar_flatten_load, i4 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 96 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.02ns)   --->   "%select_ln26_4 = select i1 %or_ln22, i4 1, i4 %add_ln26_2" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 97 'select' 'select_ln26_4' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 %select_ln26_4, i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 98 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%pc_load = load i2 %pc" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 99 'load' 'pc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%pr_load = load i2 %pr" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 100 'load' 'pr_load' <Predicate = (!or_ln22)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 101 'load' 'c_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 102 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %r_load, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 103 'add' 'add_ln20' <Predicate = (icmp_ln22)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i5 0, i5 %c_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 104 'select' 'select_ln20' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.56ns)   --->   "%icmp_ln28 = icmp_eq  i2 %pc_load, i2 2" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 105 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.21ns)   --->   "%select_ln20_3 = select i1 %icmp_ln22, i5 %add_ln20, i5 %r_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 106 'select' 'select_ln20_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %select_ln20, i5 2" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 107 'add' 'add_ln22' <Predicate = (and_ln20_2)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.99ns)   --->   "%select_ln22 = select i1 %or_ln22, i2 0, i2 %pr_load" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 108 'select' 'select_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln26, i1 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 109 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22_3 = or i1 %icmp_ln22, i1 %xor_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 110 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%and_ln20 = and i1 %or_ln22_3, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 111 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %and_ln20, i1 %icmp_ln28" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 112 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.21ns)   --->   "%select_ln22_13 = select i1 %and_ln20_2, i5 %add_ln22, i5 %select_ln20" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 113 'select' 'select_ln22_13' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.56ns)   --->   "%add_ln26 = add i2 %select_ln22, i2 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 114 'add' 'add_ln26' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln22, i1 %and_ln20_2" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 115 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26_3 = or i1 %or_ln26, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 116 'or' 'or_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26_3, i2 0, i2 %pc_load" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 117 'select' 'select_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.99ns)   --->   "%select_ln26_3 = select i1 %and_ln22, i2 %add_ln26, i2 %select_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 118 'select' 'select_ln26_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_3" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 119 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln20_3, i5 %zext_ln26" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 120 'add' 'empty' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %select_ln26, i2 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 121 'add' 'add_ln28' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 %select_ln20_3, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 122 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 %select_ln22_13, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 123 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26_3, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 124 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %empty" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 126 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i2 %select_ln26" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 127 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.78ns)   --->   "%empty_58 = add i5 %select_ln22_13, i5 %zext_ln28_3" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 128 'add' 'empty_58' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [9/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 129 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [9/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 130 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i5 %empty" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 131 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (3.74ns)   --->   "%mul_ln36_1 = mul i11 %zext_ln36_3, i11 57" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 132 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln36_1, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 133 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.78ns)   --->   "%empty_59 = add i5 %empty, i5 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 134 'add' 'empty_59' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [9/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 135 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i5 %empty_59" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 136 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (3.74ns)   --->   "%mul_ln36_2 = mul i11 %zext_ln36_4, i11 57" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 137 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln36_2, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 138 'partselect' 'trunc_ln36_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.78ns)   --->   "%empty_60 = add i5 %empty, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 139 'add' 'empty_60' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [9/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 140 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i5 %empty_60" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 141 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (3.74ns)   --->   "%mul_ln36_3 = mul i11 %zext_ln36_5, i11 57" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 142 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln36_3, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 143 'partselect' 'trunc_ln36_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.78ns)   --->   "%empty_61 = add i5 %empty, i5 3" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 144 'add' 'empty_61' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [9/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 145 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i5 %empty_61" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 146 'zext' 'zext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (3.74ns)   --->   "%mul_ln36_4 = mul i11 %zext_ln36_6, i11 57" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 147 'mul' 'mul_ln36_4' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln36_4, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 148 'partselect' 'trunc_ln36_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.78ns)   --->   "%empty_62 = add i5 %empty, i5 4" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 149 'add' 'empty_62' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [9/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 150 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i5 %empty_62" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 151 'zext' 'zext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (3.74ns)   --->   "%mul_ln36_5 = mul i11 %zext_ln36_7, i11 57" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 152 'mul' 'mul_ln36_5' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln36_4 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln36_5, i32 9, i32 10" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 153 'partselect' 'trunc_ln36_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.78ns)   --->   "%empty_63 = add i6 %zext_ln28, i6 5" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 154 'add' 'empty_63' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [10/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 155 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i6 %empty_63" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 156 'zext' 'zext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (4.17ns)   --->   "%mul_ln36_6 = mul i13 %zext_ln36_8, i13 114" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 157 'mul' 'mul_ln36_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln36_5 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %mul_ln36_6, i32 10, i32 11" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 158 'partselect' 'trunc_ln36_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.78ns)   --->   "%empty_64 = add i6 %zext_ln28, i6 6" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 159 'add' 'empty_64' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [10/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 160 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i6 %empty_64" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 161 'zext' 'zext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (4.17ns)   --->   "%mul_ln36_7 = mul i13 %zext_ln36_9, i13 114" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 162 'mul' 'mul_ln36_7' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln36_6 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %mul_ln36_7, i32 10, i32 11" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 163 'partselect' 'trunc_ln36_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.04>
ST_5 : Operation 164 [8/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 164 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [8/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 165 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [8/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 166 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [8/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 167 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [8/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 168 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [8/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 169 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [9/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 170 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [9/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 171 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.04>
ST_6 : Operation 172 [7/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 172 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [7/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 173 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [7/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 174 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [7/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 175 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [7/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 176 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [7/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 177 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [8/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 178 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [8/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 179 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.04>
ST_7 : Operation 180 [6/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 180 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [6/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 181 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [6/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 182 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [6/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 183 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [6/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 184 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [6/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 185 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [7/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 186 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [7/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 187 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.04>
ST_8 : Operation 188 [5/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 188 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [5/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 189 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [5/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 190 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [5/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 191 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [5/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 192 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [5/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 193 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [6/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 194 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [6/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 195 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.04>
ST_9 : Operation 196 [4/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 196 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [4/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 197 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [4/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 198 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [4/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 199 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [4/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 200 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [4/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 201 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [5/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 202 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [5/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 203 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.04>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %empty_58" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 204 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_10)   --->   "%add_ln36 = add i6 %zext_ln36, i6 6" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 205 'add' 'add_ln36' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_9)   --->   "%add_ln36_1 = add i6 %zext_ln36, i6 5" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 206 'add' 'add_ln36_1' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 207 [1/1] (2.25ns) (grouped into DSP with root node mul_ln39_8)   --->   "%add_ln36_2 = add i6 %zext_ln36, i6 4" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 207 'add' 'add_ln36_2' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [3/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 208 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [3/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 209 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_8)   --->   "%zext_ln39_141 = zext i6 %add_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 210 'zext' 'zext_ln39_141' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_141, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 211 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_9)   --->   "%zext_ln39_144 = zext i6 %add_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 212 'zext' 'zext_ln39_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_144, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 213 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node mul_ln39_10)   --->   "%zext_ln39_147 = zext i6 %add_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 214 'zext' 'zext_ln39_147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_147, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 215 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 216 [3/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 216 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [3/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 217 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [3/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 218 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [3/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 219 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [4/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 220 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [4/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 221 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.04>
ST_11 : Operation 222 [2/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 222 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [2/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 223 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_141, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 224 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 225 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_144, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 225 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_147, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 226 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 227 [2/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 227 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [2/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 228 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [2/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 229 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [2/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 230 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [3/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 231 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [3/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 232 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 233 [1/1] (1.78ns)   --->   "%add_ln36_3 = add i5 %empty_58, i5 3" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 233 'add' 'add_ln36_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (1.78ns)   --->   "%add_ln36_4 = add i5 %empty_58, i5 2" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 234 'add' 'add_ln36_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (1.78ns)   --->   "%add_ln36_5 = add i5 %empty_58, i5 1" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 235 'add' 'add_ln36_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %empty_58" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 236 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (3.74ns)   --->   "%mul_ln36 = mul i11 %zext_ln36_1, i11 37" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 237 'mul' 'mul_ln36' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_543 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln36, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 238 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/9] (3.20ns)   --->   "%urem_ln36 = urem i5 %empty_58, i5 7" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 239 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i3 %urem_ln36" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 240 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/9] (3.20ns)   --->   "%urem_ln36_1 = urem i5 %empty, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 241 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln36_7 = trunc i5 %urem_ln36_1" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 242 'trunc' 'trunc_ln36_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %urem_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 243 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_2204 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln36_7, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 244 'bitconcatenate' 'tmp_2204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.82ns)   --->   "%add_ln39 = add i6 %tmp_2204, i6 %zext_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 245 'add' 'add_ln39' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln39_132 = zext i5 %add_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 246 'zext' 'zext_ln39_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (3.74ns)   --->   "%mul_ln39 = mul i11 %zext_ln39_132, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 247 'mul' 'mul_ln39' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_546 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 248 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln39_135 = zext i5 %add_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 249 'zext' 'zext_ln39_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (3.74ns)   --->   "%mul_ln39_6 = mul i11 %zext_ln39_135, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 250 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39_6, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 251 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln39_138 = zext i5 %add_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 252 'zext' 'zext_ln39_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (3.74ns)   --->   "%mul_ln39_7 = mul i11 %zext_ln39_138, i11 37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 253 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln39_7, i32 8, i32 10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 254 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_141, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 255 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 256 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_144, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 256 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 257 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_147, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 257 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 258 [1/9] (3.20ns)   --->   "%urem_ln36_2 = urem i5 %empty_59, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 258 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln36_8 = trunc i5 %urem_ln36_2" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 259 'trunc' 'trunc_ln36_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln39_150 = zext i5 %urem_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 260 'zext' 'zext_ln39_150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_2211 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln36_8, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 261 'bitconcatenate' 'tmp_2211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (1.82ns)   --->   "%add_ln39_63 = add i6 %tmp_2211, i6 %zext_ln39_150" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 262 'add' 'add_ln39_63' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/9] (3.20ns)   --->   "%urem_ln36_3 = urem i5 %empty_60, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 263 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln36_9 = trunc i5 %urem_ln36_3" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 264 'trunc' 'trunc_ln36_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln39_158 = zext i5 %urem_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 265 'zext' 'zext_ln39_158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_2219 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln36_9, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 266 'bitconcatenate' 'tmp_2219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (1.82ns)   --->   "%add_ln39_71 = add i6 %tmp_2219, i6 %zext_ln39_158" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 267 'add' 'add_ln39_71' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/9] (3.20ns)   --->   "%urem_ln36_4 = urem i5 %empty_61, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 268 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln36_10 = trunc i5 %urem_ln36_4" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 269 'trunc' 'trunc_ln36_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln39_166 = zext i5 %urem_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 270 'zext' 'zext_ln39_166' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_2227 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln36_10, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 271 'bitconcatenate' 'tmp_2227' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (1.82ns)   --->   "%add_ln39_79 = add i6 %tmp_2227, i6 %zext_ln39_166" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 272 'add' 'add_ln39_79' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/9] (3.20ns)   --->   "%urem_ln36_5 = urem i5 %empty_62, i5 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 273 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln36_11 = trunc i5 %urem_ln36_5" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 274 'trunc' 'trunc_ln36_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln39_174 = zext i5 %urem_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 275 'zext' 'zext_ln39_174' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_2235 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln36_11, i2 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 276 'bitconcatenate' 'tmp_2235' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (1.82ns)   --->   "%add_ln39_87 = add i6 %tmp_2235, i6 %zext_ln39_174" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 277 'add' 'add_ln39_87' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [2/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 278 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [2/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 279 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i3 %tmp_543" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 280 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (1.82ns)   --->   "%add_ln39_56 = add i6 %add_ln39, i6 %zext_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 281 'add' 'add_ln39_56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln39_131 = zext i6 %add_ln39_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 282 'zext' 'zext_ln39_131' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 283 'getelementptr' 'pad_img_0_0_addr' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 284 'getelementptr' 'pad_img_0_1_addr' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 285 'getelementptr' 'pad_img_0_2_addr' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 286 'getelementptr' 'pad_img_0_3_addr' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 287 'getelementptr' 'pad_img_0_4_addr' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 288 'getelementptr' 'pad_img_0_5_addr' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 289 'getelementptr' 'pad_img_0_6_addr' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 290 'getelementptr' 'pad_img_1_0_addr' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 291 'getelementptr' 'pad_img_1_1_addr' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 292 'getelementptr' 'pad_img_1_2_addr' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 293 'getelementptr' 'pad_img_1_3_addr' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 294 'getelementptr' 'pad_img_1_4_addr' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 295 'getelementptr' 'pad_img_1_5_addr' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 296 'getelementptr' 'pad_img_1_6_addr' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 297 'getelementptr' 'pad_img_2_0_addr' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 298 'getelementptr' 'pad_img_2_1_addr' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 299 'getelementptr' 'pad_img_2_2_addr' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 300 'getelementptr' 'pad_img_2_3_addr' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 301 'getelementptr' 'pad_img_2_4_addr' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 302 'getelementptr' 'pad_img_2_5_addr' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 303 'getelementptr' 'pad_img_2_6_addr' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 304 'getelementptr' 'pad_img_3_0_addr' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 305 'getelementptr' 'pad_img_3_1_addr' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 306 'getelementptr' 'pad_img_3_2_addr' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 307 'getelementptr' 'pad_img_3_3_addr' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 308 'getelementptr' 'pad_img_3_4_addr' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 309 'getelementptr' 'pad_img_3_5_addr' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_131" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 310 'getelementptr' 'pad_img_3_6_addr' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 311 [2/2] (3.25ns)   --->   "%pad_img_0_0_load = load i6 %pad_img_0_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 311 'load' 'pad_img_0_0_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 312 [2/2] (3.25ns)   --->   "%pad_img_0_1_load = load i6 %pad_img_0_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 312 'load' 'pad_img_0_1_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 313 [2/2] (3.25ns)   --->   "%pad_img_0_2_load = load i6 %pad_img_0_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 313 'load' 'pad_img_0_2_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 314 [2/2] (3.25ns)   --->   "%pad_img_0_3_load = load i6 %pad_img_0_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 314 'load' 'pad_img_0_3_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 315 [2/2] (3.25ns)   --->   "%pad_img_0_4_load = load i6 %pad_img_0_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 315 'load' 'pad_img_0_4_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 316 [2/2] (3.25ns)   --->   "%pad_img_0_5_load = load i6 %pad_img_0_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 316 'load' 'pad_img_0_5_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 317 [2/2] (3.25ns)   --->   "%pad_img_0_6_load = load i6 %pad_img_0_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 317 'load' 'pad_img_0_6_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 318 [2/2] (3.25ns)   --->   "%pad_img_1_0_load = load i6 %pad_img_1_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 318 'load' 'pad_img_1_0_load' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 319 [2/2] (3.25ns)   --->   "%pad_img_1_1_load = load i6 %pad_img_1_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 319 'load' 'pad_img_1_1_load' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 320 [2/2] (3.25ns)   --->   "%pad_img_1_2_load = load i6 %pad_img_1_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 320 'load' 'pad_img_1_2_load' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 321 [2/2] (3.25ns)   --->   "%pad_img_1_3_load = load i6 %pad_img_1_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 321 'load' 'pad_img_1_3_load' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 322 [2/2] (3.25ns)   --->   "%pad_img_1_4_load = load i6 %pad_img_1_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 322 'load' 'pad_img_1_4_load' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 323 [2/2] (3.25ns)   --->   "%pad_img_1_5_load = load i6 %pad_img_1_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 323 'load' 'pad_img_1_5_load' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 324 [2/2] (3.25ns)   --->   "%pad_img_1_6_load = load i6 %pad_img_1_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 324 'load' 'pad_img_1_6_load' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 325 [2/2] (3.25ns)   --->   "%pad_img_2_0_load = load i6 %pad_img_2_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 325 'load' 'pad_img_2_0_load' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 326 [2/2] (3.25ns)   --->   "%pad_img_2_1_load = load i6 %pad_img_2_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 326 'load' 'pad_img_2_1_load' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 327 [2/2] (3.25ns)   --->   "%pad_img_2_2_load = load i6 %pad_img_2_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 327 'load' 'pad_img_2_2_load' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 328 [2/2] (3.25ns)   --->   "%pad_img_2_3_load = load i6 %pad_img_2_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 328 'load' 'pad_img_2_3_load' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 329 [2/2] (3.25ns)   --->   "%pad_img_2_4_load = load i6 %pad_img_2_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 329 'load' 'pad_img_2_4_load' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 330 [2/2] (3.25ns)   --->   "%pad_img_2_5_load = load i6 %pad_img_2_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 330 'load' 'pad_img_2_5_load' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 331 [2/2] (3.25ns)   --->   "%pad_img_2_6_load = load i6 %pad_img_2_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 331 'load' 'pad_img_2_6_load' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 332 [2/2] (3.25ns)   --->   "%pad_img_3_0_load = load i6 %pad_img_3_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 332 'load' 'pad_img_3_0_load' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 333 [2/2] (3.25ns)   --->   "%pad_img_3_1_load = load i6 %pad_img_3_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 333 'load' 'pad_img_3_1_load' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 334 [2/2] (3.25ns)   --->   "%pad_img_3_2_load = load i6 %pad_img_3_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 334 'load' 'pad_img_3_2_load' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 335 [2/2] (3.25ns)   --->   "%pad_img_3_3_load = load i6 %pad_img_3_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 335 'load' 'pad_img_3_3_load' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 336 [2/2] (3.25ns)   --->   "%pad_img_3_4_load = load i6 %pad_img_3_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 336 'load' 'pad_img_3_4_load' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 337 [2/2] (3.25ns)   --->   "%pad_img_3_5_load = load i6 %pad_img_3_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 337 'load' 'pad_img_3_5_load' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 338 [2/2] (3.25ns)   --->   "%pad_img_3_6_load = load i6 %pad_img_3_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 338 'load' 'pad_img_3_6_load' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln39_133 = zext i3 %tmp_546" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 339 'zext' 'zext_ln39_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (1.82ns)   --->   "%add_ln39_57 = add i6 %add_ln39, i6 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 340 'add' 'add_ln39_57' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln39_134 = zext i6 %add_ln39_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 341 'zext' 'zext_ln39_134' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_49 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 342 'getelementptr' 'pad_img_0_0_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_49 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 343 'getelementptr' 'pad_img_0_1_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_49 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 344 'getelementptr' 'pad_img_0_2_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_49 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 345 'getelementptr' 'pad_img_0_3_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_49 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 346 'getelementptr' 'pad_img_0_4_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_49 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 347 'getelementptr' 'pad_img_0_5_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_49 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 348 'getelementptr' 'pad_img_0_6_addr_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_49 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 349 'getelementptr' 'pad_img_1_0_addr_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_49 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 350 'getelementptr' 'pad_img_1_1_addr_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_49 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 351 'getelementptr' 'pad_img_1_2_addr_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_49 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 352 'getelementptr' 'pad_img_1_3_addr_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_49 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 353 'getelementptr' 'pad_img_1_4_addr_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_49 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 354 'getelementptr' 'pad_img_1_5_addr_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_49 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 355 'getelementptr' 'pad_img_1_6_addr_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_49 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 356 'getelementptr' 'pad_img_2_0_addr_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_49 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 357 'getelementptr' 'pad_img_2_1_addr_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_49 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 358 'getelementptr' 'pad_img_2_2_addr_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_49 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 359 'getelementptr' 'pad_img_2_3_addr_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_49 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 360 'getelementptr' 'pad_img_2_4_addr_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_49 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 361 'getelementptr' 'pad_img_2_5_addr_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_49 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 362 'getelementptr' 'pad_img_2_6_addr_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_49 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 363 'getelementptr' 'pad_img_3_0_addr_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_49 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 364 'getelementptr' 'pad_img_3_1_addr_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_49 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 365 'getelementptr' 'pad_img_3_2_addr_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_49 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 366 'getelementptr' 'pad_img_3_3_addr_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_49 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 367 'getelementptr' 'pad_img_3_4_addr_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_49 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 368 'getelementptr' 'pad_img_3_5_addr_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_49 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_134" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 369 'getelementptr' 'pad_img_3_6_addr_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 370 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_49 = load i6 %pad_img_0_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 370 'load' 'pad_img_0_0_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 371 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_49 = load i6 %pad_img_0_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 371 'load' 'pad_img_0_1_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 372 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_49 = load i6 %pad_img_0_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 372 'load' 'pad_img_0_2_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 373 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_49 = load i6 %pad_img_0_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 373 'load' 'pad_img_0_3_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 374 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_49 = load i6 %pad_img_0_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 374 'load' 'pad_img_0_4_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 375 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_49 = load i6 %pad_img_0_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 375 'load' 'pad_img_0_5_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 376 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_49 = load i6 %pad_img_0_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 376 'load' 'pad_img_0_6_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 377 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_49 = load i6 %pad_img_1_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 377 'load' 'pad_img_1_0_load_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 378 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_49 = load i6 %pad_img_1_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 378 'load' 'pad_img_1_1_load_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 379 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_49 = load i6 %pad_img_1_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 379 'load' 'pad_img_1_2_load_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 380 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_49 = load i6 %pad_img_1_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 380 'load' 'pad_img_1_3_load_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 381 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_49 = load i6 %pad_img_1_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 381 'load' 'pad_img_1_4_load_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 382 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_49 = load i6 %pad_img_1_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 382 'load' 'pad_img_1_5_load_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 383 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_49 = load i6 %pad_img_1_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 383 'load' 'pad_img_1_6_load_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 384 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_49 = load i6 %pad_img_2_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 384 'load' 'pad_img_2_0_load_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 385 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_49 = load i6 %pad_img_2_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 385 'load' 'pad_img_2_1_load_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 386 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_49 = load i6 %pad_img_2_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 386 'load' 'pad_img_2_2_load_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 387 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_49 = load i6 %pad_img_2_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 387 'load' 'pad_img_2_3_load_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 388 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_49 = load i6 %pad_img_2_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 388 'load' 'pad_img_2_4_load_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 389 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_49 = load i6 %pad_img_2_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 389 'load' 'pad_img_2_5_load_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 390 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_49 = load i6 %pad_img_2_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 390 'load' 'pad_img_2_6_load_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 391 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_49 = load i6 %pad_img_3_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 391 'load' 'pad_img_3_0_load_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 392 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_49 = load i6 %pad_img_3_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 392 'load' 'pad_img_3_1_load_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 393 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_49 = load i6 %pad_img_3_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 393 'load' 'pad_img_3_2_load_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 394 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_49 = load i6 %pad_img_3_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 394 'load' 'pad_img_3_3_load_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 395 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_49 = load i6 %pad_img_3_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 395 'load' 'pad_img_3_4_load_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 396 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_49 = load i6 %pad_img_3_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 396 'load' 'pad_img_3_5_load_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 397 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_49 = load i6 %pad_img_3_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 397 'load' 'pad_img_3_6_load_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln39_136 = zext i3 %tmp_549" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 398 'zext' 'zext_ln39_136' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 399 [1/1] (1.82ns)   --->   "%add_ln39_58 = add i6 %add_ln39, i6 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 399 'add' 'add_ln39_58' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln39_137 = zext i6 %add_ln39_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 400 'zext' 'zext_ln39_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_50 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 401 'getelementptr' 'pad_img_0_0_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_50 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 402 'getelementptr' 'pad_img_0_1_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_50 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 403 'getelementptr' 'pad_img_0_2_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_50 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 404 'getelementptr' 'pad_img_0_3_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_50 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 405 'getelementptr' 'pad_img_0_4_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_50 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 406 'getelementptr' 'pad_img_0_5_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_50 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 407 'getelementptr' 'pad_img_0_6_addr_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_50 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 408 'getelementptr' 'pad_img_1_0_addr_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_50 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 409 'getelementptr' 'pad_img_1_1_addr_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_50 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 410 'getelementptr' 'pad_img_1_2_addr_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_50 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 411 'getelementptr' 'pad_img_1_3_addr_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_50 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 412 'getelementptr' 'pad_img_1_4_addr_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_50 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 413 'getelementptr' 'pad_img_1_5_addr_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_50 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 414 'getelementptr' 'pad_img_1_6_addr_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_50 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 415 'getelementptr' 'pad_img_2_0_addr_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_50 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 416 'getelementptr' 'pad_img_2_1_addr_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_50 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 417 'getelementptr' 'pad_img_2_2_addr_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_50 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 418 'getelementptr' 'pad_img_2_3_addr_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_50 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 419 'getelementptr' 'pad_img_2_4_addr_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_50 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 420 'getelementptr' 'pad_img_2_5_addr_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_50 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 421 'getelementptr' 'pad_img_2_6_addr_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_50 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 422 'getelementptr' 'pad_img_3_0_addr_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_50 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 423 'getelementptr' 'pad_img_3_1_addr_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_50 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 424 'getelementptr' 'pad_img_3_2_addr_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_50 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 425 'getelementptr' 'pad_img_3_3_addr_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_50 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 426 'getelementptr' 'pad_img_3_4_addr_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_50 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 427 'getelementptr' 'pad_img_3_5_addr_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_50 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_137" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 428 'getelementptr' 'pad_img_3_6_addr_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 429 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_50 = load i6 %pad_img_0_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 429 'load' 'pad_img_0_0_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 430 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_50 = load i6 %pad_img_0_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 430 'load' 'pad_img_0_1_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 431 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_50 = load i6 %pad_img_0_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 431 'load' 'pad_img_0_2_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 432 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_50 = load i6 %pad_img_0_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 432 'load' 'pad_img_0_3_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 433 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_50 = load i6 %pad_img_0_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 433 'load' 'pad_img_0_4_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 434 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_50 = load i6 %pad_img_0_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 434 'load' 'pad_img_0_5_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 435 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_50 = load i6 %pad_img_0_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 435 'load' 'pad_img_0_6_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 436 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_50 = load i6 %pad_img_1_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 436 'load' 'pad_img_1_0_load_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 437 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_50 = load i6 %pad_img_1_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 437 'load' 'pad_img_1_1_load_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 438 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_50 = load i6 %pad_img_1_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 438 'load' 'pad_img_1_2_load_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 439 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_50 = load i6 %pad_img_1_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 439 'load' 'pad_img_1_3_load_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 440 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_50 = load i6 %pad_img_1_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 440 'load' 'pad_img_1_4_load_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 441 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_50 = load i6 %pad_img_1_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 441 'load' 'pad_img_1_5_load_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 442 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_50 = load i6 %pad_img_1_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 442 'load' 'pad_img_1_6_load_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 443 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_50 = load i6 %pad_img_2_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 443 'load' 'pad_img_2_0_load_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 444 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_50 = load i6 %pad_img_2_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 444 'load' 'pad_img_2_1_load_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 445 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_50 = load i6 %pad_img_2_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 445 'load' 'pad_img_2_2_load_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 446 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_50 = load i6 %pad_img_2_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 446 'load' 'pad_img_2_3_load_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 447 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_50 = load i6 %pad_img_2_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 447 'load' 'pad_img_2_4_load_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 448 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_50 = load i6 %pad_img_2_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 448 'load' 'pad_img_2_5_load_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 449 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_50 = load i6 %pad_img_2_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 449 'load' 'pad_img_2_6_load_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 450 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_50 = load i6 %pad_img_3_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 450 'load' 'pad_img_3_0_load_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 451 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_50 = load i6 %pad_img_3_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 451 'load' 'pad_img_3_1_load_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 452 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_50 = load i6 %pad_img_3_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 452 'load' 'pad_img_3_2_load_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 453 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_50 = load i6 %pad_img_3_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 453 'load' 'pad_img_3_3_load_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 454 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_50 = load i6 %pad_img_3_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 454 'load' 'pad_img_3_4_load_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 455 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_50 = load i6 %pad_img_3_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 455 'load' 'pad_img_3_5_load_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 456 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_50 = load i6 %pad_img_3_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 456 'load' 'pad_img_3_6_load_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln39_139 = zext i3 %tmp_550" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 457 'zext' 'zext_ln39_139' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (1.82ns)   --->   "%add_ln39_59 = add i6 %add_ln39, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 458 'add' 'add_ln39_59' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln39_140 = zext i6 %add_ln39_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 459 'zext' 'zext_ln39_140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_51 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 460 'getelementptr' 'pad_img_0_0_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_51 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 461 'getelementptr' 'pad_img_0_1_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_51 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 462 'getelementptr' 'pad_img_0_2_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 0.00>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_51 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 463 'getelementptr' 'pad_img_0_3_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_51 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 464 'getelementptr' 'pad_img_0_4_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_51 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 465 'getelementptr' 'pad_img_0_5_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 0.00>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_51 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 466 'getelementptr' 'pad_img_0_6_addr_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_51 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 467 'getelementptr' 'pad_img_1_0_addr_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 468 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_51 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 468 'getelementptr' 'pad_img_1_1_addr_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 469 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_51 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 469 'getelementptr' 'pad_img_1_2_addr_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_51 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 470 'getelementptr' 'pad_img_1_3_addr_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 471 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_51 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 471 'getelementptr' 'pad_img_1_4_addr_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 472 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_51 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 472 'getelementptr' 'pad_img_1_5_addr_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 473 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_51 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 473 'getelementptr' 'pad_img_1_6_addr_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 474 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_51 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 474 'getelementptr' 'pad_img_2_0_addr_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 475 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_51 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 475 'getelementptr' 'pad_img_2_1_addr_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 476 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_51 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 476 'getelementptr' 'pad_img_2_2_addr_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 477 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_51 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 477 'getelementptr' 'pad_img_2_3_addr_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 478 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_51 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 478 'getelementptr' 'pad_img_2_4_addr_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 479 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_51 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 479 'getelementptr' 'pad_img_2_5_addr_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 480 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_51 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 480 'getelementptr' 'pad_img_2_6_addr_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 481 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_51 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 481 'getelementptr' 'pad_img_3_0_addr_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 482 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_51 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 482 'getelementptr' 'pad_img_3_1_addr_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 483 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_51 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 483 'getelementptr' 'pad_img_3_2_addr_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_51 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 484 'getelementptr' 'pad_img_3_3_addr_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_51 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 485 'getelementptr' 'pad_img_3_4_addr_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_51 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 486 'getelementptr' 'pad_img_3_5_addr_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_51 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_140" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 487 'getelementptr' 'pad_img_3_6_addr_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 488 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_51 = load i6 %pad_img_0_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 488 'load' 'pad_img_0_0_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 489 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_51 = load i6 %pad_img_0_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 489 'load' 'pad_img_0_1_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 490 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_51 = load i6 %pad_img_0_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 490 'load' 'pad_img_0_2_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 491 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_51 = load i6 %pad_img_0_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 491 'load' 'pad_img_0_3_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 492 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_51 = load i6 %pad_img_0_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 492 'load' 'pad_img_0_4_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 493 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_51 = load i6 %pad_img_0_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 493 'load' 'pad_img_0_5_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 494 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_51 = load i6 %pad_img_0_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 494 'load' 'pad_img_0_6_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 495 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_51 = load i6 %pad_img_1_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 495 'load' 'pad_img_1_0_load_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 496 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_51 = load i6 %pad_img_1_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 496 'load' 'pad_img_1_1_load_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 497 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_51 = load i6 %pad_img_1_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 497 'load' 'pad_img_1_2_load_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 498 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_51 = load i6 %pad_img_1_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 498 'load' 'pad_img_1_3_load_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 499 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_51 = load i6 %pad_img_1_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 499 'load' 'pad_img_1_4_load_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 500 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_51 = load i6 %pad_img_1_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 500 'load' 'pad_img_1_5_load_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 501 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_51 = load i6 %pad_img_1_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 501 'load' 'pad_img_1_6_load_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 502 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_51 = load i6 %pad_img_2_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 502 'load' 'pad_img_2_0_load_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 503 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_51 = load i6 %pad_img_2_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 503 'load' 'pad_img_2_1_load_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 504 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_51 = load i6 %pad_img_2_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 504 'load' 'pad_img_2_2_load_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 505 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_51 = load i6 %pad_img_2_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 505 'load' 'pad_img_2_3_load_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 506 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_51 = load i6 %pad_img_2_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 506 'load' 'pad_img_2_4_load_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 507 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_51 = load i6 %pad_img_2_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 507 'load' 'pad_img_2_5_load_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 508 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_51 = load i6 %pad_img_2_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 508 'load' 'pad_img_2_6_load_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 509 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_51 = load i6 %pad_img_3_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 509 'load' 'pad_img_3_0_load_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 510 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_51 = load i6 %pad_img_3_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 510 'load' 'pad_img_3_1_load_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 511 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_51 = load i6 %pad_img_3_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 511 'load' 'pad_img_3_2_load_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 512 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_51 = load i6 %pad_img_3_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 512 'load' 'pad_img_3_3_load_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 513 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_51 = load i6 %pad_img_3_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 513 'load' 'pad_img_3_4_load_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 514 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_51 = load i6 %pad_img_3_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 514 'load' 'pad_img_3_5_load_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 515 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_51 = load i6 %pad_img_3_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 515 'load' 'pad_img_3_6_load_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 516 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_8 = mul i13 %zext_ln39_141, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 516 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_551 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln39_8, i32 9, i32 12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 517 'partselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln39_142 = zext i4 %tmp_551" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 518 'zext' 'zext_ln39_142' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (1.82ns)   --->   "%add_ln39_60 = add i6 %add_ln39, i6 %zext_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 519 'add' 'add_ln39_60' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln39_143 = zext i6 %add_ln39_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 520 'zext' 'zext_ln39_143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_52 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 521 'getelementptr' 'pad_img_0_0_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_52 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 522 'getelementptr' 'pad_img_0_1_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_52 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 523 'getelementptr' 'pad_img_0_2_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 0.00>
ST_13 : Operation 524 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_52 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 524 'getelementptr' 'pad_img_0_3_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_52 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 525 'getelementptr' 'pad_img_0_4_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_52 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 526 'getelementptr' 'pad_img_0_5_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 527 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_52 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 527 'getelementptr' 'pad_img_0_6_addr_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 0.00>
ST_13 : Operation 528 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_52 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 528 'getelementptr' 'pad_img_1_0_addr_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 529 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_52 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 529 'getelementptr' 'pad_img_1_1_addr_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 530 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_52 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 530 'getelementptr' 'pad_img_1_2_addr_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_52 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 531 'getelementptr' 'pad_img_1_3_addr_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_52 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 532 'getelementptr' 'pad_img_1_4_addr_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_52 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 533 'getelementptr' 'pad_img_1_5_addr_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_52 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 534 'getelementptr' 'pad_img_1_6_addr_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_52 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 535 'getelementptr' 'pad_img_2_0_addr_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_52 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 536 'getelementptr' 'pad_img_2_1_addr_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_52 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 537 'getelementptr' 'pad_img_2_2_addr_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_52 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 538 'getelementptr' 'pad_img_2_3_addr_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 539 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_52 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 539 'getelementptr' 'pad_img_2_4_addr_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_52 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 540 'getelementptr' 'pad_img_2_5_addr_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_52 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 541 'getelementptr' 'pad_img_2_6_addr_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_52 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 542 'getelementptr' 'pad_img_3_0_addr_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_52 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 543 'getelementptr' 'pad_img_3_1_addr_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_52 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 544 'getelementptr' 'pad_img_3_2_addr_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_52 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 545 'getelementptr' 'pad_img_3_3_addr_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_52 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 546 'getelementptr' 'pad_img_3_4_addr_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_52 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 547 'getelementptr' 'pad_img_3_5_addr_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_52 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_143" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 548 'getelementptr' 'pad_img_3_6_addr_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 549 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_52 = load i6 %pad_img_0_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 549 'load' 'pad_img_0_0_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 550 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_52 = load i6 %pad_img_0_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 550 'load' 'pad_img_0_1_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 551 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_52 = load i6 %pad_img_0_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 551 'load' 'pad_img_0_2_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 552 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_52 = load i6 %pad_img_0_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 552 'load' 'pad_img_0_3_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 553 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_52 = load i6 %pad_img_0_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 553 'load' 'pad_img_0_4_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 554 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_52 = load i6 %pad_img_0_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 554 'load' 'pad_img_0_5_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 555 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_52 = load i6 %pad_img_0_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 555 'load' 'pad_img_0_6_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 556 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_52 = load i6 %pad_img_1_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 556 'load' 'pad_img_1_0_load_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 557 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_52 = load i6 %pad_img_1_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 557 'load' 'pad_img_1_1_load_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 558 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_52 = load i6 %pad_img_1_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 558 'load' 'pad_img_1_2_load_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 559 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_52 = load i6 %pad_img_1_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 559 'load' 'pad_img_1_3_load_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 560 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_52 = load i6 %pad_img_1_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 560 'load' 'pad_img_1_4_load_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 561 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_52 = load i6 %pad_img_1_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 561 'load' 'pad_img_1_5_load_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 562 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_52 = load i6 %pad_img_1_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 562 'load' 'pad_img_1_6_load_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 563 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_52 = load i6 %pad_img_2_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 563 'load' 'pad_img_2_0_load_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 564 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_52 = load i6 %pad_img_2_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 564 'load' 'pad_img_2_1_load_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 565 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_52 = load i6 %pad_img_2_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 565 'load' 'pad_img_2_2_load_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 566 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_52 = load i6 %pad_img_2_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 566 'load' 'pad_img_2_3_load_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 567 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_52 = load i6 %pad_img_2_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 567 'load' 'pad_img_2_4_load_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 568 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_52 = load i6 %pad_img_2_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 568 'load' 'pad_img_2_5_load_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 569 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_52 = load i6 %pad_img_2_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 569 'load' 'pad_img_2_6_load_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 570 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_52 = load i6 %pad_img_3_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 570 'load' 'pad_img_3_0_load_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 571 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_52 = load i6 %pad_img_3_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 571 'load' 'pad_img_3_1_load_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 572 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_52 = load i6 %pad_img_3_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 572 'load' 'pad_img_3_2_load_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 573 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_52 = load i6 %pad_img_3_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 573 'load' 'pad_img_3_3_load_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 574 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_52 = load i6 %pad_img_3_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 574 'load' 'pad_img_3_4_load_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 575 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_52 = load i6 %pad_img_3_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 575 'load' 'pad_img_3_5_load_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 576 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_52 = load i6 %pad_img_3_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 576 'load' 'pad_img_3_6_load_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 577 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_9 = mul i13 %zext_ln39_144, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 577 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_552 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln39_9, i32 9, i32 12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 578 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln39_145 = zext i4 %tmp_552" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 579 'zext' 'zext_ln39_145' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 580 [1/1] (1.82ns)   --->   "%add_ln39_61 = add i6 %add_ln39, i6 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 580 'add' 'add_ln39_61' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln39_146 = zext i6 %add_ln39_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 581 'zext' 'zext_ln39_146' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 582 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_53 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 582 'getelementptr' 'pad_img_0_0_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 0.00>
ST_13 : Operation 583 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_53 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 583 'getelementptr' 'pad_img_0_1_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 0.00>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_53 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 584 'getelementptr' 'pad_img_0_2_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 0.00>
ST_13 : Operation 585 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_53 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 585 'getelementptr' 'pad_img_0_3_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 0.00>
ST_13 : Operation 586 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_53 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 586 'getelementptr' 'pad_img_0_4_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 0.00>
ST_13 : Operation 587 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_53 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 587 'getelementptr' 'pad_img_0_5_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_53 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 588 'getelementptr' 'pad_img_0_6_addr_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_53 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 589 'getelementptr' 'pad_img_1_0_addr_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_53 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 590 'getelementptr' 'pad_img_1_1_addr_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_53 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 591 'getelementptr' 'pad_img_1_2_addr_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_53 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 592 'getelementptr' 'pad_img_1_3_addr_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_53 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 593 'getelementptr' 'pad_img_1_4_addr_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_53 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 594 'getelementptr' 'pad_img_1_5_addr_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_53 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 595 'getelementptr' 'pad_img_1_6_addr_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_53 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 596 'getelementptr' 'pad_img_2_0_addr_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_53 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 597 'getelementptr' 'pad_img_2_1_addr_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_53 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 598 'getelementptr' 'pad_img_2_2_addr_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_53 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 599 'getelementptr' 'pad_img_2_3_addr_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_53 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 600 'getelementptr' 'pad_img_2_4_addr_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 601 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_53 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 601 'getelementptr' 'pad_img_2_5_addr_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_53 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 602 'getelementptr' 'pad_img_2_6_addr_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_53 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 603 'getelementptr' 'pad_img_3_0_addr_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_53 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 604 'getelementptr' 'pad_img_3_1_addr_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 605 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_53 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 605 'getelementptr' 'pad_img_3_2_addr_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_53 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 606 'getelementptr' 'pad_img_3_3_addr_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 607 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_53 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 607 'getelementptr' 'pad_img_3_4_addr_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 608 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_53 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 608 'getelementptr' 'pad_img_3_5_addr_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 609 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_53 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_146" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 609 'getelementptr' 'pad_img_3_6_addr_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 610 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_53 = load i6 %pad_img_0_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 610 'load' 'pad_img_0_0_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 611 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_53 = load i6 %pad_img_0_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 611 'load' 'pad_img_0_1_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 612 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_53 = load i6 %pad_img_0_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 612 'load' 'pad_img_0_2_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 613 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_53 = load i6 %pad_img_0_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 613 'load' 'pad_img_0_3_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 614 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_53 = load i6 %pad_img_0_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 614 'load' 'pad_img_0_4_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 615 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_53 = load i6 %pad_img_0_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 615 'load' 'pad_img_0_5_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 616 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_53 = load i6 %pad_img_0_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 616 'load' 'pad_img_0_6_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 617 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_53 = load i6 %pad_img_1_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 617 'load' 'pad_img_1_0_load_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 618 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_53 = load i6 %pad_img_1_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 618 'load' 'pad_img_1_1_load_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 619 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_53 = load i6 %pad_img_1_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 619 'load' 'pad_img_1_2_load_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 620 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_53 = load i6 %pad_img_1_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 620 'load' 'pad_img_1_3_load_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 621 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_53 = load i6 %pad_img_1_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 621 'load' 'pad_img_1_4_load_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 622 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_53 = load i6 %pad_img_1_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 622 'load' 'pad_img_1_5_load_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 623 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_53 = load i6 %pad_img_1_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 623 'load' 'pad_img_1_6_load_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 624 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_53 = load i6 %pad_img_2_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 624 'load' 'pad_img_2_0_load_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 625 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_53 = load i6 %pad_img_2_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 625 'load' 'pad_img_2_1_load_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 626 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_53 = load i6 %pad_img_2_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 626 'load' 'pad_img_2_2_load_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 627 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_53 = load i6 %pad_img_2_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 627 'load' 'pad_img_2_3_load_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 628 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_53 = load i6 %pad_img_2_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 628 'load' 'pad_img_2_4_load_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 629 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_53 = load i6 %pad_img_2_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 629 'load' 'pad_img_2_5_load_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 630 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_53 = load i6 %pad_img_2_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 630 'load' 'pad_img_2_6_load_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 631 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_53 = load i6 %pad_img_3_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 631 'load' 'pad_img_3_0_load_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 632 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_53 = load i6 %pad_img_3_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 632 'load' 'pad_img_3_1_load_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 633 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_53 = load i6 %pad_img_3_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 633 'load' 'pad_img_3_2_load_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 634 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_53 = load i6 %pad_img_3_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 634 'load' 'pad_img_3_3_load_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 635 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_53 = load i6 %pad_img_3_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 635 'load' 'pad_img_3_4_load_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 636 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_53 = load i6 %pad_img_3_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 636 'load' 'pad_img_3_5_load_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 637 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_53 = load i6 %pad_img_3_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 637 'load' 'pad_img_3_6_load_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 638 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln39_10 = mul i13 %zext_ln39_147, i13 74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 638 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_553 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln39_10, i32 9, i32 12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 639 'partselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln39_148 = zext i4 %tmp_553" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 640 'zext' 'zext_ln39_148' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 641 [1/1] (1.82ns)   --->   "%add_ln39_62 = add i6 %add_ln39, i6 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 641 'add' 'add_ln39_62' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln39_149 = zext i6 %add_ln39_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 642 'zext' 'zext_ln39_149' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 643 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_54 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 643 'getelementptr' 'pad_img_0_0_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 0.00>
ST_13 : Operation 644 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_54 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 644 'getelementptr' 'pad_img_0_1_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 0.00>
ST_13 : Operation 645 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_54 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 645 'getelementptr' 'pad_img_0_2_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 0.00>
ST_13 : Operation 646 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_54 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 646 'getelementptr' 'pad_img_0_3_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 0.00>
ST_13 : Operation 647 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_54 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 647 'getelementptr' 'pad_img_0_4_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 0.00>
ST_13 : Operation 648 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_54 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 648 'getelementptr' 'pad_img_0_5_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 0.00>
ST_13 : Operation 649 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_54 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 649 'getelementptr' 'pad_img_0_6_addr_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 0.00>
ST_13 : Operation 650 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_54 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 650 'getelementptr' 'pad_img_1_0_addr_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 651 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_54 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 651 'getelementptr' 'pad_img_1_1_addr_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 652 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_54 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 652 'getelementptr' 'pad_img_1_2_addr_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 653 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_54 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 653 'getelementptr' 'pad_img_1_3_addr_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 654 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_54 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 654 'getelementptr' 'pad_img_1_4_addr_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 655 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_54 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 655 'getelementptr' 'pad_img_1_5_addr_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_54 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 656 'getelementptr' 'pad_img_1_6_addr_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 0.00>
ST_13 : Operation 657 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_54 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 657 'getelementptr' 'pad_img_2_0_addr_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 658 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_54 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 658 'getelementptr' 'pad_img_2_1_addr_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 659 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_54 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 659 'getelementptr' 'pad_img_2_2_addr_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 660 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_54 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 660 'getelementptr' 'pad_img_2_3_addr_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 661 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_54 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 661 'getelementptr' 'pad_img_2_4_addr_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 662 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_54 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 662 'getelementptr' 'pad_img_2_5_addr_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 663 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_54 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 663 'getelementptr' 'pad_img_2_6_addr_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 0.00>
ST_13 : Operation 664 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_54 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 664 'getelementptr' 'pad_img_3_0_addr_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 665 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_54 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 665 'getelementptr' 'pad_img_3_1_addr_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 666 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_54 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 666 'getelementptr' 'pad_img_3_2_addr_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 667 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_54 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 667 'getelementptr' 'pad_img_3_3_addr_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 668 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_54 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 668 'getelementptr' 'pad_img_3_4_addr_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 669 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_54 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 669 'getelementptr' 'pad_img_3_5_addr_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_54 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_149" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 670 'getelementptr' 'pad_img_3_6_addr_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 0.00>
ST_13 : Operation 671 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_54 = load i6 %pad_img_0_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 671 'load' 'pad_img_0_0_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 672 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_54 = load i6 %pad_img_0_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 672 'load' 'pad_img_0_1_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 673 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_54 = load i6 %pad_img_0_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 673 'load' 'pad_img_0_2_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 674 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_54 = load i6 %pad_img_0_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 674 'load' 'pad_img_0_3_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 675 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_54 = load i6 %pad_img_0_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 675 'load' 'pad_img_0_4_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 676 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_54 = load i6 %pad_img_0_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 676 'load' 'pad_img_0_5_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 677 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_54 = load i6 %pad_img_0_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 677 'load' 'pad_img_0_6_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 678 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_54 = load i6 %pad_img_1_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 678 'load' 'pad_img_1_0_load_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 679 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_54 = load i6 %pad_img_1_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 679 'load' 'pad_img_1_1_load_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 680 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_54 = load i6 %pad_img_1_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 680 'load' 'pad_img_1_2_load_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 681 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_54 = load i6 %pad_img_1_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 681 'load' 'pad_img_1_3_load_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 682 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_54 = load i6 %pad_img_1_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 682 'load' 'pad_img_1_4_load_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 683 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_54 = load i6 %pad_img_1_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 683 'load' 'pad_img_1_5_load_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 684 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_54 = load i6 %pad_img_1_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 684 'load' 'pad_img_1_6_load_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 685 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_54 = load i6 %pad_img_2_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 685 'load' 'pad_img_2_0_load_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 686 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_54 = load i6 %pad_img_2_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 686 'load' 'pad_img_2_1_load_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 687 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_54 = load i6 %pad_img_2_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 687 'load' 'pad_img_2_2_load_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 688 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_54 = load i6 %pad_img_2_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 688 'load' 'pad_img_2_3_load_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 689 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_54 = load i6 %pad_img_2_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 689 'load' 'pad_img_2_4_load_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 690 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_54 = load i6 %pad_img_2_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 690 'load' 'pad_img_2_5_load_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 691 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_54 = load i6 %pad_img_2_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 691 'load' 'pad_img_2_6_load_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 692 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_54 = load i6 %pad_img_3_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 692 'load' 'pad_img_3_0_load_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 693 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_54 = load i6 %pad_img_3_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 693 'load' 'pad_img_3_1_load_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 694 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_54 = load i6 %pad_img_3_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 694 'load' 'pad_img_3_2_load_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 695 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_54 = load i6 %pad_img_3_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 695 'load' 'pad_img_3_3_load_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 696 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_54 = load i6 %pad_img_3_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 696 'load' 'pad_img_3_4_load_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 697 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_54 = load i6 %pad_img_3_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 697 'load' 'pad_img_3_5_load_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 698 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_54 = load i6 %pad_img_3_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 698 'load' 'pad_img_3_6_load_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 699 [1/1] (1.82ns)   --->   "%add_ln39_64 = add i6 %add_ln39_63, i6 %zext_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 699 'add' 'add_ln39_64' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln39_151 = zext i6 %add_ln39_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 700 'zext' 'zext_ln39_151' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 701 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_55 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 701 'getelementptr' 'pad_img_0_0_addr_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 702 [1/1] (1.82ns)   --->   "%add_ln39_65 = add i6 %add_ln39_63, i6 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 702 'add' 'add_ln39_65' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln39_152 = zext i6 %add_ln39_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 703 'zext' 'zext_ln39_152' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 704 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_56 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 704 'getelementptr' 'pad_img_0_0_addr_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 705 [1/1] (1.82ns)   --->   "%add_ln39_66 = add i6 %add_ln39_63, i6 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 705 'add' 'add_ln39_66' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln39_153 = zext i6 %add_ln39_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 706 'zext' 'zext_ln39_153' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 707 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_57 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 707 'getelementptr' 'pad_img_0_0_addr_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 708 [1/1] (1.82ns)   --->   "%add_ln39_67 = add i6 %add_ln39_63, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 708 'add' 'add_ln39_67' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln39_154 = zext i6 %add_ln39_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 709 'zext' 'zext_ln39_154' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 710 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_58 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 710 'getelementptr' 'pad_img_0_0_addr_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 711 [1/1] (1.82ns)   --->   "%add_ln39_68 = add i6 %add_ln39_63, i6 %zext_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 711 'add' 'add_ln39_68' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln39_155 = zext i6 %add_ln39_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 712 'zext' 'zext_ln39_155' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 713 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_59 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 713 'getelementptr' 'pad_img_0_0_addr_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 714 [1/1] (1.82ns)   --->   "%add_ln39_69 = add i6 %add_ln39_63, i6 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 714 'add' 'add_ln39_69' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln39_156 = zext i6 %add_ln39_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 715 'zext' 'zext_ln39_156' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 716 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_60 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 716 'getelementptr' 'pad_img_0_0_addr_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 717 [1/1] (1.82ns)   --->   "%add_ln39_70 = add i6 %add_ln39_63, i6 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 717 'add' 'add_ln39_70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln39_157 = zext i6 %add_ln39_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 718 'zext' 'zext_ln39_157' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 719 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_61 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 719 'getelementptr' 'pad_img_0_0_addr_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 720 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_55 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 720 'getelementptr' 'pad_img_0_1_addr_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 721 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_56 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 721 'getelementptr' 'pad_img_0_1_addr_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 722 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_57 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 722 'getelementptr' 'pad_img_0_1_addr_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 723 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_58 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 723 'getelementptr' 'pad_img_0_1_addr_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 724 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_59 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 724 'getelementptr' 'pad_img_0_1_addr_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 725 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_60 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 725 'getelementptr' 'pad_img_0_1_addr_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 726 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_61 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 726 'getelementptr' 'pad_img_0_1_addr_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 727 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_55 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 727 'getelementptr' 'pad_img_0_2_addr_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_56 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 728 'getelementptr' 'pad_img_0_2_addr_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_57 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 729 'getelementptr' 'pad_img_0_2_addr_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_58 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 730 'getelementptr' 'pad_img_0_2_addr_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_59 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 731 'getelementptr' 'pad_img_0_2_addr_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 732 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_60 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 732 'getelementptr' 'pad_img_0_2_addr_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_61 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 733 'getelementptr' 'pad_img_0_2_addr_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_55 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 734 'getelementptr' 'pad_img_0_3_addr_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_56 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 735 'getelementptr' 'pad_img_0_3_addr_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_57 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 736 'getelementptr' 'pad_img_0_3_addr_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_58 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 737 'getelementptr' 'pad_img_0_3_addr_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_59 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 738 'getelementptr' 'pad_img_0_3_addr_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_60 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 739 'getelementptr' 'pad_img_0_3_addr_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 740 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_61 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 740 'getelementptr' 'pad_img_0_3_addr_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 741 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_55 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 741 'getelementptr' 'pad_img_0_4_addr_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 742 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_56 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 742 'getelementptr' 'pad_img_0_4_addr_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 743 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_57 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 743 'getelementptr' 'pad_img_0_4_addr_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_58 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 744 'getelementptr' 'pad_img_0_4_addr_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_59 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 745 'getelementptr' 'pad_img_0_4_addr_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_60 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 746 'getelementptr' 'pad_img_0_4_addr_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_61 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 747 'getelementptr' 'pad_img_0_4_addr_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 748 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_55 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 748 'getelementptr' 'pad_img_0_5_addr_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 749 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_56 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 749 'getelementptr' 'pad_img_0_5_addr_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 750 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_57 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 750 'getelementptr' 'pad_img_0_5_addr_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 751 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_58 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 751 'getelementptr' 'pad_img_0_5_addr_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 752 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_59 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 752 'getelementptr' 'pad_img_0_5_addr_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 753 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_60 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 753 'getelementptr' 'pad_img_0_5_addr_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 754 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_61 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 754 'getelementptr' 'pad_img_0_5_addr_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 755 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_55 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 755 'getelementptr' 'pad_img_0_6_addr_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 756 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_56 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 756 'getelementptr' 'pad_img_0_6_addr_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 757 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_57 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 757 'getelementptr' 'pad_img_0_6_addr_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 758 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_58 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 758 'getelementptr' 'pad_img_0_6_addr_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 759 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_59 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 759 'getelementptr' 'pad_img_0_6_addr_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 760 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_60 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 760 'getelementptr' 'pad_img_0_6_addr_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 761 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_61 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 761 'getelementptr' 'pad_img_0_6_addr_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 0.00>
ST_13 : Operation 762 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_55 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 762 'getelementptr' 'pad_img_1_0_addr_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 763 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_56 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 763 'getelementptr' 'pad_img_1_0_addr_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 764 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_57 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 764 'getelementptr' 'pad_img_1_0_addr_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 765 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_58 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 765 'getelementptr' 'pad_img_1_0_addr_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 766 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_59 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 766 'getelementptr' 'pad_img_1_0_addr_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_60 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 767 'getelementptr' 'pad_img_1_0_addr_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_61 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 768 'getelementptr' 'pad_img_1_0_addr_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 769 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_55 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 769 'getelementptr' 'pad_img_1_1_addr_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 770 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_56 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 770 'getelementptr' 'pad_img_1_1_addr_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 771 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_57 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 771 'getelementptr' 'pad_img_1_1_addr_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 772 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_58 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 772 'getelementptr' 'pad_img_1_1_addr_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 773 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_59 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 773 'getelementptr' 'pad_img_1_1_addr_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 774 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_60 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 774 'getelementptr' 'pad_img_1_1_addr_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 775 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_61 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 775 'getelementptr' 'pad_img_1_1_addr_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 776 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_55 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 776 'getelementptr' 'pad_img_1_2_addr_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 777 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_56 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 777 'getelementptr' 'pad_img_1_2_addr_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 778 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_57 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 778 'getelementptr' 'pad_img_1_2_addr_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 779 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_58 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 779 'getelementptr' 'pad_img_1_2_addr_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 780 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_59 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 780 'getelementptr' 'pad_img_1_2_addr_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 781 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_60 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 781 'getelementptr' 'pad_img_1_2_addr_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 782 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_61 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 782 'getelementptr' 'pad_img_1_2_addr_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 783 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_55 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 783 'getelementptr' 'pad_img_1_3_addr_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 784 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_56 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 784 'getelementptr' 'pad_img_1_3_addr_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 785 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_57 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 785 'getelementptr' 'pad_img_1_3_addr_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 786 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_58 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 786 'getelementptr' 'pad_img_1_3_addr_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 787 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_59 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 787 'getelementptr' 'pad_img_1_3_addr_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 788 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_60 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 788 'getelementptr' 'pad_img_1_3_addr_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 789 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_61 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 789 'getelementptr' 'pad_img_1_3_addr_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 790 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_55 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 790 'getelementptr' 'pad_img_1_4_addr_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 791 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_56 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 791 'getelementptr' 'pad_img_1_4_addr_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 792 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_57 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 792 'getelementptr' 'pad_img_1_4_addr_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 793 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_58 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 793 'getelementptr' 'pad_img_1_4_addr_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 794 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_59 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 794 'getelementptr' 'pad_img_1_4_addr_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 795 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_60 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 795 'getelementptr' 'pad_img_1_4_addr_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 796 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_61 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 796 'getelementptr' 'pad_img_1_4_addr_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 797 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_55 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 797 'getelementptr' 'pad_img_1_5_addr_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 798 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_56 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 798 'getelementptr' 'pad_img_1_5_addr_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 799 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_57 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 799 'getelementptr' 'pad_img_1_5_addr_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 800 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_58 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 800 'getelementptr' 'pad_img_1_5_addr_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 801 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_59 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 801 'getelementptr' 'pad_img_1_5_addr_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 802 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_60 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 802 'getelementptr' 'pad_img_1_5_addr_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 803 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_61 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 803 'getelementptr' 'pad_img_1_5_addr_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 804 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_55 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 804 'getelementptr' 'pad_img_1_6_addr_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_56 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 805 'getelementptr' 'pad_img_1_6_addr_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 806 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_57 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 806 'getelementptr' 'pad_img_1_6_addr_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 807 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_58 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 807 'getelementptr' 'pad_img_1_6_addr_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 808 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_59 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 808 'getelementptr' 'pad_img_1_6_addr_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 809 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_60 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 809 'getelementptr' 'pad_img_1_6_addr_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 810 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_61 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 810 'getelementptr' 'pad_img_1_6_addr_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 0.00>
ST_13 : Operation 811 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_55 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 811 'getelementptr' 'pad_img_2_0_addr_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 812 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_56 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 812 'getelementptr' 'pad_img_2_0_addr_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 813 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_57 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 813 'getelementptr' 'pad_img_2_0_addr_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 814 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_58 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 814 'getelementptr' 'pad_img_2_0_addr_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 815 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_59 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 815 'getelementptr' 'pad_img_2_0_addr_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 816 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_60 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 816 'getelementptr' 'pad_img_2_0_addr_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 817 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_61 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 817 'getelementptr' 'pad_img_2_0_addr_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 818 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_55 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 818 'getelementptr' 'pad_img_2_1_addr_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 819 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_56 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 819 'getelementptr' 'pad_img_2_1_addr_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 820 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_57 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 820 'getelementptr' 'pad_img_2_1_addr_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 821 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_58 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 821 'getelementptr' 'pad_img_2_1_addr_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 822 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_59 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 822 'getelementptr' 'pad_img_2_1_addr_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 823 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_60 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 823 'getelementptr' 'pad_img_2_1_addr_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 824 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_61 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 824 'getelementptr' 'pad_img_2_1_addr_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 825 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_55 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 825 'getelementptr' 'pad_img_2_2_addr_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 826 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_56 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 826 'getelementptr' 'pad_img_2_2_addr_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 827 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_57 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 827 'getelementptr' 'pad_img_2_2_addr_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 828 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_58 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 828 'getelementptr' 'pad_img_2_2_addr_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 829 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_59 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 829 'getelementptr' 'pad_img_2_2_addr_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 830 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_60 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 830 'getelementptr' 'pad_img_2_2_addr_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 831 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_61 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 831 'getelementptr' 'pad_img_2_2_addr_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 832 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_55 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 832 'getelementptr' 'pad_img_2_3_addr_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 833 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_56 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 833 'getelementptr' 'pad_img_2_3_addr_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 834 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_57 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 834 'getelementptr' 'pad_img_2_3_addr_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 835 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_58 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 835 'getelementptr' 'pad_img_2_3_addr_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 836 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_59 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 836 'getelementptr' 'pad_img_2_3_addr_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 837 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_60 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 837 'getelementptr' 'pad_img_2_3_addr_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 838 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_61 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 838 'getelementptr' 'pad_img_2_3_addr_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 839 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_55 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 839 'getelementptr' 'pad_img_2_4_addr_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 840 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_56 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 840 'getelementptr' 'pad_img_2_4_addr_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 841 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_57 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 841 'getelementptr' 'pad_img_2_4_addr_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 842 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_58 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 842 'getelementptr' 'pad_img_2_4_addr_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_59 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 843 'getelementptr' 'pad_img_2_4_addr_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 844 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_60 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 844 'getelementptr' 'pad_img_2_4_addr_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 845 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_61 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 845 'getelementptr' 'pad_img_2_4_addr_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 846 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_55 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 846 'getelementptr' 'pad_img_2_5_addr_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 847 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_56 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 847 'getelementptr' 'pad_img_2_5_addr_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 848 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_57 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 848 'getelementptr' 'pad_img_2_5_addr_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 849 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_58 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 849 'getelementptr' 'pad_img_2_5_addr_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 850 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_59 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 850 'getelementptr' 'pad_img_2_5_addr_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 851 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_60 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 851 'getelementptr' 'pad_img_2_5_addr_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 852 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_61 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 852 'getelementptr' 'pad_img_2_5_addr_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 853 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_55 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 853 'getelementptr' 'pad_img_2_6_addr_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 854 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_56 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 854 'getelementptr' 'pad_img_2_6_addr_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 855 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_57 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 855 'getelementptr' 'pad_img_2_6_addr_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 856 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_58 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 856 'getelementptr' 'pad_img_2_6_addr_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 857 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_59 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 857 'getelementptr' 'pad_img_2_6_addr_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 858 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_60 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 858 'getelementptr' 'pad_img_2_6_addr_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 859 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_61 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 859 'getelementptr' 'pad_img_2_6_addr_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 0.00>
ST_13 : Operation 860 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_55 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 860 'getelementptr' 'pad_img_3_0_addr_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 861 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_56 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 861 'getelementptr' 'pad_img_3_0_addr_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 862 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_57 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 862 'getelementptr' 'pad_img_3_0_addr_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 863 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_58 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 863 'getelementptr' 'pad_img_3_0_addr_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 864 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_59 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 864 'getelementptr' 'pad_img_3_0_addr_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 865 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_60 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 865 'getelementptr' 'pad_img_3_0_addr_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 866 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_61 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 866 'getelementptr' 'pad_img_3_0_addr_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 867 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_55 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 867 'getelementptr' 'pad_img_3_1_addr_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 868 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_56 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 868 'getelementptr' 'pad_img_3_1_addr_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 869 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_57 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 869 'getelementptr' 'pad_img_3_1_addr_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_58 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 870 'getelementptr' 'pad_img_3_1_addr_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_59 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 871 'getelementptr' 'pad_img_3_1_addr_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 872 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_60 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 872 'getelementptr' 'pad_img_3_1_addr_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 873 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_61 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 873 'getelementptr' 'pad_img_3_1_addr_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 874 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_55 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 874 'getelementptr' 'pad_img_3_2_addr_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 875 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_56 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 875 'getelementptr' 'pad_img_3_2_addr_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 876 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_57 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 876 'getelementptr' 'pad_img_3_2_addr_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 877 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_58 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 877 'getelementptr' 'pad_img_3_2_addr_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 878 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_59 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 878 'getelementptr' 'pad_img_3_2_addr_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 879 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_60 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 879 'getelementptr' 'pad_img_3_2_addr_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_61 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 880 'getelementptr' 'pad_img_3_2_addr_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 881 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_55 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 881 'getelementptr' 'pad_img_3_3_addr_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 882 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_56 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 882 'getelementptr' 'pad_img_3_3_addr_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 883 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_57 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 883 'getelementptr' 'pad_img_3_3_addr_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 884 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_58 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 884 'getelementptr' 'pad_img_3_3_addr_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 885 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_59 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 885 'getelementptr' 'pad_img_3_3_addr_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 886 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_60 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 886 'getelementptr' 'pad_img_3_3_addr_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 887 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_61 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 887 'getelementptr' 'pad_img_3_3_addr_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 888 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_55 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 888 'getelementptr' 'pad_img_3_4_addr_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 889 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_56 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 889 'getelementptr' 'pad_img_3_4_addr_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 890 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_57 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 890 'getelementptr' 'pad_img_3_4_addr_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 891 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_58 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 891 'getelementptr' 'pad_img_3_4_addr_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 892 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_59 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 892 'getelementptr' 'pad_img_3_4_addr_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 893 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_60 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 893 'getelementptr' 'pad_img_3_4_addr_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 894 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_61 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 894 'getelementptr' 'pad_img_3_4_addr_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 895 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_55 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 895 'getelementptr' 'pad_img_3_5_addr_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 896 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_56 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 896 'getelementptr' 'pad_img_3_5_addr_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 897 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_57 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 897 'getelementptr' 'pad_img_3_5_addr_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 898 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_58 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 898 'getelementptr' 'pad_img_3_5_addr_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 899 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_59 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 899 'getelementptr' 'pad_img_3_5_addr_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 900 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_60 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 900 'getelementptr' 'pad_img_3_5_addr_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 901 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_61 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 901 'getelementptr' 'pad_img_3_5_addr_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 902 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_55 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 902 'getelementptr' 'pad_img_3_6_addr_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 903 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_56 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_152" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 903 'getelementptr' 'pad_img_3_6_addr_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 904 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_57 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_153" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 904 'getelementptr' 'pad_img_3_6_addr_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 905 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_58 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_154" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 905 'getelementptr' 'pad_img_3_6_addr_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 906 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_59 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_155" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 906 'getelementptr' 'pad_img_3_6_addr_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 907 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_60 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_156" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 907 'getelementptr' 'pad_img_3_6_addr_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 908 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_61 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_157" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 908 'getelementptr' 'pad_img_3_6_addr_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 0.00>
ST_13 : Operation 909 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_55 = load i6 %pad_img_0_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 909 'load' 'pad_img_0_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 910 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_55 = load i6 %pad_img_0_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 910 'load' 'pad_img_0_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 911 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_55 = load i6 %pad_img_0_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 911 'load' 'pad_img_0_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 912 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_55 = load i6 %pad_img_0_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 912 'load' 'pad_img_0_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 913 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_55 = load i6 %pad_img_0_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 913 'load' 'pad_img_0_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 914 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_55 = load i6 %pad_img_0_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 914 'load' 'pad_img_0_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 915 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_55 = load i6 %pad_img_0_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 915 'load' 'pad_img_0_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 916 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_55 = load i6 %pad_img_1_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 916 'load' 'pad_img_1_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 917 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_55 = load i6 %pad_img_1_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 917 'load' 'pad_img_1_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 918 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_55 = load i6 %pad_img_1_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 918 'load' 'pad_img_1_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 919 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_55 = load i6 %pad_img_1_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 919 'load' 'pad_img_1_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 920 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_55 = load i6 %pad_img_1_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 920 'load' 'pad_img_1_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 921 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_55 = load i6 %pad_img_1_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 921 'load' 'pad_img_1_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 922 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_55 = load i6 %pad_img_1_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 922 'load' 'pad_img_1_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 923 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_55 = load i6 %pad_img_2_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 923 'load' 'pad_img_2_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 924 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_55 = load i6 %pad_img_2_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 924 'load' 'pad_img_2_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 925 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_55 = load i6 %pad_img_2_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 925 'load' 'pad_img_2_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 926 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_55 = load i6 %pad_img_2_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 926 'load' 'pad_img_2_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 927 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_55 = load i6 %pad_img_2_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 927 'load' 'pad_img_2_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 928 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_55 = load i6 %pad_img_2_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 928 'load' 'pad_img_2_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 929 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_55 = load i6 %pad_img_2_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 929 'load' 'pad_img_2_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 930 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_55 = load i6 %pad_img_3_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 930 'load' 'pad_img_3_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 931 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_55 = load i6 %pad_img_3_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 931 'load' 'pad_img_3_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 932 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_55 = load i6 %pad_img_3_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 932 'load' 'pad_img_3_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 933 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_55 = load i6 %pad_img_3_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 933 'load' 'pad_img_3_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 934 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_55 = load i6 %pad_img_3_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 934 'load' 'pad_img_3_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 935 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_55 = load i6 %pad_img_3_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 935 'load' 'pad_img_3_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 936 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_55 = load i6 %pad_img_3_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 936 'load' 'pad_img_3_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 937 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_56 = load i6 %pad_img_0_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 937 'load' 'pad_img_0_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 938 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_56 = load i6 %pad_img_0_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 938 'load' 'pad_img_0_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 939 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_56 = load i6 %pad_img_0_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 939 'load' 'pad_img_0_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 940 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_56 = load i6 %pad_img_0_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 940 'load' 'pad_img_0_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 941 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_56 = load i6 %pad_img_0_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 941 'load' 'pad_img_0_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 942 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_56 = load i6 %pad_img_0_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 942 'load' 'pad_img_0_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 943 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_56 = load i6 %pad_img_0_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 943 'load' 'pad_img_0_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 944 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_56 = load i6 %pad_img_1_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 944 'load' 'pad_img_1_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 945 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_56 = load i6 %pad_img_1_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 945 'load' 'pad_img_1_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 946 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_56 = load i6 %pad_img_1_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 946 'load' 'pad_img_1_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 947 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_56 = load i6 %pad_img_1_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 947 'load' 'pad_img_1_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 948 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_56 = load i6 %pad_img_1_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 948 'load' 'pad_img_1_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 949 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_56 = load i6 %pad_img_1_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 949 'load' 'pad_img_1_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 950 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_56 = load i6 %pad_img_1_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 950 'load' 'pad_img_1_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 951 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_56 = load i6 %pad_img_2_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 951 'load' 'pad_img_2_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 952 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_56 = load i6 %pad_img_2_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 952 'load' 'pad_img_2_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 953 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_56 = load i6 %pad_img_2_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 953 'load' 'pad_img_2_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 954 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_56 = load i6 %pad_img_2_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 954 'load' 'pad_img_2_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 955 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_56 = load i6 %pad_img_2_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 955 'load' 'pad_img_2_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 956 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_56 = load i6 %pad_img_2_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 956 'load' 'pad_img_2_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 957 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_56 = load i6 %pad_img_2_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 957 'load' 'pad_img_2_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 958 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_56 = load i6 %pad_img_3_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 958 'load' 'pad_img_3_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 959 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_56 = load i6 %pad_img_3_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 959 'load' 'pad_img_3_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 960 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_56 = load i6 %pad_img_3_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 960 'load' 'pad_img_3_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 961 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_56 = load i6 %pad_img_3_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 961 'load' 'pad_img_3_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 962 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_56 = load i6 %pad_img_3_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 962 'load' 'pad_img_3_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 963 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_56 = load i6 %pad_img_3_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 963 'load' 'pad_img_3_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 964 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_56 = load i6 %pad_img_3_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 964 'load' 'pad_img_3_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 965 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_57 = load i6 %pad_img_0_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 965 'load' 'pad_img_0_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 966 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_57 = load i6 %pad_img_0_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 966 'load' 'pad_img_0_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 967 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_57 = load i6 %pad_img_0_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 967 'load' 'pad_img_0_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 968 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_57 = load i6 %pad_img_0_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 968 'load' 'pad_img_0_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 969 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_57 = load i6 %pad_img_0_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 969 'load' 'pad_img_0_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 970 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_57 = load i6 %pad_img_0_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 970 'load' 'pad_img_0_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 971 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_57 = load i6 %pad_img_0_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 971 'load' 'pad_img_0_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 972 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_57 = load i6 %pad_img_1_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 972 'load' 'pad_img_1_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 973 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_57 = load i6 %pad_img_1_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 973 'load' 'pad_img_1_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 974 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_57 = load i6 %pad_img_1_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 974 'load' 'pad_img_1_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 975 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_57 = load i6 %pad_img_1_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 975 'load' 'pad_img_1_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 976 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_57 = load i6 %pad_img_1_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 976 'load' 'pad_img_1_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 977 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_57 = load i6 %pad_img_1_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 977 'load' 'pad_img_1_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 978 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_57 = load i6 %pad_img_1_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 978 'load' 'pad_img_1_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 979 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_57 = load i6 %pad_img_2_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 979 'load' 'pad_img_2_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 980 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_57 = load i6 %pad_img_2_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 980 'load' 'pad_img_2_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 981 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_57 = load i6 %pad_img_2_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 981 'load' 'pad_img_2_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 982 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_57 = load i6 %pad_img_2_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 982 'load' 'pad_img_2_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 983 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_57 = load i6 %pad_img_2_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 983 'load' 'pad_img_2_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 984 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_57 = load i6 %pad_img_2_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 984 'load' 'pad_img_2_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 985 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_57 = load i6 %pad_img_2_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 985 'load' 'pad_img_2_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 986 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_57 = load i6 %pad_img_3_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 986 'load' 'pad_img_3_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 987 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_57 = load i6 %pad_img_3_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 987 'load' 'pad_img_3_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 988 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_57 = load i6 %pad_img_3_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 988 'load' 'pad_img_3_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 989 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_57 = load i6 %pad_img_3_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 989 'load' 'pad_img_3_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 990 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_57 = load i6 %pad_img_3_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 990 'load' 'pad_img_3_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 991 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_57 = load i6 %pad_img_3_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 991 'load' 'pad_img_3_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 992 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_57 = load i6 %pad_img_3_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 992 'load' 'pad_img_3_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 993 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_58 = load i6 %pad_img_0_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 993 'load' 'pad_img_0_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 994 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_58 = load i6 %pad_img_0_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 994 'load' 'pad_img_0_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 995 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_58 = load i6 %pad_img_0_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 995 'load' 'pad_img_0_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 996 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_58 = load i6 %pad_img_0_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 996 'load' 'pad_img_0_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 997 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_58 = load i6 %pad_img_0_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 997 'load' 'pad_img_0_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 998 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_58 = load i6 %pad_img_0_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 998 'load' 'pad_img_0_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 999 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_58 = load i6 %pad_img_0_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 999 'load' 'pad_img_0_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1000 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_58 = load i6 %pad_img_1_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1000 'load' 'pad_img_1_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1001 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_58 = load i6 %pad_img_1_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1001 'load' 'pad_img_1_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1002 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_58 = load i6 %pad_img_1_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1002 'load' 'pad_img_1_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1003 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_58 = load i6 %pad_img_1_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1003 'load' 'pad_img_1_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1004 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_58 = load i6 %pad_img_1_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1004 'load' 'pad_img_1_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1005 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_58 = load i6 %pad_img_1_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1005 'load' 'pad_img_1_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1006 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_58 = load i6 %pad_img_1_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1006 'load' 'pad_img_1_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1007 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_58 = load i6 %pad_img_2_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1007 'load' 'pad_img_2_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1008 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_58 = load i6 %pad_img_2_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1008 'load' 'pad_img_2_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1009 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_58 = load i6 %pad_img_2_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1009 'load' 'pad_img_2_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1010 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_58 = load i6 %pad_img_2_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1010 'load' 'pad_img_2_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1011 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_58 = load i6 %pad_img_2_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1011 'load' 'pad_img_2_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1012 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_58 = load i6 %pad_img_2_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1012 'load' 'pad_img_2_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1013 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_58 = load i6 %pad_img_2_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1013 'load' 'pad_img_2_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1014 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_58 = load i6 %pad_img_3_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1014 'load' 'pad_img_3_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1015 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_58 = load i6 %pad_img_3_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1015 'load' 'pad_img_3_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1016 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_58 = load i6 %pad_img_3_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1016 'load' 'pad_img_3_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1017 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_58 = load i6 %pad_img_3_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1017 'load' 'pad_img_3_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1018 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_58 = load i6 %pad_img_3_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1018 'load' 'pad_img_3_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1019 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_58 = load i6 %pad_img_3_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1019 'load' 'pad_img_3_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1020 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_58 = load i6 %pad_img_3_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1020 'load' 'pad_img_3_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1021 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_59 = load i6 %pad_img_0_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1021 'load' 'pad_img_0_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1022 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_59 = load i6 %pad_img_0_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1022 'load' 'pad_img_0_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1023 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_59 = load i6 %pad_img_0_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1023 'load' 'pad_img_0_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1024 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_59 = load i6 %pad_img_0_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1024 'load' 'pad_img_0_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1025 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_59 = load i6 %pad_img_0_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1025 'load' 'pad_img_0_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1026 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_59 = load i6 %pad_img_0_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1026 'load' 'pad_img_0_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1027 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_59 = load i6 %pad_img_0_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1027 'load' 'pad_img_0_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1028 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_59 = load i6 %pad_img_1_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1028 'load' 'pad_img_1_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1029 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_59 = load i6 %pad_img_1_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1029 'load' 'pad_img_1_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1030 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_59 = load i6 %pad_img_1_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1030 'load' 'pad_img_1_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1031 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_59 = load i6 %pad_img_1_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1031 'load' 'pad_img_1_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1032 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_59 = load i6 %pad_img_1_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1032 'load' 'pad_img_1_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1033 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_59 = load i6 %pad_img_1_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1033 'load' 'pad_img_1_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1034 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_59 = load i6 %pad_img_1_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1034 'load' 'pad_img_1_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1035 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_59 = load i6 %pad_img_2_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1035 'load' 'pad_img_2_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1036 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_59 = load i6 %pad_img_2_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1036 'load' 'pad_img_2_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1037 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_59 = load i6 %pad_img_2_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1037 'load' 'pad_img_2_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1038 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_59 = load i6 %pad_img_2_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1038 'load' 'pad_img_2_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1039 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_59 = load i6 %pad_img_2_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1039 'load' 'pad_img_2_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1040 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_59 = load i6 %pad_img_2_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1040 'load' 'pad_img_2_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1041 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_59 = load i6 %pad_img_2_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1041 'load' 'pad_img_2_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1042 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_59 = load i6 %pad_img_3_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1042 'load' 'pad_img_3_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1043 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_59 = load i6 %pad_img_3_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1043 'load' 'pad_img_3_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1044 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_59 = load i6 %pad_img_3_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1044 'load' 'pad_img_3_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1045 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_59 = load i6 %pad_img_3_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1045 'load' 'pad_img_3_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1046 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_59 = load i6 %pad_img_3_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1046 'load' 'pad_img_3_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1047 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_59 = load i6 %pad_img_3_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1047 'load' 'pad_img_3_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1048 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_59 = load i6 %pad_img_3_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1048 'load' 'pad_img_3_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1049 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_60 = load i6 %pad_img_0_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1049 'load' 'pad_img_0_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1050 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_60 = load i6 %pad_img_0_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1050 'load' 'pad_img_0_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1051 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_60 = load i6 %pad_img_0_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1051 'load' 'pad_img_0_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1052 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_60 = load i6 %pad_img_0_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1052 'load' 'pad_img_0_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1053 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_60 = load i6 %pad_img_0_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1053 'load' 'pad_img_0_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1054 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_60 = load i6 %pad_img_0_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1054 'load' 'pad_img_0_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1055 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_60 = load i6 %pad_img_0_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1055 'load' 'pad_img_0_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1056 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_60 = load i6 %pad_img_1_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1056 'load' 'pad_img_1_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1057 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_60 = load i6 %pad_img_1_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1057 'load' 'pad_img_1_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1058 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_60 = load i6 %pad_img_1_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1058 'load' 'pad_img_1_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1059 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_60 = load i6 %pad_img_1_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1059 'load' 'pad_img_1_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1060 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_60 = load i6 %pad_img_1_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1060 'load' 'pad_img_1_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1061 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_60 = load i6 %pad_img_1_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1061 'load' 'pad_img_1_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1062 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_60 = load i6 %pad_img_1_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1062 'load' 'pad_img_1_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1063 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_60 = load i6 %pad_img_2_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1063 'load' 'pad_img_2_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1064 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_60 = load i6 %pad_img_2_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1064 'load' 'pad_img_2_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1065 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_60 = load i6 %pad_img_2_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1065 'load' 'pad_img_2_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1066 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_60 = load i6 %pad_img_2_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1066 'load' 'pad_img_2_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1067 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_60 = load i6 %pad_img_2_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1067 'load' 'pad_img_2_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1068 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_60 = load i6 %pad_img_2_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1068 'load' 'pad_img_2_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1069 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_60 = load i6 %pad_img_2_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1069 'load' 'pad_img_2_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1070 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_60 = load i6 %pad_img_3_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1070 'load' 'pad_img_3_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1071 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_60 = load i6 %pad_img_3_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1071 'load' 'pad_img_3_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1072 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_60 = load i6 %pad_img_3_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1072 'load' 'pad_img_3_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1073 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_60 = load i6 %pad_img_3_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1073 'load' 'pad_img_3_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1074 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_60 = load i6 %pad_img_3_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1074 'load' 'pad_img_3_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1075 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_60 = load i6 %pad_img_3_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1075 'load' 'pad_img_3_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1076 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_60 = load i6 %pad_img_3_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1076 'load' 'pad_img_3_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1077 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_61 = load i6 %pad_img_0_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1077 'load' 'pad_img_0_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1078 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_61 = load i6 %pad_img_0_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1078 'load' 'pad_img_0_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1079 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_61 = load i6 %pad_img_0_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1079 'load' 'pad_img_0_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1080 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_61 = load i6 %pad_img_0_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1080 'load' 'pad_img_0_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1081 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_61 = load i6 %pad_img_0_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1081 'load' 'pad_img_0_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1082 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_61 = load i6 %pad_img_0_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1082 'load' 'pad_img_0_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1083 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_61 = load i6 %pad_img_0_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1083 'load' 'pad_img_0_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1084 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_61 = load i6 %pad_img_1_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1084 'load' 'pad_img_1_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1085 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_61 = load i6 %pad_img_1_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1085 'load' 'pad_img_1_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1086 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_61 = load i6 %pad_img_1_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1086 'load' 'pad_img_1_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1087 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_61 = load i6 %pad_img_1_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1087 'load' 'pad_img_1_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1088 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_61 = load i6 %pad_img_1_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1088 'load' 'pad_img_1_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1089 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_61 = load i6 %pad_img_1_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1089 'load' 'pad_img_1_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1090 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_61 = load i6 %pad_img_1_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1090 'load' 'pad_img_1_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1091 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_61 = load i6 %pad_img_2_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1091 'load' 'pad_img_2_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1092 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_61 = load i6 %pad_img_2_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1092 'load' 'pad_img_2_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1093 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_61 = load i6 %pad_img_2_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1093 'load' 'pad_img_2_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1094 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_61 = load i6 %pad_img_2_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1094 'load' 'pad_img_2_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1095 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_61 = load i6 %pad_img_2_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1095 'load' 'pad_img_2_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1096 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_61 = load i6 %pad_img_2_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1096 'load' 'pad_img_2_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1097 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_61 = load i6 %pad_img_2_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1097 'load' 'pad_img_2_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1098 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_61 = load i6 %pad_img_3_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1098 'load' 'pad_img_3_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1099 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_61 = load i6 %pad_img_3_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1099 'load' 'pad_img_3_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1100 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_61 = load i6 %pad_img_3_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1100 'load' 'pad_img_3_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1101 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_61 = load i6 %pad_img_3_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1101 'load' 'pad_img_3_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1102 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_61 = load i6 %pad_img_3_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1102 'load' 'pad_img_3_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1103 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_61 = load i6 %pad_img_3_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1103 'load' 'pad_img_3_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1104 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_61 = load i6 %pad_img_3_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1104 'load' 'pad_img_3_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1105 [1/1] (1.82ns)   --->   "%add_ln39_72 = add i6 %add_ln39_71, i6 %zext_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1105 'add' 'add_ln39_72' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln39_159 = zext i6 %add_ln39_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1106 'zext' 'zext_ln39_159' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1107 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_62 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1107 'getelementptr' 'pad_img_0_0_addr_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1108 [1/1] (1.82ns)   --->   "%add_ln39_73 = add i6 %add_ln39_71, i6 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1108 'add' 'add_ln39_73' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln39_160 = zext i6 %add_ln39_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1109 'zext' 'zext_ln39_160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1110 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_63 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1110 'getelementptr' 'pad_img_0_0_addr_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1111 [1/1] (1.82ns)   --->   "%add_ln39_74 = add i6 %add_ln39_71, i6 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1111 'add' 'add_ln39_74' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln39_161 = zext i6 %add_ln39_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1112 'zext' 'zext_ln39_161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1113 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_64 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1113 'getelementptr' 'pad_img_0_0_addr_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1114 [1/1] (1.82ns)   --->   "%add_ln39_75 = add i6 %add_ln39_71, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1114 'add' 'add_ln39_75' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln39_162 = zext i6 %add_ln39_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1115 'zext' 'zext_ln39_162' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1116 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_65 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1116 'getelementptr' 'pad_img_0_0_addr_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1117 [1/1] (1.82ns)   --->   "%add_ln39_76 = add i6 %add_ln39_71, i6 %zext_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1117 'add' 'add_ln39_76' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln39_163 = zext i6 %add_ln39_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1118 'zext' 'zext_ln39_163' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1119 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_66 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1119 'getelementptr' 'pad_img_0_0_addr_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1120 [1/1] (1.82ns)   --->   "%add_ln39_77 = add i6 %add_ln39_71, i6 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1120 'add' 'add_ln39_77' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln39_164 = zext i6 %add_ln39_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1121 'zext' 'zext_ln39_164' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1122 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_67 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1122 'getelementptr' 'pad_img_0_0_addr_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1123 [1/1] (1.82ns)   --->   "%add_ln39_78 = add i6 %add_ln39_71, i6 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1123 'add' 'add_ln39_78' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln39_165 = zext i6 %add_ln39_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1124 'zext' 'zext_ln39_165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1125 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_68 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1125 'getelementptr' 'pad_img_0_0_addr_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1126 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_62 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1126 'getelementptr' 'pad_img_0_1_addr_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1127 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_63 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1127 'getelementptr' 'pad_img_0_1_addr_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1128 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_64 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1128 'getelementptr' 'pad_img_0_1_addr_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1129 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_65 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1129 'getelementptr' 'pad_img_0_1_addr_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1130 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_66 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1130 'getelementptr' 'pad_img_0_1_addr_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1131 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_67 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1131 'getelementptr' 'pad_img_0_1_addr_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1132 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_68 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1132 'getelementptr' 'pad_img_0_1_addr_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1133 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_62 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1133 'getelementptr' 'pad_img_0_2_addr_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1134 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_63 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1134 'getelementptr' 'pad_img_0_2_addr_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1135 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_64 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1135 'getelementptr' 'pad_img_0_2_addr_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1136 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_65 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1136 'getelementptr' 'pad_img_0_2_addr_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1137 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_66 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1137 'getelementptr' 'pad_img_0_2_addr_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1138 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_67 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1138 'getelementptr' 'pad_img_0_2_addr_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1139 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_68 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1139 'getelementptr' 'pad_img_0_2_addr_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1140 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_62 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1140 'getelementptr' 'pad_img_0_3_addr_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1141 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_63 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1141 'getelementptr' 'pad_img_0_3_addr_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1142 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_64 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1142 'getelementptr' 'pad_img_0_3_addr_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1143 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_65 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1143 'getelementptr' 'pad_img_0_3_addr_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1144 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_66 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1144 'getelementptr' 'pad_img_0_3_addr_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1145 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_67 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1145 'getelementptr' 'pad_img_0_3_addr_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1146 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_68 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1146 'getelementptr' 'pad_img_0_3_addr_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1147 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_62 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1147 'getelementptr' 'pad_img_0_4_addr_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1148 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_63 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1148 'getelementptr' 'pad_img_0_4_addr_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1149 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_64 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1149 'getelementptr' 'pad_img_0_4_addr_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1150 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_65 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1150 'getelementptr' 'pad_img_0_4_addr_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1151 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_66 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1151 'getelementptr' 'pad_img_0_4_addr_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1152 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_67 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1152 'getelementptr' 'pad_img_0_4_addr_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1153 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_68 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1153 'getelementptr' 'pad_img_0_4_addr_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1154 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_62 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1154 'getelementptr' 'pad_img_0_5_addr_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1155 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_63 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1155 'getelementptr' 'pad_img_0_5_addr_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1156 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_64 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1156 'getelementptr' 'pad_img_0_5_addr_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1157 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_65 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1157 'getelementptr' 'pad_img_0_5_addr_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1158 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_66 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1158 'getelementptr' 'pad_img_0_5_addr_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1159 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_67 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1159 'getelementptr' 'pad_img_0_5_addr_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1160 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_68 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1160 'getelementptr' 'pad_img_0_5_addr_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1161 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_62 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1161 'getelementptr' 'pad_img_0_6_addr_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1162 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_63 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1162 'getelementptr' 'pad_img_0_6_addr_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1163 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_64 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1163 'getelementptr' 'pad_img_0_6_addr_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1164 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_65 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1164 'getelementptr' 'pad_img_0_6_addr_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1165 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_66 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1165 'getelementptr' 'pad_img_0_6_addr_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1166 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_67 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1166 'getelementptr' 'pad_img_0_6_addr_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1167 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_68 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1167 'getelementptr' 'pad_img_0_6_addr_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 0.00>
ST_13 : Operation 1168 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_62 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1168 'getelementptr' 'pad_img_1_0_addr_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1169 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_63 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1169 'getelementptr' 'pad_img_1_0_addr_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1170 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_64 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1170 'getelementptr' 'pad_img_1_0_addr_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1171 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_65 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1171 'getelementptr' 'pad_img_1_0_addr_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1172 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_66 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1172 'getelementptr' 'pad_img_1_0_addr_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1173 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_67 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1173 'getelementptr' 'pad_img_1_0_addr_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1174 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_68 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1174 'getelementptr' 'pad_img_1_0_addr_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1175 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_62 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1175 'getelementptr' 'pad_img_1_1_addr_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1176 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_63 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1176 'getelementptr' 'pad_img_1_1_addr_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1177 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_64 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1177 'getelementptr' 'pad_img_1_1_addr_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1178 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_65 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1178 'getelementptr' 'pad_img_1_1_addr_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1179 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_66 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1179 'getelementptr' 'pad_img_1_1_addr_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1180 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_67 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1180 'getelementptr' 'pad_img_1_1_addr_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1181 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_68 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1181 'getelementptr' 'pad_img_1_1_addr_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1182 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_62 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1182 'getelementptr' 'pad_img_1_2_addr_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1183 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_63 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1183 'getelementptr' 'pad_img_1_2_addr_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1184 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_64 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1184 'getelementptr' 'pad_img_1_2_addr_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1185 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_65 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1185 'getelementptr' 'pad_img_1_2_addr_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1186 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_66 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1186 'getelementptr' 'pad_img_1_2_addr_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1187 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_67 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1187 'getelementptr' 'pad_img_1_2_addr_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1188 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_68 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1188 'getelementptr' 'pad_img_1_2_addr_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1189 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_62 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1189 'getelementptr' 'pad_img_1_3_addr_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1190 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_63 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1190 'getelementptr' 'pad_img_1_3_addr_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1191 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_64 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1191 'getelementptr' 'pad_img_1_3_addr_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1192 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_65 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1192 'getelementptr' 'pad_img_1_3_addr_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1193 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_66 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1193 'getelementptr' 'pad_img_1_3_addr_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1194 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_67 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1194 'getelementptr' 'pad_img_1_3_addr_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1195 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_68 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1195 'getelementptr' 'pad_img_1_3_addr_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1196 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_62 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1196 'getelementptr' 'pad_img_1_4_addr_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1197 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_63 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1197 'getelementptr' 'pad_img_1_4_addr_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1198 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_64 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1198 'getelementptr' 'pad_img_1_4_addr_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1199 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_65 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1199 'getelementptr' 'pad_img_1_4_addr_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1200 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_66 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1200 'getelementptr' 'pad_img_1_4_addr_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1201 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_67 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1201 'getelementptr' 'pad_img_1_4_addr_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1202 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_68 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1202 'getelementptr' 'pad_img_1_4_addr_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1203 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_62 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1203 'getelementptr' 'pad_img_1_5_addr_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1204 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_63 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1204 'getelementptr' 'pad_img_1_5_addr_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1205 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_64 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1205 'getelementptr' 'pad_img_1_5_addr_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1206 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_65 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1206 'getelementptr' 'pad_img_1_5_addr_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1207 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_66 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1207 'getelementptr' 'pad_img_1_5_addr_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1208 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_67 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1208 'getelementptr' 'pad_img_1_5_addr_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1209 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_68 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1209 'getelementptr' 'pad_img_1_5_addr_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1210 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_62 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1210 'getelementptr' 'pad_img_1_6_addr_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1211 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_63 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1211 'getelementptr' 'pad_img_1_6_addr_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1212 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_64 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1212 'getelementptr' 'pad_img_1_6_addr_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1213 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_65 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1213 'getelementptr' 'pad_img_1_6_addr_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1214 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_66 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1214 'getelementptr' 'pad_img_1_6_addr_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1215 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_67 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1215 'getelementptr' 'pad_img_1_6_addr_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1216 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_68 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1216 'getelementptr' 'pad_img_1_6_addr_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 0.00>
ST_13 : Operation 1217 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_62 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1217 'getelementptr' 'pad_img_2_0_addr_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1218 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_63 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1218 'getelementptr' 'pad_img_2_0_addr_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1219 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_64 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1219 'getelementptr' 'pad_img_2_0_addr_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1220 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_65 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1220 'getelementptr' 'pad_img_2_0_addr_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1221 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_66 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1221 'getelementptr' 'pad_img_2_0_addr_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1222 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_67 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1222 'getelementptr' 'pad_img_2_0_addr_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1223 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_68 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1223 'getelementptr' 'pad_img_2_0_addr_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1224 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_62 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1224 'getelementptr' 'pad_img_2_1_addr_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1225 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_63 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1225 'getelementptr' 'pad_img_2_1_addr_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1226 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_64 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1226 'getelementptr' 'pad_img_2_1_addr_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1227 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_65 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1227 'getelementptr' 'pad_img_2_1_addr_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1228 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_66 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1228 'getelementptr' 'pad_img_2_1_addr_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1229 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_67 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1229 'getelementptr' 'pad_img_2_1_addr_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1230 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_68 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1230 'getelementptr' 'pad_img_2_1_addr_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1231 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_62 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1231 'getelementptr' 'pad_img_2_2_addr_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1232 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_63 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1232 'getelementptr' 'pad_img_2_2_addr_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1233 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_64 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1233 'getelementptr' 'pad_img_2_2_addr_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1234 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_65 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1234 'getelementptr' 'pad_img_2_2_addr_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1235 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_66 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1235 'getelementptr' 'pad_img_2_2_addr_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1236 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_67 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1236 'getelementptr' 'pad_img_2_2_addr_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1237 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_68 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1237 'getelementptr' 'pad_img_2_2_addr_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1238 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_62 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1238 'getelementptr' 'pad_img_2_3_addr_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1239 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_63 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1239 'getelementptr' 'pad_img_2_3_addr_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1240 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_64 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1240 'getelementptr' 'pad_img_2_3_addr_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1241 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_65 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1241 'getelementptr' 'pad_img_2_3_addr_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1242 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_66 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1242 'getelementptr' 'pad_img_2_3_addr_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1243 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_67 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1243 'getelementptr' 'pad_img_2_3_addr_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1244 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_68 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1244 'getelementptr' 'pad_img_2_3_addr_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1245 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_62 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1245 'getelementptr' 'pad_img_2_4_addr_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1246 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_63 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1246 'getelementptr' 'pad_img_2_4_addr_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1247 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_64 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1247 'getelementptr' 'pad_img_2_4_addr_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1248 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_65 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1248 'getelementptr' 'pad_img_2_4_addr_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1249 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_66 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1249 'getelementptr' 'pad_img_2_4_addr_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1250 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_67 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1250 'getelementptr' 'pad_img_2_4_addr_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1251 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_68 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1251 'getelementptr' 'pad_img_2_4_addr_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1252 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_62 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1252 'getelementptr' 'pad_img_2_5_addr_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1253 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_63 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1253 'getelementptr' 'pad_img_2_5_addr_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1254 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_64 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1254 'getelementptr' 'pad_img_2_5_addr_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1255 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_65 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1255 'getelementptr' 'pad_img_2_5_addr_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1256 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_66 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1256 'getelementptr' 'pad_img_2_5_addr_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1257 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_67 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1257 'getelementptr' 'pad_img_2_5_addr_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1258 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_68 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1258 'getelementptr' 'pad_img_2_5_addr_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1259 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_62 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1259 'getelementptr' 'pad_img_2_6_addr_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1260 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_63 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1260 'getelementptr' 'pad_img_2_6_addr_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1261 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_64 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1261 'getelementptr' 'pad_img_2_6_addr_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1262 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_65 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1262 'getelementptr' 'pad_img_2_6_addr_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1263 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_66 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1263 'getelementptr' 'pad_img_2_6_addr_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1264 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_67 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1264 'getelementptr' 'pad_img_2_6_addr_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1265 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_68 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1265 'getelementptr' 'pad_img_2_6_addr_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 0.00>
ST_13 : Operation 1266 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_62 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1266 'getelementptr' 'pad_img_3_0_addr_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1267 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_63 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1267 'getelementptr' 'pad_img_3_0_addr_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1268 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_64 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1268 'getelementptr' 'pad_img_3_0_addr_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1269 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_65 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1269 'getelementptr' 'pad_img_3_0_addr_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1270 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_66 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1270 'getelementptr' 'pad_img_3_0_addr_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1271 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_67 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1271 'getelementptr' 'pad_img_3_0_addr_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1272 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_68 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1272 'getelementptr' 'pad_img_3_0_addr_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1273 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_62 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1273 'getelementptr' 'pad_img_3_1_addr_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1274 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_63 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1274 'getelementptr' 'pad_img_3_1_addr_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1275 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_64 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1275 'getelementptr' 'pad_img_3_1_addr_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1276 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_65 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1276 'getelementptr' 'pad_img_3_1_addr_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1277 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_66 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1277 'getelementptr' 'pad_img_3_1_addr_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1278 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_67 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1278 'getelementptr' 'pad_img_3_1_addr_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1279 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_68 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1279 'getelementptr' 'pad_img_3_1_addr_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1280 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_62 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1280 'getelementptr' 'pad_img_3_2_addr_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1281 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_63 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1281 'getelementptr' 'pad_img_3_2_addr_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1282 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_64 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1282 'getelementptr' 'pad_img_3_2_addr_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1283 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_65 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1283 'getelementptr' 'pad_img_3_2_addr_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1284 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_66 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1284 'getelementptr' 'pad_img_3_2_addr_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1285 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_67 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1285 'getelementptr' 'pad_img_3_2_addr_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1286 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_68 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1286 'getelementptr' 'pad_img_3_2_addr_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1287 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_62 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1287 'getelementptr' 'pad_img_3_3_addr_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1288 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_63 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1288 'getelementptr' 'pad_img_3_3_addr_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1289 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_64 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1289 'getelementptr' 'pad_img_3_3_addr_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1290 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_65 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1290 'getelementptr' 'pad_img_3_3_addr_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1291 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_66 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1291 'getelementptr' 'pad_img_3_3_addr_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1292 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_67 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1292 'getelementptr' 'pad_img_3_3_addr_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1293 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_68 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1293 'getelementptr' 'pad_img_3_3_addr_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1294 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_62 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1294 'getelementptr' 'pad_img_3_4_addr_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1295 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_63 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1295 'getelementptr' 'pad_img_3_4_addr_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1296 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_64 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1296 'getelementptr' 'pad_img_3_4_addr_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1297 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_65 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1297 'getelementptr' 'pad_img_3_4_addr_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1298 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_66 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1298 'getelementptr' 'pad_img_3_4_addr_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1299 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_67 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1299 'getelementptr' 'pad_img_3_4_addr_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1300 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_68 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1300 'getelementptr' 'pad_img_3_4_addr_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1301 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_62 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1301 'getelementptr' 'pad_img_3_5_addr_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1302 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_63 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1302 'getelementptr' 'pad_img_3_5_addr_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1303 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_64 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1303 'getelementptr' 'pad_img_3_5_addr_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1304 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_65 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1304 'getelementptr' 'pad_img_3_5_addr_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1305 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_66 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1305 'getelementptr' 'pad_img_3_5_addr_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1306 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_67 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1306 'getelementptr' 'pad_img_3_5_addr_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1307 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_68 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1307 'getelementptr' 'pad_img_3_5_addr_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1308 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_62 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1308 'getelementptr' 'pad_img_3_6_addr_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1309 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_63 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1309 'getelementptr' 'pad_img_3_6_addr_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1310 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_64 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_161" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1310 'getelementptr' 'pad_img_3_6_addr_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1311 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_65 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_162" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1311 'getelementptr' 'pad_img_3_6_addr_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1312 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_66 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_163" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1312 'getelementptr' 'pad_img_3_6_addr_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1313 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_67 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_164" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1313 'getelementptr' 'pad_img_3_6_addr_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1314 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_68 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_165" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1314 'getelementptr' 'pad_img_3_6_addr_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 0.00>
ST_13 : Operation 1315 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_62 = load i6 %pad_img_0_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1315 'load' 'pad_img_0_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1316 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_62 = load i6 %pad_img_0_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1316 'load' 'pad_img_0_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1317 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_62 = load i6 %pad_img_0_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1317 'load' 'pad_img_0_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1318 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_62 = load i6 %pad_img_0_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1318 'load' 'pad_img_0_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1319 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_62 = load i6 %pad_img_0_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1319 'load' 'pad_img_0_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1320 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_62 = load i6 %pad_img_0_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1320 'load' 'pad_img_0_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1321 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_62 = load i6 %pad_img_0_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1321 'load' 'pad_img_0_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1322 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_62 = load i6 %pad_img_1_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1322 'load' 'pad_img_1_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1323 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_62 = load i6 %pad_img_1_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1323 'load' 'pad_img_1_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1324 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_62 = load i6 %pad_img_1_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1324 'load' 'pad_img_1_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1325 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_62 = load i6 %pad_img_1_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1325 'load' 'pad_img_1_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1326 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_62 = load i6 %pad_img_1_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1326 'load' 'pad_img_1_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1327 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_62 = load i6 %pad_img_1_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1327 'load' 'pad_img_1_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1328 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_62 = load i6 %pad_img_1_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1328 'load' 'pad_img_1_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1329 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_62 = load i6 %pad_img_2_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1329 'load' 'pad_img_2_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1330 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_62 = load i6 %pad_img_2_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1330 'load' 'pad_img_2_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1331 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_62 = load i6 %pad_img_2_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1331 'load' 'pad_img_2_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1332 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_62 = load i6 %pad_img_2_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1332 'load' 'pad_img_2_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1333 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_62 = load i6 %pad_img_2_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1333 'load' 'pad_img_2_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1334 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_62 = load i6 %pad_img_2_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1334 'load' 'pad_img_2_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1335 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_62 = load i6 %pad_img_2_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1335 'load' 'pad_img_2_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1336 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_62 = load i6 %pad_img_3_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1336 'load' 'pad_img_3_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1337 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_62 = load i6 %pad_img_3_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1337 'load' 'pad_img_3_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1338 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_62 = load i6 %pad_img_3_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1338 'load' 'pad_img_3_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1339 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_62 = load i6 %pad_img_3_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1339 'load' 'pad_img_3_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1340 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_62 = load i6 %pad_img_3_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1340 'load' 'pad_img_3_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1341 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_62 = load i6 %pad_img_3_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1341 'load' 'pad_img_3_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1342 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_62 = load i6 %pad_img_3_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1342 'load' 'pad_img_3_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1343 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_63 = load i6 %pad_img_0_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1343 'load' 'pad_img_0_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1344 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_63 = load i6 %pad_img_0_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1344 'load' 'pad_img_0_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1345 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_63 = load i6 %pad_img_0_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1345 'load' 'pad_img_0_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1346 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_63 = load i6 %pad_img_0_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1346 'load' 'pad_img_0_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1347 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_63 = load i6 %pad_img_0_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1347 'load' 'pad_img_0_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1348 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_63 = load i6 %pad_img_0_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1348 'load' 'pad_img_0_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1349 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_63 = load i6 %pad_img_0_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1349 'load' 'pad_img_0_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1350 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_63 = load i6 %pad_img_1_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1350 'load' 'pad_img_1_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1351 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_63 = load i6 %pad_img_1_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1351 'load' 'pad_img_1_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1352 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_63 = load i6 %pad_img_1_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1352 'load' 'pad_img_1_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1353 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_63 = load i6 %pad_img_1_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1353 'load' 'pad_img_1_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1354 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_63 = load i6 %pad_img_1_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1354 'load' 'pad_img_1_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1355 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_63 = load i6 %pad_img_1_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1355 'load' 'pad_img_1_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1356 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_63 = load i6 %pad_img_1_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1356 'load' 'pad_img_1_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1357 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_63 = load i6 %pad_img_2_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1357 'load' 'pad_img_2_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1358 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_63 = load i6 %pad_img_2_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1358 'load' 'pad_img_2_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1359 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_63 = load i6 %pad_img_2_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1359 'load' 'pad_img_2_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1360 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_63 = load i6 %pad_img_2_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1360 'load' 'pad_img_2_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1361 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_63 = load i6 %pad_img_2_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1361 'load' 'pad_img_2_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1362 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_63 = load i6 %pad_img_2_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1362 'load' 'pad_img_2_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1363 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_63 = load i6 %pad_img_2_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1363 'load' 'pad_img_2_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1364 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_63 = load i6 %pad_img_3_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1364 'load' 'pad_img_3_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1365 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_63 = load i6 %pad_img_3_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1365 'load' 'pad_img_3_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1366 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_63 = load i6 %pad_img_3_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1366 'load' 'pad_img_3_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1367 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_63 = load i6 %pad_img_3_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1367 'load' 'pad_img_3_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1368 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_63 = load i6 %pad_img_3_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1368 'load' 'pad_img_3_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1369 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_63 = load i6 %pad_img_3_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1369 'load' 'pad_img_3_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1370 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_63 = load i6 %pad_img_3_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1370 'load' 'pad_img_3_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1371 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_64 = load i6 %pad_img_0_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1371 'load' 'pad_img_0_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1372 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_64 = load i6 %pad_img_0_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1372 'load' 'pad_img_0_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1373 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_64 = load i6 %pad_img_0_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1373 'load' 'pad_img_0_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1374 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_64 = load i6 %pad_img_0_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1374 'load' 'pad_img_0_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1375 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_64 = load i6 %pad_img_0_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1375 'load' 'pad_img_0_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1376 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_64 = load i6 %pad_img_0_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1376 'load' 'pad_img_0_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1377 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_64 = load i6 %pad_img_0_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1377 'load' 'pad_img_0_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1378 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_64 = load i6 %pad_img_1_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1378 'load' 'pad_img_1_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1379 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_64 = load i6 %pad_img_1_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1379 'load' 'pad_img_1_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1380 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_64 = load i6 %pad_img_1_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1380 'load' 'pad_img_1_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1381 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_64 = load i6 %pad_img_1_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1381 'load' 'pad_img_1_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1382 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_64 = load i6 %pad_img_1_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1382 'load' 'pad_img_1_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1383 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_64 = load i6 %pad_img_1_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1383 'load' 'pad_img_1_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1384 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_64 = load i6 %pad_img_1_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1384 'load' 'pad_img_1_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1385 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_64 = load i6 %pad_img_2_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1385 'load' 'pad_img_2_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1386 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_64 = load i6 %pad_img_2_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1386 'load' 'pad_img_2_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1387 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_64 = load i6 %pad_img_2_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1387 'load' 'pad_img_2_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1388 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_64 = load i6 %pad_img_2_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1388 'load' 'pad_img_2_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1389 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_64 = load i6 %pad_img_2_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1389 'load' 'pad_img_2_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1390 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_64 = load i6 %pad_img_2_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1390 'load' 'pad_img_2_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1391 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_64 = load i6 %pad_img_2_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1391 'load' 'pad_img_2_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1392 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_64 = load i6 %pad_img_3_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1392 'load' 'pad_img_3_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1393 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_64 = load i6 %pad_img_3_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1393 'load' 'pad_img_3_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1394 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_64 = load i6 %pad_img_3_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1394 'load' 'pad_img_3_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1395 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_64 = load i6 %pad_img_3_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1395 'load' 'pad_img_3_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1396 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_64 = load i6 %pad_img_3_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1396 'load' 'pad_img_3_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1397 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_64 = load i6 %pad_img_3_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1397 'load' 'pad_img_3_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1398 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_64 = load i6 %pad_img_3_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1398 'load' 'pad_img_3_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1399 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_65 = load i6 %pad_img_0_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1399 'load' 'pad_img_0_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1400 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_65 = load i6 %pad_img_0_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1400 'load' 'pad_img_0_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1401 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_65 = load i6 %pad_img_0_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1401 'load' 'pad_img_0_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1402 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_65 = load i6 %pad_img_0_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1402 'load' 'pad_img_0_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1403 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_65 = load i6 %pad_img_0_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1403 'load' 'pad_img_0_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1404 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_65 = load i6 %pad_img_0_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1404 'load' 'pad_img_0_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1405 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_65 = load i6 %pad_img_0_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1405 'load' 'pad_img_0_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1406 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_65 = load i6 %pad_img_1_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1406 'load' 'pad_img_1_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1407 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_65 = load i6 %pad_img_1_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1407 'load' 'pad_img_1_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1408 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_65 = load i6 %pad_img_1_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1408 'load' 'pad_img_1_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1409 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_65 = load i6 %pad_img_1_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1409 'load' 'pad_img_1_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1410 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_65 = load i6 %pad_img_1_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1410 'load' 'pad_img_1_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1411 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_65 = load i6 %pad_img_1_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1411 'load' 'pad_img_1_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1412 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_65 = load i6 %pad_img_1_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1412 'load' 'pad_img_1_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1413 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_65 = load i6 %pad_img_2_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1413 'load' 'pad_img_2_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1414 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_65 = load i6 %pad_img_2_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1414 'load' 'pad_img_2_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1415 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_65 = load i6 %pad_img_2_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1415 'load' 'pad_img_2_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1416 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_65 = load i6 %pad_img_2_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1416 'load' 'pad_img_2_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1417 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_65 = load i6 %pad_img_2_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1417 'load' 'pad_img_2_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1418 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_65 = load i6 %pad_img_2_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1418 'load' 'pad_img_2_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1419 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_65 = load i6 %pad_img_2_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1419 'load' 'pad_img_2_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1420 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_65 = load i6 %pad_img_3_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1420 'load' 'pad_img_3_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1421 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_65 = load i6 %pad_img_3_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1421 'load' 'pad_img_3_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1422 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_65 = load i6 %pad_img_3_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1422 'load' 'pad_img_3_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1423 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_65 = load i6 %pad_img_3_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1423 'load' 'pad_img_3_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1424 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_65 = load i6 %pad_img_3_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1424 'load' 'pad_img_3_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1425 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_65 = load i6 %pad_img_3_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1425 'load' 'pad_img_3_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1426 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_65 = load i6 %pad_img_3_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1426 'load' 'pad_img_3_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1427 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_66 = load i6 %pad_img_0_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1427 'load' 'pad_img_0_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1428 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_66 = load i6 %pad_img_0_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1428 'load' 'pad_img_0_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1429 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_66 = load i6 %pad_img_0_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1429 'load' 'pad_img_0_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1430 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_66 = load i6 %pad_img_0_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1430 'load' 'pad_img_0_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1431 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_66 = load i6 %pad_img_0_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1431 'load' 'pad_img_0_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1432 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_66 = load i6 %pad_img_0_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1432 'load' 'pad_img_0_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1433 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_66 = load i6 %pad_img_0_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1433 'load' 'pad_img_0_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1434 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_66 = load i6 %pad_img_1_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1434 'load' 'pad_img_1_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1435 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_66 = load i6 %pad_img_1_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1435 'load' 'pad_img_1_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1436 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_66 = load i6 %pad_img_1_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1436 'load' 'pad_img_1_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1437 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_66 = load i6 %pad_img_1_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1437 'load' 'pad_img_1_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1438 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_66 = load i6 %pad_img_1_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1438 'load' 'pad_img_1_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1439 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_66 = load i6 %pad_img_1_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1439 'load' 'pad_img_1_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1440 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_66 = load i6 %pad_img_1_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1440 'load' 'pad_img_1_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1441 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_66 = load i6 %pad_img_2_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1441 'load' 'pad_img_2_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1442 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_66 = load i6 %pad_img_2_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1442 'load' 'pad_img_2_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1443 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_66 = load i6 %pad_img_2_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1443 'load' 'pad_img_2_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1444 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_66 = load i6 %pad_img_2_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1444 'load' 'pad_img_2_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1445 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_66 = load i6 %pad_img_2_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1445 'load' 'pad_img_2_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1446 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_66 = load i6 %pad_img_2_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1446 'load' 'pad_img_2_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1447 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_66 = load i6 %pad_img_2_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1447 'load' 'pad_img_2_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1448 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_66 = load i6 %pad_img_3_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1448 'load' 'pad_img_3_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1449 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_66 = load i6 %pad_img_3_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1449 'load' 'pad_img_3_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1450 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_66 = load i6 %pad_img_3_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1450 'load' 'pad_img_3_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1451 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_66 = load i6 %pad_img_3_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1451 'load' 'pad_img_3_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1452 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_66 = load i6 %pad_img_3_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1452 'load' 'pad_img_3_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1453 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_66 = load i6 %pad_img_3_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1453 'load' 'pad_img_3_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1454 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_66 = load i6 %pad_img_3_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1454 'load' 'pad_img_3_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1455 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_67 = load i6 %pad_img_0_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1455 'load' 'pad_img_0_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1456 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_67 = load i6 %pad_img_0_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1456 'load' 'pad_img_0_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1457 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_67 = load i6 %pad_img_0_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1457 'load' 'pad_img_0_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1458 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_67 = load i6 %pad_img_0_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1458 'load' 'pad_img_0_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1459 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_67 = load i6 %pad_img_0_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1459 'load' 'pad_img_0_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1460 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_67 = load i6 %pad_img_0_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1460 'load' 'pad_img_0_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1461 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_67 = load i6 %pad_img_0_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1461 'load' 'pad_img_0_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1462 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_67 = load i6 %pad_img_1_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1462 'load' 'pad_img_1_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1463 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_67 = load i6 %pad_img_1_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1463 'load' 'pad_img_1_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1464 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_67 = load i6 %pad_img_1_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1464 'load' 'pad_img_1_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1465 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_67 = load i6 %pad_img_1_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1465 'load' 'pad_img_1_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1466 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_67 = load i6 %pad_img_1_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1466 'load' 'pad_img_1_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1467 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_67 = load i6 %pad_img_1_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1467 'load' 'pad_img_1_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1468 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_67 = load i6 %pad_img_1_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1468 'load' 'pad_img_1_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1469 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_67 = load i6 %pad_img_2_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1469 'load' 'pad_img_2_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1470 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_67 = load i6 %pad_img_2_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1470 'load' 'pad_img_2_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1471 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_67 = load i6 %pad_img_2_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1471 'load' 'pad_img_2_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1472 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_67 = load i6 %pad_img_2_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1472 'load' 'pad_img_2_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1473 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_67 = load i6 %pad_img_2_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1473 'load' 'pad_img_2_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1474 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_67 = load i6 %pad_img_2_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1474 'load' 'pad_img_2_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1475 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_67 = load i6 %pad_img_2_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1475 'load' 'pad_img_2_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1476 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_67 = load i6 %pad_img_3_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1476 'load' 'pad_img_3_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1477 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_67 = load i6 %pad_img_3_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1477 'load' 'pad_img_3_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1478 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_67 = load i6 %pad_img_3_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1478 'load' 'pad_img_3_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1479 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_67 = load i6 %pad_img_3_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1479 'load' 'pad_img_3_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1480 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_67 = load i6 %pad_img_3_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1480 'load' 'pad_img_3_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1481 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_67 = load i6 %pad_img_3_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1481 'load' 'pad_img_3_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1482 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_67 = load i6 %pad_img_3_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1482 'load' 'pad_img_3_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1483 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_68 = load i6 %pad_img_0_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1483 'load' 'pad_img_0_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1484 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_68 = load i6 %pad_img_0_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1484 'load' 'pad_img_0_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1485 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_68 = load i6 %pad_img_0_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1485 'load' 'pad_img_0_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1486 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_68 = load i6 %pad_img_0_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1486 'load' 'pad_img_0_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1487 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_68 = load i6 %pad_img_0_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1487 'load' 'pad_img_0_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1488 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_68 = load i6 %pad_img_0_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1488 'load' 'pad_img_0_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1489 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_68 = load i6 %pad_img_0_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1489 'load' 'pad_img_0_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1490 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_68 = load i6 %pad_img_1_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1490 'load' 'pad_img_1_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1491 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_68 = load i6 %pad_img_1_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1491 'load' 'pad_img_1_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1492 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_68 = load i6 %pad_img_1_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1492 'load' 'pad_img_1_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1493 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_68 = load i6 %pad_img_1_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1493 'load' 'pad_img_1_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1494 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_68 = load i6 %pad_img_1_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1494 'load' 'pad_img_1_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1495 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_68 = load i6 %pad_img_1_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1495 'load' 'pad_img_1_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1496 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_68 = load i6 %pad_img_1_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1496 'load' 'pad_img_1_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1497 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_68 = load i6 %pad_img_2_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1497 'load' 'pad_img_2_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1498 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_68 = load i6 %pad_img_2_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1498 'load' 'pad_img_2_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1499 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_68 = load i6 %pad_img_2_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1499 'load' 'pad_img_2_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1500 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_68 = load i6 %pad_img_2_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1500 'load' 'pad_img_2_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1501 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_68 = load i6 %pad_img_2_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1501 'load' 'pad_img_2_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1502 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_68 = load i6 %pad_img_2_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1502 'load' 'pad_img_2_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1503 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_68 = load i6 %pad_img_2_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1503 'load' 'pad_img_2_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1504 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_68 = load i6 %pad_img_3_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1504 'load' 'pad_img_3_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1505 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_68 = load i6 %pad_img_3_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1505 'load' 'pad_img_3_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1506 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_68 = load i6 %pad_img_3_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1506 'load' 'pad_img_3_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1507 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_68 = load i6 %pad_img_3_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1507 'load' 'pad_img_3_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1508 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_68 = load i6 %pad_img_3_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1508 'load' 'pad_img_3_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1509 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_68 = load i6 %pad_img_3_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1509 'load' 'pad_img_3_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1510 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_68 = load i6 %pad_img_3_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1510 'load' 'pad_img_3_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1511 [1/1] (1.82ns)   --->   "%add_ln39_80 = add i6 %add_ln39_79, i6 %zext_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1511 'add' 'add_ln39_80' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln39_167 = zext i6 %add_ln39_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1512 'zext' 'zext_ln39_167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1513 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_69 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1513 'getelementptr' 'pad_img_0_0_addr_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1514 [1/1] (1.82ns)   --->   "%add_ln39_81 = add i6 %add_ln39_79, i6 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1514 'add' 'add_ln39_81' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln39_168 = zext i6 %add_ln39_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1515 'zext' 'zext_ln39_168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1516 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_70 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1516 'getelementptr' 'pad_img_0_0_addr_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1517 [1/1] (1.82ns)   --->   "%add_ln39_82 = add i6 %add_ln39_79, i6 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1517 'add' 'add_ln39_82' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln39_169 = zext i6 %add_ln39_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1518 'zext' 'zext_ln39_169' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1519 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_71 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1519 'getelementptr' 'pad_img_0_0_addr_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1520 [1/1] (1.82ns)   --->   "%add_ln39_83 = add i6 %add_ln39_79, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1520 'add' 'add_ln39_83' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln39_170 = zext i6 %add_ln39_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1521 'zext' 'zext_ln39_170' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1522 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_72 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1522 'getelementptr' 'pad_img_0_0_addr_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1523 [1/1] (1.82ns)   --->   "%add_ln39_84 = add i6 %add_ln39_79, i6 %zext_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1523 'add' 'add_ln39_84' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln39_171 = zext i6 %add_ln39_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1524 'zext' 'zext_ln39_171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1525 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_73 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1525 'getelementptr' 'pad_img_0_0_addr_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1526 [1/1] (1.82ns)   --->   "%add_ln39_85 = add i6 %add_ln39_79, i6 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1526 'add' 'add_ln39_85' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln39_172 = zext i6 %add_ln39_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1527 'zext' 'zext_ln39_172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1528 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_74 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1528 'getelementptr' 'pad_img_0_0_addr_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1529 [1/1] (1.82ns)   --->   "%add_ln39_86 = add i6 %add_ln39_79, i6 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1529 'add' 'add_ln39_86' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln39_173 = zext i6 %add_ln39_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1530 'zext' 'zext_ln39_173' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1531 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_75 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1531 'getelementptr' 'pad_img_0_0_addr_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1532 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_69 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1532 'getelementptr' 'pad_img_0_1_addr_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1533 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_70 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1533 'getelementptr' 'pad_img_0_1_addr_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1534 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_71 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1534 'getelementptr' 'pad_img_0_1_addr_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1535 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_72 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1535 'getelementptr' 'pad_img_0_1_addr_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1536 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_73 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1536 'getelementptr' 'pad_img_0_1_addr_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1537 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_74 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1537 'getelementptr' 'pad_img_0_1_addr_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1538 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_75 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1538 'getelementptr' 'pad_img_0_1_addr_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1539 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_69 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1539 'getelementptr' 'pad_img_0_2_addr_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1540 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_70 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1540 'getelementptr' 'pad_img_0_2_addr_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1541 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_71 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1541 'getelementptr' 'pad_img_0_2_addr_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1542 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_72 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1542 'getelementptr' 'pad_img_0_2_addr_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1543 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_73 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1543 'getelementptr' 'pad_img_0_2_addr_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1544 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_74 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1544 'getelementptr' 'pad_img_0_2_addr_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1545 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_75 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1545 'getelementptr' 'pad_img_0_2_addr_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1546 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_69 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1546 'getelementptr' 'pad_img_0_3_addr_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1547 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_70 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1547 'getelementptr' 'pad_img_0_3_addr_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1548 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_71 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1548 'getelementptr' 'pad_img_0_3_addr_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1549 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_72 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1549 'getelementptr' 'pad_img_0_3_addr_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1550 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_73 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1550 'getelementptr' 'pad_img_0_3_addr_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1551 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_74 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1551 'getelementptr' 'pad_img_0_3_addr_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1552 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_75 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1552 'getelementptr' 'pad_img_0_3_addr_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1553 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_69 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1553 'getelementptr' 'pad_img_0_4_addr_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1554 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_70 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1554 'getelementptr' 'pad_img_0_4_addr_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1555 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_71 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1555 'getelementptr' 'pad_img_0_4_addr_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1556 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_72 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1556 'getelementptr' 'pad_img_0_4_addr_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1557 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_73 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1557 'getelementptr' 'pad_img_0_4_addr_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1558 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_74 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1558 'getelementptr' 'pad_img_0_4_addr_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1559 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_75 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1559 'getelementptr' 'pad_img_0_4_addr_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1560 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_69 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1560 'getelementptr' 'pad_img_0_5_addr_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1561 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_70 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1561 'getelementptr' 'pad_img_0_5_addr_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1562 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_71 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1562 'getelementptr' 'pad_img_0_5_addr_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1563 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_72 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1563 'getelementptr' 'pad_img_0_5_addr_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1564 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_73 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1564 'getelementptr' 'pad_img_0_5_addr_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1565 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_74 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1565 'getelementptr' 'pad_img_0_5_addr_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1566 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_75 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1566 'getelementptr' 'pad_img_0_5_addr_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1567 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_69 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1567 'getelementptr' 'pad_img_0_6_addr_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1568 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_70 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1568 'getelementptr' 'pad_img_0_6_addr_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1569 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_71 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1569 'getelementptr' 'pad_img_0_6_addr_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1570 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_72 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1570 'getelementptr' 'pad_img_0_6_addr_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1571 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_73 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1571 'getelementptr' 'pad_img_0_6_addr_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1572 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_74 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1572 'getelementptr' 'pad_img_0_6_addr_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1573 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_75 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1573 'getelementptr' 'pad_img_0_6_addr_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 0.00>
ST_13 : Operation 1574 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_69 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1574 'getelementptr' 'pad_img_1_0_addr_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1575 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_70 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1575 'getelementptr' 'pad_img_1_0_addr_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1576 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_71 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1576 'getelementptr' 'pad_img_1_0_addr_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1577 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_72 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1577 'getelementptr' 'pad_img_1_0_addr_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1578 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_73 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1578 'getelementptr' 'pad_img_1_0_addr_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1579 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_74 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1579 'getelementptr' 'pad_img_1_0_addr_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1580 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_75 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1580 'getelementptr' 'pad_img_1_0_addr_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1581 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_69 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1581 'getelementptr' 'pad_img_1_1_addr_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1582 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_70 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1582 'getelementptr' 'pad_img_1_1_addr_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1583 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_71 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1583 'getelementptr' 'pad_img_1_1_addr_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1584 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_72 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1584 'getelementptr' 'pad_img_1_1_addr_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1585 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_73 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1585 'getelementptr' 'pad_img_1_1_addr_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1586 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_74 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1586 'getelementptr' 'pad_img_1_1_addr_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1587 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_75 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1587 'getelementptr' 'pad_img_1_1_addr_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1588 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_69 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1588 'getelementptr' 'pad_img_1_2_addr_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1589 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_70 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1589 'getelementptr' 'pad_img_1_2_addr_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1590 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_71 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1590 'getelementptr' 'pad_img_1_2_addr_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1591 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_72 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1591 'getelementptr' 'pad_img_1_2_addr_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1592 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_73 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1592 'getelementptr' 'pad_img_1_2_addr_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1593 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_74 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1593 'getelementptr' 'pad_img_1_2_addr_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1594 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_75 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1594 'getelementptr' 'pad_img_1_2_addr_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1595 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_69 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1595 'getelementptr' 'pad_img_1_3_addr_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1596 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_70 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1596 'getelementptr' 'pad_img_1_3_addr_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1597 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_71 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1597 'getelementptr' 'pad_img_1_3_addr_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1598 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_72 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1598 'getelementptr' 'pad_img_1_3_addr_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1599 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_73 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1599 'getelementptr' 'pad_img_1_3_addr_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1600 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_74 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1600 'getelementptr' 'pad_img_1_3_addr_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1601 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_75 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1601 'getelementptr' 'pad_img_1_3_addr_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1602 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_69 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1602 'getelementptr' 'pad_img_1_4_addr_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1603 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_70 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1603 'getelementptr' 'pad_img_1_4_addr_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1604 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_71 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1604 'getelementptr' 'pad_img_1_4_addr_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1605 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_72 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1605 'getelementptr' 'pad_img_1_4_addr_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1606 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_73 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1606 'getelementptr' 'pad_img_1_4_addr_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1607 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_74 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1607 'getelementptr' 'pad_img_1_4_addr_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1608 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_75 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1608 'getelementptr' 'pad_img_1_4_addr_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1609 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_69 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1609 'getelementptr' 'pad_img_1_5_addr_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1610 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_70 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1610 'getelementptr' 'pad_img_1_5_addr_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1611 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_71 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1611 'getelementptr' 'pad_img_1_5_addr_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1612 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_72 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1612 'getelementptr' 'pad_img_1_5_addr_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1613 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_73 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1613 'getelementptr' 'pad_img_1_5_addr_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1614 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_74 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1614 'getelementptr' 'pad_img_1_5_addr_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1615 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_75 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1615 'getelementptr' 'pad_img_1_5_addr_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1616 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_69 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1616 'getelementptr' 'pad_img_1_6_addr_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1617 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_70 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1617 'getelementptr' 'pad_img_1_6_addr_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1618 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_71 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1618 'getelementptr' 'pad_img_1_6_addr_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1619 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_72 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1619 'getelementptr' 'pad_img_1_6_addr_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1620 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_73 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1620 'getelementptr' 'pad_img_1_6_addr_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1621 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_74 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1621 'getelementptr' 'pad_img_1_6_addr_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1622 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_75 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1622 'getelementptr' 'pad_img_1_6_addr_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 0.00>
ST_13 : Operation 1623 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_69 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1623 'getelementptr' 'pad_img_2_0_addr_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1624 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_70 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1624 'getelementptr' 'pad_img_2_0_addr_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1625 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_71 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1625 'getelementptr' 'pad_img_2_0_addr_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1626 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_72 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1626 'getelementptr' 'pad_img_2_0_addr_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1627 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_73 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1627 'getelementptr' 'pad_img_2_0_addr_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1628 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_74 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1628 'getelementptr' 'pad_img_2_0_addr_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1629 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_75 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1629 'getelementptr' 'pad_img_2_0_addr_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1630 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_69 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1630 'getelementptr' 'pad_img_2_1_addr_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1631 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_70 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1631 'getelementptr' 'pad_img_2_1_addr_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1632 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_71 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1632 'getelementptr' 'pad_img_2_1_addr_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1633 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_72 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1633 'getelementptr' 'pad_img_2_1_addr_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1634 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_73 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1634 'getelementptr' 'pad_img_2_1_addr_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1635 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_74 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1635 'getelementptr' 'pad_img_2_1_addr_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1636 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_75 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1636 'getelementptr' 'pad_img_2_1_addr_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1637 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_69 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1637 'getelementptr' 'pad_img_2_2_addr_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1638 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_70 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1638 'getelementptr' 'pad_img_2_2_addr_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1639 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_71 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1639 'getelementptr' 'pad_img_2_2_addr_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1640 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_72 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1640 'getelementptr' 'pad_img_2_2_addr_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1641 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_73 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1641 'getelementptr' 'pad_img_2_2_addr_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1642 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_74 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1642 'getelementptr' 'pad_img_2_2_addr_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1643 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_75 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1643 'getelementptr' 'pad_img_2_2_addr_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1644 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_69 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1644 'getelementptr' 'pad_img_2_3_addr_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1645 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_70 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1645 'getelementptr' 'pad_img_2_3_addr_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1646 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_71 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1646 'getelementptr' 'pad_img_2_3_addr_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1647 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_72 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1647 'getelementptr' 'pad_img_2_3_addr_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1648 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_73 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1648 'getelementptr' 'pad_img_2_3_addr_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1649 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_74 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1649 'getelementptr' 'pad_img_2_3_addr_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1650 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_75 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1650 'getelementptr' 'pad_img_2_3_addr_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1651 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_69 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1651 'getelementptr' 'pad_img_2_4_addr_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1652 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_70 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1652 'getelementptr' 'pad_img_2_4_addr_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1653 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_71 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1653 'getelementptr' 'pad_img_2_4_addr_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1654 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_72 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1654 'getelementptr' 'pad_img_2_4_addr_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1655 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_73 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1655 'getelementptr' 'pad_img_2_4_addr_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1656 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_74 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1656 'getelementptr' 'pad_img_2_4_addr_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1657 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_75 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1657 'getelementptr' 'pad_img_2_4_addr_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1658 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_69 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1658 'getelementptr' 'pad_img_2_5_addr_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1659 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_70 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1659 'getelementptr' 'pad_img_2_5_addr_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1660 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_71 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1660 'getelementptr' 'pad_img_2_5_addr_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1661 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_72 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1661 'getelementptr' 'pad_img_2_5_addr_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1662 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_73 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1662 'getelementptr' 'pad_img_2_5_addr_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1663 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_74 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1663 'getelementptr' 'pad_img_2_5_addr_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1664 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_75 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1664 'getelementptr' 'pad_img_2_5_addr_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1665 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_69 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1665 'getelementptr' 'pad_img_2_6_addr_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1666 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_70 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1666 'getelementptr' 'pad_img_2_6_addr_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1667 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_71 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1667 'getelementptr' 'pad_img_2_6_addr_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1668 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_72 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1668 'getelementptr' 'pad_img_2_6_addr_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1669 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_73 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1669 'getelementptr' 'pad_img_2_6_addr_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1670 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_74 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1670 'getelementptr' 'pad_img_2_6_addr_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1671 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_75 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1671 'getelementptr' 'pad_img_2_6_addr_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 0.00>
ST_13 : Operation 1672 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_69 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1672 'getelementptr' 'pad_img_3_0_addr_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1673 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_70 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1673 'getelementptr' 'pad_img_3_0_addr_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1674 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_71 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1674 'getelementptr' 'pad_img_3_0_addr_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1675 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_72 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1675 'getelementptr' 'pad_img_3_0_addr_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1676 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_73 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1676 'getelementptr' 'pad_img_3_0_addr_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1677 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_74 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1677 'getelementptr' 'pad_img_3_0_addr_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1678 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_75 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1678 'getelementptr' 'pad_img_3_0_addr_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1679 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_69 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1679 'getelementptr' 'pad_img_3_1_addr_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1680 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_70 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1680 'getelementptr' 'pad_img_3_1_addr_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1681 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_71 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1681 'getelementptr' 'pad_img_3_1_addr_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1682 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_72 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1682 'getelementptr' 'pad_img_3_1_addr_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1683 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_73 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1683 'getelementptr' 'pad_img_3_1_addr_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1684 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_74 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1684 'getelementptr' 'pad_img_3_1_addr_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1685 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_75 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1685 'getelementptr' 'pad_img_3_1_addr_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1686 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_69 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1686 'getelementptr' 'pad_img_3_2_addr_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1687 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_70 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1687 'getelementptr' 'pad_img_3_2_addr_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1688 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_71 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1688 'getelementptr' 'pad_img_3_2_addr_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1689 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_72 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1689 'getelementptr' 'pad_img_3_2_addr_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1690 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_73 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1690 'getelementptr' 'pad_img_3_2_addr_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1691 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_74 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1691 'getelementptr' 'pad_img_3_2_addr_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1692 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_75 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1692 'getelementptr' 'pad_img_3_2_addr_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1693 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_69 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1693 'getelementptr' 'pad_img_3_3_addr_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1694 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_70 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1694 'getelementptr' 'pad_img_3_3_addr_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1695 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_71 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1695 'getelementptr' 'pad_img_3_3_addr_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1696 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_72 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1696 'getelementptr' 'pad_img_3_3_addr_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1697 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_73 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1697 'getelementptr' 'pad_img_3_3_addr_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1698 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_74 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1698 'getelementptr' 'pad_img_3_3_addr_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1699 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_75 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1699 'getelementptr' 'pad_img_3_3_addr_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1700 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_69 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1700 'getelementptr' 'pad_img_3_4_addr_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1701 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_70 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1701 'getelementptr' 'pad_img_3_4_addr_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1702 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_71 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1702 'getelementptr' 'pad_img_3_4_addr_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1703 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_72 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1703 'getelementptr' 'pad_img_3_4_addr_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1704 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_73 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1704 'getelementptr' 'pad_img_3_4_addr_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1705 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_74 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1705 'getelementptr' 'pad_img_3_4_addr_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1706 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_75 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1706 'getelementptr' 'pad_img_3_4_addr_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1707 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_69 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1707 'getelementptr' 'pad_img_3_5_addr_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1708 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_70 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1708 'getelementptr' 'pad_img_3_5_addr_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1709 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_71 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1709 'getelementptr' 'pad_img_3_5_addr_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1710 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_72 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1710 'getelementptr' 'pad_img_3_5_addr_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1711 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_73 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1711 'getelementptr' 'pad_img_3_5_addr_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1712 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_74 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1712 'getelementptr' 'pad_img_3_5_addr_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1713 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_75 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1713 'getelementptr' 'pad_img_3_5_addr_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1714 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_69 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_167" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1714 'getelementptr' 'pad_img_3_6_addr_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1715 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_70 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1715 'getelementptr' 'pad_img_3_6_addr_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1716 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_71 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1716 'getelementptr' 'pad_img_3_6_addr_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1717 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_72 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_170" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1717 'getelementptr' 'pad_img_3_6_addr_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1718 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_73 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_171" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1718 'getelementptr' 'pad_img_3_6_addr_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1719 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_74 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_172" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1719 'getelementptr' 'pad_img_3_6_addr_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1720 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_75 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_173" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1720 'getelementptr' 'pad_img_3_6_addr_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 0.00>
ST_13 : Operation 1721 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_69 = load i6 %pad_img_0_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1721 'load' 'pad_img_0_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1722 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_69 = load i6 %pad_img_0_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1722 'load' 'pad_img_0_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1723 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_69 = load i6 %pad_img_0_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1723 'load' 'pad_img_0_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1724 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_69 = load i6 %pad_img_0_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1724 'load' 'pad_img_0_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1725 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_69 = load i6 %pad_img_0_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1725 'load' 'pad_img_0_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1726 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_69 = load i6 %pad_img_0_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1726 'load' 'pad_img_0_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1727 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_69 = load i6 %pad_img_0_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1727 'load' 'pad_img_0_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1728 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_69 = load i6 %pad_img_1_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1728 'load' 'pad_img_1_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1729 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_69 = load i6 %pad_img_1_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1729 'load' 'pad_img_1_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1730 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_69 = load i6 %pad_img_1_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1730 'load' 'pad_img_1_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1731 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_69 = load i6 %pad_img_1_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1731 'load' 'pad_img_1_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1732 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_69 = load i6 %pad_img_1_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1732 'load' 'pad_img_1_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1733 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_69 = load i6 %pad_img_1_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1733 'load' 'pad_img_1_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1734 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_69 = load i6 %pad_img_1_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1734 'load' 'pad_img_1_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1735 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_69 = load i6 %pad_img_2_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1735 'load' 'pad_img_2_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1736 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_69 = load i6 %pad_img_2_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1736 'load' 'pad_img_2_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1737 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_69 = load i6 %pad_img_2_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1737 'load' 'pad_img_2_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1738 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_69 = load i6 %pad_img_2_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1738 'load' 'pad_img_2_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1739 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_69 = load i6 %pad_img_2_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1739 'load' 'pad_img_2_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1740 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_69 = load i6 %pad_img_2_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1740 'load' 'pad_img_2_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1741 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_69 = load i6 %pad_img_2_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1741 'load' 'pad_img_2_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1742 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_69 = load i6 %pad_img_3_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1742 'load' 'pad_img_3_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1743 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_69 = load i6 %pad_img_3_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1743 'load' 'pad_img_3_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1744 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_69 = load i6 %pad_img_3_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1744 'load' 'pad_img_3_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1745 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_69 = load i6 %pad_img_3_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1745 'load' 'pad_img_3_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1746 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_69 = load i6 %pad_img_3_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1746 'load' 'pad_img_3_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1747 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_69 = load i6 %pad_img_3_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1747 'load' 'pad_img_3_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1748 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_69 = load i6 %pad_img_3_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1748 'load' 'pad_img_3_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1749 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_70 = load i6 %pad_img_0_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1749 'load' 'pad_img_0_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1750 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_70 = load i6 %pad_img_0_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1750 'load' 'pad_img_0_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1751 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_70 = load i6 %pad_img_0_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1751 'load' 'pad_img_0_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1752 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_70 = load i6 %pad_img_0_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1752 'load' 'pad_img_0_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1753 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_70 = load i6 %pad_img_0_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1753 'load' 'pad_img_0_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1754 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_70 = load i6 %pad_img_0_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1754 'load' 'pad_img_0_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1755 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_70 = load i6 %pad_img_0_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1755 'load' 'pad_img_0_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1756 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_70 = load i6 %pad_img_1_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1756 'load' 'pad_img_1_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1757 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_70 = load i6 %pad_img_1_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1757 'load' 'pad_img_1_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1758 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_70 = load i6 %pad_img_1_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1758 'load' 'pad_img_1_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1759 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_70 = load i6 %pad_img_1_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1759 'load' 'pad_img_1_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1760 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_70 = load i6 %pad_img_1_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1760 'load' 'pad_img_1_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1761 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_70 = load i6 %pad_img_1_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1761 'load' 'pad_img_1_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1762 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_70 = load i6 %pad_img_1_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1762 'load' 'pad_img_1_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1763 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_70 = load i6 %pad_img_2_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1763 'load' 'pad_img_2_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1764 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_70 = load i6 %pad_img_2_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1764 'load' 'pad_img_2_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1765 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_70 = load i6 %pad_img_2_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1765 'load' 'pad_img_2_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1766 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_70 = load i6 %pad_img_2_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1766 'load' 'pad_img_2_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1767 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_70 = load i6 %pad_img_2_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1767 'load' 'pad_img_2_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1768 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_70 = load i6 %pad_img_2_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1768 'load' 'pad_img_2_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1769 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_70 = load i6 %pad_img_2_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1769 'load' 'pad_img_2_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1770 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_70 = load i6 %pad_img_3_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1770 'load' 'pad_img_3_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1771 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_70 = load i6 %pad_img_3_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1771 'load' 'pad_img_3_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1772 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_70 = load i6 %pad_img_3_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1772 'load' 'pad_img_3_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1773 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_70 = load i6 %pad_img_3_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1773 'load' 'pad_img_3_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1774 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_70 = load i6 %pad_img_3_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1774 'load' 'pad_img_3_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1775 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_70 = load i6 %pad_img_3_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1775 'load' 'pad_img_3_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1776 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_70 = load i6 %pad_img_3_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1776 'load' 'pad_img_3_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1777 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_71 = load i6 %pad_img_0_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1777 'load' 'pad_img_0_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1778 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_71 = load i6 %pad_img_0_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1778 'load' 'pad_img_0_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1779 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_71 = load i6 %pad_img_0_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1779 'load' 'pad_img_0_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1780 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_71 = load i6 %pad_img_0_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1780 'load' 'pad_img_0_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1781 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_71 = load i6 %pad_img_0_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1781 'load' 'pad_img_0_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1782 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_71 = load i6 %pad_img_0_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1782 'load' 'pad_img_0_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1783 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_71 = load i6 %pad_img_0_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1783 'load' 'pad_img_0_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1784 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_71 = load i6 %pad_img_1_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1784 'load' 'pad_img_1_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1785 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_71 = load i6 %pad_img_1_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1785 'load' 'pad_img_1_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1786 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_71 = load i6 %pad_img_1_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1786 'load' 'pad_img_1_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1787 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_71 = load i6 %pad_img_1_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1787 'load' 'pad_img_1_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1788 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_71 = load i6 %pad_img_1_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1788 'load' 'pad_img_1_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1789 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_71 = load i6 %pad_img_1_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1789 'load' 'pad_img_1_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1790 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_71 = load i6 %pad_img_1_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1790 'load' 'pad_img_1_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1791 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_71 = load i6 %pad_img_2_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1791 'load' 'pad_img_2_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1792 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_71 = load i6 %pad_img_2_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1792 'load' 'pad_img_2_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1793 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_71 = load i6 %pad_img_2_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1793 'load' 'pad_img_2_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1794 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_71 = load i6 %pad_img_2_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1794 'load' 'pad_img_2_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1795 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_71 = load i6 %pad_img_2_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1795 'load' 'pad_img_2_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1796 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_71 = load i6 %pad_img_2_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1796 'load' 'pad_img_2_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1797 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_71 = load i6 %pad_img_2_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1797 'load' 'pad_img_2_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1798 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_71 = load i6 %pad_img_3_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1798 'load' 'pad_img_3_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1799 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_71 = load i6 %pad_img_3_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1799 'load' 'pad_img_3_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1800 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_71 = load i6 %pad_img_3_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1800 'load' 'pad_img_3_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1801 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_71 = load i6 %pad_img_3_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1801 'load' 'pad_img_3_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1802 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_71 = load i6 %pad_img_3_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1802 'load' 'pad_img_3_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1803 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_71 = load i6 %pad_img_3_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1803 'load' 'pad_img_3_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1804 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_71 = load i6 %pad_img_3_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1804 'load' 'pad_img_3_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1805 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_72 = load i6 %pad_img_0_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1805 'load' 'pad_img_0_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1806 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_72 = load i6 %pad_img_0_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1806 'load' 'pad_img_0_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1807 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_72 = load i6 %pad_img_0_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1807 'load' 'pad_img_0_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1808 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_72 = load i6 %pad_img_0_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1808 'load' 'pad_img_0_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1809 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_72 = load i6 %pad_img_0_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1809 'load' 'pad_img_0_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1810 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_72 = load i6 %pad_img_0_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1810 'load' 'pad_img_0_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1811 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_72 = load i6 %pad_img_0_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1811 'load' 'pad_img_0_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1812 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_72 = load i6 %pad_img_1_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1812 'load' 'pad_img_1_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1813 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_72 = load i6 %pad_img_1_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1813 'load' 'pad_img_1_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1814 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_72 = load i6 %pad_img_1_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1814 'load' 'pad_img_1_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1815 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_72 = load i6 %pad_img_1_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1815 'load' 'pad_img_1_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1816 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_72 = load i6 %pad_img_1_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1816 'load' 'pad_img_1_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1817 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_72 = load i6 %pad_img_1_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1817 'load' 'pad_img_1_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1818 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_72 = load i6 %pad_img_1_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1818 'load' 'pad_img_1_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1819 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_72 = load i6 %pad_img_2_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1819 'load' 'pad_img_2_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1820 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_72 = load i6 %pad_img_2_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1820 'load' 'pad_img_2_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1821 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_72 = load i6 %pad_img_2_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1821 'load' 'pad_img_2_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1822 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_72 = load i6 %pad_img_2_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1822 'load' 'pad_img_2_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1823 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_72 = load i6 %pad_img_2_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1823 'load' 'pad_img_2_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1824 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_72 = load i6 %pad_img_2_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1824 'load' 'pad_img_2_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1825 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_72 = load i6 %pad_img_2_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1825 'load' 'pad_img_2_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1826 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_72 = load i6 %pad_img_3_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1826 'load' 'pad_img_3_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1827 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_72 = load i6 %pad_img_3_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1827 'load' 'pad_img_3_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1828 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_72 = load i6 %pad_img_3_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1828 'load' 'pad_img_3_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1829 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_72 = load i6 %pad_img_3_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1829 'load' 'pad_img_3_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1830 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_72 = load i6 %pad_img_3_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1830 'load' 'pad_img_3_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1831 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_72 = load i6 %pad_img_3_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1831 'load' 'pad_img_3_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1832 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_72 = load i6 %pad_img_3_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1832 'load' 'pad_img_3_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1833 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_73 = load i6 %pad_img_0_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1833 'load' 'pad_img_0_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1834 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_73 = load i6 %pad_img_0_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1834 'load' 'pad_img_0_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1835 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_73 = load i6 %pad_img_0_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1835 'load' 'pad_img_0_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1836 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_73 = load i6 %pad_img_0_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1836 'load' 'pad_img_0_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1837 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_73 = load i6 %pad_img_0_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1837 'load' 'pad_img_0_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1838 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_73 = load i6 %pad_img_0_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1838 'load' 'pad_img_0_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1839 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_73 = load i6 %pad_img_0_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1839 'load' 'pad_img_0_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1840 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_73 = load i6 %pad_img_1_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1840 'load' 'pad_img_1_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1841 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_73 = load i6 %pad_img_1_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1841 'load' 'pad_img_1_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1842 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_73 = load i6 %pad_img_1_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1842 'load' 'pad_img_1_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1843 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_73 = load i6 %pad_img_1_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1843 'load' 'pad_img_1_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1844 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_73 = load i6 %pad_img_1_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1844 'load' 'pad_img_1_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1845 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_73 = load i6 %pad_img_1_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1845 'load' 'pad_img_1_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1846 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_73 = load i6 %pad_img_1_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1846 'load' 'pad_img_1_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1847 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_73 = load i6 %pad_img_2_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1847 'load' 'pad_img_2_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1848 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_73 = load i6 %pad_img_2_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1848 'load' 'pad_img_2_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1849 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_73 = load i6 %pad_img_2_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1849 'load' 'pad_img_2_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1850 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_73 = load i6 %pad_img_2_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1850 'load' 'pad_img_2_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1851 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_73 = load i6 %pad_img_2_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1851 'load' 'pad_img_2_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1852 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_73 = load i6 %pad_img_2_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1852 'load' 'pad_img_2_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1853 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_73 = load i6 %pad_img_2_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1853 'load' 'pad_img_2_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1854 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_73 = load i6 %pad_img_3_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1854 'load' 'pad_img_3_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1855 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_73 = load i6 %pad_img_3_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1855 'load' 'pad_img_3_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1856 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_73 = load i6 %pad_img_3_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1856 'load' 'pad_img_3_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1857 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_73 = load i6 %pad_img_3_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1857 'load' 'pad_img_3_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1858 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_73 = load i6 %pad_img_3_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1858 'load' 'pad_img_3_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1859 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_73 = load i6 %pad_img_3_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1859 'load' 'pad_img_3_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1860 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_73 = load i6 %pad_img_3_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1860 'load' 'pad_img_3_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1861 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_74 = load i6 %pad_img_0_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1861 'load' 'pad_img_0_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1862 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_74 = load i6 %pad_img_0_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1862 'load' 'pad_img_0_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1863 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_74 = load i6 %pad_img_0_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1863 'load' 'pad_img_0_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1864 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_74 = load i6 %pad_img_0_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1864 'load' 'pad_img_0_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1865 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_74 = load i6 %pad_img_0_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1865 'load' 'pad_img_0_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1866 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_74 = load i6 %pad_img_0_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1866 'load' 'pad_img_0_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1867 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_74 = load i6 %pad_img_0_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1867 'load' 'pad_img_0_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1868 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_74 = load i6 %pad_img_1_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1868 'load' 'pad_img_1_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1869 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_74 = load i6 %pad_img_1_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1869 'load' 'pad_img_1_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1870 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_74 = load i6 %pad_img_1_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1870 'load' 'pad_img_1_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1871 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_74 = load i6 %pad_img_1_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1871 'load' 'pad_img_1_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1872 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_74 = load i6 %pad_img_1_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1872 'load' 'pad_img_1_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1873 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_74 = load i6 %pad_img_1_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1873 'load' 'pad_img_1_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1874 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_74 = load i6 %pad_img_1_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1874 'load' 'pad_img_1_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1875 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_74 = load i6 %pad_img_2_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1875 'load' 'pad_img_2_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1876 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_74 = load i6 %pad_img_2_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1876 'load' 'pad_img_2_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1877 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_74 = load i6 %pad_img_2_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1877 'load' 'pad_img_2_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1878 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_74 = load i6 %pad_img_2_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1878 'load' 'pad_img_2_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1879 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_74 = load i6 %pad_img_2_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1879 'load' 'pad_img_2_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1880 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_74 = load i6 %pad_img_2_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1880 'load' 'pad_img_2_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1881 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_74 = load i6 %pad_img_2_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1881 'load' 'pad_img_2_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1882 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_74 = load i6 %pad_img_3_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1882 'load' 'pad_img_3_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1883 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_74 = load i6 %pad_img_3_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1883 'load' 'pad_img_3_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1884 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_74 = load i6 %pad_img_3_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1884 'load' 'pad_img_3_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1885 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_74 = load i6 %pad_img_3_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1885 'load' 'pad_img_3_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1886 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_74 = load i6 %pad_img_3_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1886 'load' 'pad_img_3_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1887 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_74 = load i6 %pad_img_3_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1887 'load' 'pad_img_3_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1888 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_74 = load i6 %pad_img_3_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1888 'load' 'pad_img_3_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1889 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_75 = load i6 %pad_img_0_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1889 'load' 'pad_img_0_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1890 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_75 = load i6 %pad_img_0_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1890 'load' 'pad_img_0_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1891 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_75 = load i6 %pad_img_0_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1891 'load' 'pad_img_0_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1892 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_75 = load i6 %pad_img_0_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1892 'load' 'pad_img_0_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1893 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_75 = load i6 %pad_img_0_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1893 'load' 'pad_img_0_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1894 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_75 = load i6 %pad_img_0_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1894 'load' 'pad_img_0_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1895 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_75 = load i6 %pad_img_0_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1895 'load' 'pad_img_0_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1896 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_75 = load i6 %pad_img_1_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1896 'load' 'pad_img_1_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1897 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_75 = load i6 %pad_img_1_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1897 'load' 'pad_img_1_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1898 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_75 = load i6 %pad_img_1_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1898 'load' 'pad_img_1_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1899 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_75 = load i6 %pad_img_1_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1899 'load' 'pad_img_1_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1900 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_75 = load i6 %pad_img_1_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1900 'load' 'pad_img_1_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1901 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_75 = load i6 %pad_img_1_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1901 'load' 'pad_img_1_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1902 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_75 = load i6 %pad_img_1_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1902 'load' 'pad_img_1_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1903 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_75 = load i6 %pad_img_2_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1903 'load' 'pad_img_2_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1904 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_75 = load i6 %pad_img_2_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1904 'load' 'pad_img_2_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1905 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_75 = load i6 %pad_img_2_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1905 'load' 'pad_img_2_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1906 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_75 = load i6 %pad_img_2_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1906 'load' 'pad_img_2_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1907 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_75 = load i6 %pad_img_2_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1907 'load' 'pad_img_2_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1908 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_75 = load i6 %pad_img_2_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1908 'load' 'pad_img_2_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1909 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_75 = load i6 %pad_img_2_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1909 'load' 'pad_img_2_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1910 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_75 = load i6 %pad_img_3_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1910 'load' 'pad_img_3_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1911 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_75 = load i6 %pad_img_3_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1911 'load' 'pad_img_3_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1912 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_75 = load i6 %pad_img_3_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1912 'load' 'pad_img_3_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1913 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_75 = load i6 %pad_img_3_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1913 'load' 'pad_img_3_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1914 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_75 = load i6 %pad_img_3_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1914 'load' 'pad_img_3_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1915 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_75 = load i6 %pad_img_3_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1915 'load' 'pad_img_3_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1916 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_75 = load i6 %pad_img_3_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1916 'load' 'pad_img_3_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 1917 [1/1] (1.82ns)   --->   "%add_ln39_88 = add i6 %add_ln39_87, i6 %zext_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1917 'add' 'add_ln39_88' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln39_175 = zext i6 %add_ln39_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1918 'zext' 'zext_ln39_175' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1919 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_76 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1919 'getelementptr' 'pad_img_0_0_addr_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1920 [1/1] (1.82ns)   --->   "%add_ln39_89 = add i6 %add_ln39_87, i6 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1920 'add' 'add_ln39_89' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln39_176 = zext i6 %add_ln39_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1921 'zext' 'zext_ln39_176' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1922 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_77 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1922 'getelementptr' 'pad_img_0_0_addr_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1923 [1/1] (1.82ns)   --->   "%add_ln39_90 = add i6 %add_ln39_87, i6 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1923 'add' 'add_ln39_90' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln39_177 = zext i6 %add_ln39_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1924 'zext' 'zext_ln39_177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1925 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_78 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1925 'getelementptr' 'pad_img_0_0_addr_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1926 [1/1] (1.82ns)   --->   "%add_ln39_91 = add i6 %add_ln39_87, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1926 'add' 'add_ln39_91' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln39_178 = zext i6 %add_ln39_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1927 'zext' 'zext_ln39_178' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1928 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_79 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1928 'getelementptr' 'pad_img_0_0_addr_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1929 [1/1] (1.82ns)   --->   "%add_ln39_92 = add i6 %add_ln39_87, i6 %zext_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1929 'add' 'add_ln39_92' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln39_179 = zext i6 %add_ln39_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1930 'zext' 'zext_ln39_179' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1931 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_80 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1931 'getelementptr' 'pad_img_0_0_addr_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1932 [1/1] (1.82ns)   --->   "%add_ln39_93 = add i6 %add_ln39_87, i6 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1932 'add' 'add_ln39_93' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln39_180 = zext i6 %add_ln39_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1933 'zext' 'zext_ln39_180' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1934 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_81 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1934 'getelementptr' 'pad_img_0_0_addr_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1935 [1/1] (1.82ns)   --->   "%add_ln39_94 = add i6 %add_ln39_87, i6 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1935 'add' 'add_ln39_94' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln39_181 = zext i6 %add_ln39_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1936 'zext' 'zext_ln39_181' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1937 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_82 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1937 'getelementptr' 'pad_img_0_0_addr_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1938 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_76 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1938 'getelementptr' 'pad_img_0_1_addr_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1939 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_77 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1939 'getelementptr' 'pad_img_0_1_addr_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1940 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_78 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1940 'getelementptr' 'pad_img_0_1_addr_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1941 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_79 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1941 'getelementptr' 'pad_img_0_1_addr_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1942 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_80 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1942 'getelementptr' 'pad_img_0_1_addr_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1943 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_81 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1943 'getelementptr' 'pad_img_0_1_addr_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1944 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_82 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1944 'getelementptr' 'pad_img_0_1_addr_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1945 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_76 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1945 'getelementptr' 'pad_img_0_2_addr_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1946 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_77 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1946 'getelementptr' 'pad_img_0_2_addr_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1947 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_78 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1947 'getelementptr' 'pad_img_0_2_addr_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1948 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_79 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1948 'getelementptr' 'pad_img_0_2_addr_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1949 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_80 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1949 'getelementptr' 'pad_img_0_2_addr_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1950 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_81 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1950 'getelementptr' 'pad_img_0_2_addr_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1951 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_82 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1951 'getelementptr' 'pad_img_0_2_addr_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1952 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_76 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1952 'getelementptr' 'pad_img_0_3_addr_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1953 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_77 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1953 'getelementptr' 'pad_img_0_3_addr_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1954 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_78 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1954 'getelementptr' 'pad_img_0_3_addr_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1955 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_79 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1955 'getelementptr' 'pad_img_0_3_addr_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1956 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_80 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1956 'getelementptr' 'pad_img_0_3_addr_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1957 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_81 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1957 'getelementptr' 'pad_img_0_3_addr_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1958 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_82 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1958 'getelementptr' 'pad_img_0_3_addr_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1959 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_76 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1959 'getelementptr' 'pad_img_0_4_addr_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1960 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_77 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1960 'getelementptr' 'pad_img_0_4_addr_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1961 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_78 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1961 'getelementptr' 'pad_img_0_4_addr_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1962 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_79 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1962 'getelementptr' 'pad_img_0_4_addr_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1963 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_80 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1963 'getelementptr' 'pad_img_0_4_addr_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1964 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_81 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1964 'getelementptr' 'pad_img_0_4_addr_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1965 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_82 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1965 'getelementptr' 'pad_img_0_4_addr_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1966 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_76 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1966 'getelementptr' 'pad_img_0_5_addr_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1967 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_77 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1967 'getelementptr' 'pad_img_0_5_addr_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1968 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_78 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1968 'getelementptr' 'pad_img_0_5_addr_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1969 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_79 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1969 'getelementptr' 'pad_img_0_5_addr_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1970 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_80 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1970 'getelementptr' 'pad_img_0_5_addr_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1971 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_81 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1971 'getelementptr' 'pad_img_0_5_addr_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1972 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_82 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1972 'getelementptr' 'pad_img_0_5_addr_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1973 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_76 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1973 'getelementptr' 'pad_img_0_6_addr_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1974 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_77 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1974 'getelementptr' 'pad_img_0_6_addr_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1975 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_78 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1975 'getelementptr' 'pad_img_0_6_addr_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1976 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_79 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1976 'getelementptr' 'pad_img_0_6_addr_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1977 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_80 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1977 'getelementptr' 'pad_img_0_6_addr_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1978 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_81 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1978 'getelementptr' 'pad_img_0_6_addr_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1979 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_82 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1979 'getelementptr' 'pad_img_0_6_addr_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 0.00>
ST_13 : Operation 1980 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_76 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1980 'getelementptr' 'pad_img_1_0_addr_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1981 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_77 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1981 'getelementptr' 'pad_img_1_0_addr_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1982 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_78 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1982 'getelementptr' 'pad_img_1_0_addr_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1983 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_79 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1983 'getelementptr' 'pad_img_1_0_addr_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1984 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_80 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1984 'getelementptr' 'pad_img_1_0_addr_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1985 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_81 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1985 'getelementptr' 'pad_img_1_0_addr_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1986 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_82 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1986 'getelementptr' 'pad_img_1_0_addr_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1987 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_76 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1987 'getelementptr' 'pad_img_1_1_addr_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1988 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_77 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1988 'getelementptr' 'pad_img_1_1_addr_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1989 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_78 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1989 'getelementptr' 'pad_img_1_1_addr_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1990 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_79 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1990 'getelementptr' 'pad_img_1_1_addr_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1991 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_80 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1991 'getelementptr' 'pad_img_1_1_addr_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1992 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_81 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1992 'getelementptr' 'pad_img_1_1_addr_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1993 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_82 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1993 'getelementptr' 'pad_img_1_1_addr_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1994 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_76 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1994 'getelementptr' 'pad_img_1_2_addr_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1995 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_77 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1995 'getelementptr' 'pad_img_1_2_addr_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1996 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_78 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1996 'getelementptr' 'pad_img_1_2_addr_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1997 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_79 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1997 'getelementptr' 'pad_img_1_2_addr_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1998 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_80 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1998 'getelementptr' 'pad_img_1_2_addr_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 1999 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_81 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 1999 'getelementptr' 'pad_img_1_2_addr_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2000 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_82 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2000 'getelementptr' 'pad_img_1_2_addr_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2001 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_76 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2001 'getelementptr' 'pad_img_1_3_addr_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2002 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_77 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2002 'getelementptr' 'pad_img_1_3_addr_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2003 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_78 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2003 'getelementptr' 'pad_img_1_3_addr_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2004 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_79 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2004 'getelementptr' 'pad_img_1_3_addr_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2005 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_80 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2005 'getelementptr' 'pad_img_1_3_addr_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2006 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_81 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2006 'getelementptr' 'pad_img_1_3_addr_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2007 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_82 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2007 'getelementptr' 'pad_img_1_3_addr_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2008 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_76 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2008 'getelementptr' 'pad_img_1_4_addr_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2009 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_77 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2009 'getelementptr' 'pad_img_1_4_addr_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2010 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_78 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2010 'getelementptr' 'pad_img_1_4_addr_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2011 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_79 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2011 'getelementptr' 'pad_img_1_4_addr_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2012 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_80 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2012 'getelementptr' 'pad_img_1_4_addr_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2013 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_81 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2013 'getelementptr' 'pad_img_1_4_addr_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2014 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_82 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2014 'getelementptr' 'pad_img_1_4_addr_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2015 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_76 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2015 'getelementptr' 'pad_img_1_5_addr_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2016 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_77 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2016 'getelementptr' 'pad_img_1_5_addr_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2017 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_78 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2017 'getelementptr' 'pad_img_1_5_addr_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2018 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_79 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2018 'getelementptr' 'pad_img_1_5_addr_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2019 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_80 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2019 'getelementptr' 'pad_img_1_5_addr_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2020 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_81 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2020 'getelementptr' 'pad_img_1_5_addr_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2021 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_82 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2021 'getelementptr' 'pad_img_1_5_addr_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2022 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_76 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2022 'getelementptr' 'pad_img_1_6_addr_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2023 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_77 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2023 'getelementptr' 'pad_img_1_6_addr_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2024 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_78 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2024 'getelementptr' 'pad_img_1_6_addr_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2025 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_79 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2025 'getelementptr' 'pad_img_1_6_addr_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2026 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_80 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2026 'getelementptr' 'pad_img_1_6_addr_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2027 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_81 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2027 'getelementptr' 'pad_img_1_6_addr_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2028 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_82 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2028 'getelementptr' 'pad_img_1_6_addr_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 0.00>
ST_13 : Operation 2029 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_76 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2029 'getelementptr' 'pad_img_2_0_addr_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2030 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_77 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2030 'getelementptr' 'pad_img_2_0_addr_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2031 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_78 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2031 'getelementptr' 'pad_img_2_0_addr_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2032 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_79 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2032 'getelementptr' 'pad_img_2_0_addr_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2033 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_80 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2033 'getelementptr' 'pad_img_2_0_addr_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2034 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_81 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2034 'getelementptr' 'pad_img_2_0_addr_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2035 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_82 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2035 'getelementptr' 'pad_img_2_0_addr_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2036 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_76 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2036 'getelementptr' 'pad_img_2_1_addr_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2037 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_77 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2037 'getelementptr' 'pad_img_2_1_addr_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2038 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_78 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2038 'getelementptr' 'pad_img_2_1_addr_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2039 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_79 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2039 'getelementptr' 'pad_img_2_1_addr_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2040 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_80 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2040 'getelementptr' 'pad_img_2_1_addr_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2041 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_81 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2041 'getelementptr' 'pad_img_2_1_addr_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2042 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_82 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2042 'getelementptr' 'pad_img_2_1_addr_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2043 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_76 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2043 'getelementptr' 'pad_img_2_2_addr_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2044 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_77 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2044 'getelementptr' 'pad_img_2_2_addr_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2045 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_78 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2045 'getelementptr' 'pad_img_2_2_addr_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2046 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_79 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2046 'getelementptr' 'pad_img_2_2_addr_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2047 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_80 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2047 'getelementptr' 'pad_img_2_2_addr_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2048 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_81 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2048 'getelementptr' 'pad_img_2_2_addr_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2049 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_82 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2049 'getelementptr' 'pad_img_2_2_addr_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2050 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_76 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2050 'getelementptr' 'pad_img_2_3_addr_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2051 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_77 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2051 'getelementptr' 'pad_img_2_3_addr_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2052 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_78 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2052 'getelementptr' 'pad_img_2_3_addr_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2053 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_79 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2053 'getelementptr' 'pad_img_2_3_addr_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2054 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_80 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2054 'getelementptr' 'pad_img_2_3_addr_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2055 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_81 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2055 'getelementptr' 'pad_img_2_3_addr_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2056 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_82 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2056 'getelementptr' 'pad_img_2_3_addr_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2057 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_76 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2057 'getelementptr' 'pad_img_2_4_addr_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2058 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_77 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2058 'getelementptr' 'pad_img_2_4_addr_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2059 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_78 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2059 'getelementptr' 'pad_img_2_4_addr_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2060 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_79 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2060 'getelementptr' 'pad_img_2_4_addr_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2061 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_80 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2061 'getelementptr' 'pad_img_2_4_addr_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2062 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_81 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2062 'getelementptr' 'pad_img_2_4_addr_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2063 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_82 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2063 'getelementptr' 'pad_img_2_4_addr_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2064 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_76 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2064 'getelementptr' 'pad_img_2_5_addr_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2065 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_77 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2065 'getelementptr' 'pad_img_2_5_addr_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2066 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_78 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2066 'getelementptr' 'pad_img_2_5_addr_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2067 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_79 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2067 'getelementptr' 'pad_img_2_5_addr_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2068 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_80 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2068 'getelementptr' 'pad_img_2_5_addr_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2069 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_81 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2069 'getelementptr' 'pad_img_2_5_addr_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2070 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_82 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2070 'getelementptr' 'pad_img_2_5_addr_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2071 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_76 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2071 'getelementptr' 'pad_img_2_6_addr_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2072 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_77 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2072 'getelementptr' 'pad_img_2_6_addr_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2073 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_78 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2073 'getelementptr' 'pad_img_2_6_addr_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2074 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_79 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2074 'getelementptr' 'pad_img_2_6_addr_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2075 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_80 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2075 'getelementptr' 'pad_img_2_6_addr_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2076 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_81 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2076 'getelementptr' 'pad_img_2_6_addr_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2077 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_82 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2077 'getelementptr' 'pad_img_2_6_addr_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 0.00>
ST_13 : Operation 2078 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_76 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2078 'getelementptr' 'pad_img_3_0_addr_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2079 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_77 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2079 'getelementptr' 'pad_img_3_0_addr_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2080 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_78 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2080 'getelementptr' 'pad_img_3_0_addr_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2081 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_79 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2081 'getelementptr' 'pad_img_3_0_addr_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2082 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_80 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2082 'getelementptr' 'pad_img_3_0_addr_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2083 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_81 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2083 'getelementptr' 'pad_img_3_0_addr_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2084 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_82 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2084 'getelementptr' 'pad_img_3_0_addr_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2085 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_76 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2085 'getelementptr' 'pad_img_3_1_addr_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2086 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_77 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2086 'getelementptr' 'pad_img_3_1_addr_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2087 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_78 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2087 'getelementptr' 'pad_img_3_1_addr_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2088 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_79 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2088 'getelementptr' 'pad_img_3_1_addr_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2089 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_80 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2089 'getelementptr' 'pad_img_3_1_addr_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2090 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_81 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2090 'getelementptr' 'pad_img_3_1_addr_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2091 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_82 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2091 'getelementptr' 'pad_img_3_1_addr_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2092 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_76 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2092 'getelementptr' 'pad_img_3_2_addr_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2093 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_77 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2093 'getelementptr' 'pad_img_3_2_addr_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2094 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_78 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2094 'getelementptr' 'pad_img_3_2_addr_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2095 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_79 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2095 'getelementptr' 'pad_img_3_2_addr_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2096 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_80 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2096 'getelementptr' 'pad_img_3_2_addr_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2097 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_81 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2097 'getelementptr' 'pad_img_3_2_addr_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2098 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_82 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2098 'getelementptr' 'pad_img_3_2_addr_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2099 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_76 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2099 'getelementptr' 'pad_img_3_3_addr_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2100 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_77 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2100 'getelementptr' 'pad_img_3_3_addr_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2101 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_78 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2101 'getelementptr' 'pad_img_3_3_addr_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2102 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_79 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2102 'getelementptr' 'pad_img_3_3_addr_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2103 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_80 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2103 'getelementptr' 'pad_img_3_3_addr_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2104 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_81 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2104 'getelementptr' 'pad_img_3_3_addr_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2105 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_82 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2105 'getelementptr' 'pad_img_3_3_addr_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2106 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_76 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2106 'getelementptr' 'pad_img_3_4_addr_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2107 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_77 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2107 'getelementptr' 'pad_img_3_4_addr_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2108 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_78 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2108 'getelementptr' 'pad_img_3_4_addr_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2109 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_79 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2109 'getelementptr' 'pad_img_3_4_addr_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2110 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_80 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2110 'getelementptr' 'pad_img_3_4_addr_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2111 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_81 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2111 'getelementptr' 'pad_img_3_4_addr_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2112 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_82 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2112 'getelementptr' 'pad_img_3_4_addr_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2113 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_76 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2113 'getelementptr' 'pad_img_3_5_addr_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2114 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_77 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2114 'getelementptr' 'pad_img_3_5_addr_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2115 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_78 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2115 'getelementptr' 'pad_img_3_5_addr_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2116 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_79 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2116 'getelementptr' 'pad_img_3_5_addr_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2117 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_80 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2117 'getelementptr' 'pad_img_3_5_addr_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2118 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_81 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2118 'getelementptr' 'pad_img_3_5_addr_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2119 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_82 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2119 'getelementptr' 'pad_img_3_5_addr_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2120 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_76 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_175" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2120 'getelementptr' 'pad_img_3_6_addr_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2121 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_77 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_176" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2121 'getelementptr' 'pad_img_3_6_addr_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2122 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_78 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2122 'getelementptr' 'pad_img_3_6_addr_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2123 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_79 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2123 'getelementptr' 'pad_img_3_6_addr_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2124 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_80 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_179" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2124 'getelementptr' 'pad_img_3_6_addr_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2125 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_81 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_180" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2125 'getelementptr' 'pad_img_3_6_addr_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2126 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_82 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_181" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2126 'getelementptr' 'pad_img_3_6_addr_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 0.00>
ST_13 : Operation 2127 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_76 = load i6 %pad_img_0_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2127 'load' 'pad_img_0_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2128 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_76 = load i6 %pad_img_0_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2128 'load' 'pad_img_0_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2129 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_76 = load i6 %pad_img_0_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2129 'load' 'pad_img_0_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2130 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_76 = load i6 %pad_img_0_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2130 'load' 'pad_img_0_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2131 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_76 = load i6 %pad_img_0_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2131 'load' 'pad_img_0_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2132 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_76 = load i6 %pad_img_0_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2132 'load' 'pad_img_0_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2133 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_76 = load i6 %pad_img_0_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2133 'load' 'pad_img_0_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2134 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_76 = load i6 %pad_img_1_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2134 'load' 'pad_img_1_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2135 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_76 = load i6 %pad_img_1_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2135 'load' 'pad_img_1_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2136 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_76 = load i6 %pad_img_1_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2136 'load' 'pad_img_1_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2137 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_76 = load i6 %pad_img_1_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2137 'load' 'pad_img_1_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2138 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_76 = load i6 %pad_img_1_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2138 'load' 'pad_img_1_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2139 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_76 = load i6 %pad_img_1_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2139 'load' 'pad_img_1_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2140 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_76 = load i6 %pad_img_1_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2140 'load' 'pad_img_1_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2141 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_76 = load i6 %pad_img_2_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2141 'load' 'pad_img_2_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2142 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_76 = load i6 %pad_img_2_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2142 'load' 'pad_img_2_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2143 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_76 = load i6 %pad_img_2_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2143 'load' 'pad_img_2_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2144 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_76 = load i6 %pad_img_2_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2144 'load' 'pad_img_2_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2145 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_76 = load i6 %pad_img_2_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2145 'load' 'pad_img_2_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2146 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_76 = load i6 %pad_img_2_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2146 'load' 'pad_img_2_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2147 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_76 = load i6 %pad_img_2_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2147 'load' 'pad_img_2_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2148 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_76 = load i6 %pad_img_3_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2148 'load' 'pad_img_3_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2149 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_76 = load i6 %pad_img_3_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2149 'load' 'pad_img_3_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2150 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_76 = load i6 %pad_img_3_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2150 'load' 'pad_img_3_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2151 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_76 = load i6 %pad_img_3_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2151 'load' 'pad_img_3_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2152 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_76 = load i6 %pad_img_3_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2152 'load' 'pad_img_3_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2153 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_76 = load i6 %pad_img_3_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2153 'load' 'pad_img_3_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2154 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_76 = load i6 %pad_img_3_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2154 'load' 'pad_img_3_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2155 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_77 = load i6 %pad_img_0_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2155 'load' 'pad_img_0_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2156 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_77 = load i6 %pad_img_0_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2156 'load' 'pad_img_0_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2157 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_77 = load i6 %pad_img_0_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2157 'load' 'pad_img_0_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2158 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_77 = load i6 %pad_img_0_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2158 'load' 'pad_img_0_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2159 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_77 = load i6 %pad_img_0_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2159 'load' 'pad_img_0_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2160 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_77 = load i6 %pad_img_0_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2160 'load' 'pad_img_0_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2161 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_77 = load i6 %pad_img_0_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2161 'load' 'pad_img_0_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2162 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_77 = load i6 %pad_img_1_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2162 'load' 'pad_img_1_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2163 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_77 = load i6 %pad_img_1_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2163 'load' 'pad_img_1_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2164 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_77 = load i6 %pad_img_1_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2164 'load' 'pad_img_1_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2165 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_77 = load i6 %pad_img_1_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2165 'load' 'pad_img_1_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2166 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_77 = load i6 %pad_img_1_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2166 'load' 'pad_img_1_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2167 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_77 = load i6 %pad_img_1_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2167 'load' 'pad_img_1_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2168 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_77 = load i6 %pad_img_1_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2168 'load' 'pad_img_1_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2169 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_77 = load i6 %pad_img_2_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2169 'load' 'pad_img_2_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2170 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_77 = load i6 %pad_img_2_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2170 'load' 'pad_img_2_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2171 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_77 = load i6 %pad_img_2_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2171 'load' 'pad_img_2_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2172 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_77 = load i6 %pad_img_2_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2172 'load' 'pad_img_2_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2173 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_77 = load i6 %pad_img_2_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2173 'load' 'pad_img_2_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2174 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_77 = load i6 %pad_img_2_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2174 'load' 'pad_img_2_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2175 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_77 = load i6 %pad_img_2_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2175 'load' 'pad_img_2_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2176 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_77 = load i6 %pad_img_3_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2176 'load' 'pad_img_3_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2177 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_77 = load i6 %pad_img_3_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2177 'load' 'pad_img_3_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2178 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_77 = load i6 %pad_img_3_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2178 'load' 'pad_img_3_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2179 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_77 = load i6 %pad_img_3_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2179 'load' 'pad_img_3_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2180 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_77 = load i6 %pad_img_3_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2180 'load' 'pad_img_3_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2181 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_77 = load i6 %pad_img_3_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2181 'load' 'pad_img_3_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2182 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_77 = load i6 %pad_img_3_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2182 'load' 'pad_img_3_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2183 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_78 = load i6 %pad_img_0_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2183 'load' 'pad_img_0_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2184 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_78 = load i6 %pad_img_0_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2184 'load' 'pad_img_0_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2185 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_78 = load i6 %pad_img_0_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2185 'load' 'pad_img_0_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2186 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_78 = load i6 %pad_img_0_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2186 'load' 'pad_img_0_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2187 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_78 = load i6 %pad_img_0_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2187 'load' 'pad_img_0_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2188 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_78 = load i6 %pad_img_0_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2188 'load' 'pad_img_0_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2189 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_78 = load i6 %pad_img_0_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2189 'load' 'pad_img_0_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2190 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_78 = load i6 %pad_img_1_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2190 'load' 'pad_img_1_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2191 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_78 = load i6 %pad_img_1_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2191 'load' 'pad_img_1_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2192 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_78 = load i6 %pad_img_1_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2192 'load' 'pad_img_1_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2193 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_78 = load i6 %pad_img_1_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2193 'load' 'pad_img_1_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2194 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_78 = load i6 %pad_img_1_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2194 'load' 'pad_img_1_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2195 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_78 = load i6 %pad_img_1_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2195 'load' 'pad_img_1_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2196 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_78 = load i6 %pad_img_1_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2196 'load' 'pad_img_1_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2197 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_78 = load i6 %pad_img_2_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2197 'load' 'pad_img_2_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2198 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_78 = load i6 %pad_img_2_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2198 'load' 'pad_img_2_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2199 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_78 = load i6 %pad_img_2_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2199 'load' 'pad_img_2_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2200 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_78 = load i6 %pad_img_2_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2200 'load' 'pad_img_2_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2201 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_78 = load i6 %pad_img_2_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2201 'load' 'pad_img_2_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2202 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_78 = load i6 %pad_img_2_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2202 'load' 'pad_img_2_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2203 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_78 = load i6 %pad_img_2_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2203 'load' 'pad_img_2_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2204 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_78 = load i6 %pad_img_3_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2204 'load' 'pad_img_3_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2205 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_78 = load i6 %pad_img_3_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2205 'load' 'pad_img_3_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2206 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_78 = load i6 %pad_img_3_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2206 'load' 'pad_img_3_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2207 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_78 = load i6 %pad_img_3_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2207 'load' 'pad_img_3_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2208 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_78 = load i6 %pad_img_3_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2208 'load' 'pad_img_3_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2209 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_78 = load i6 %pad_img_3_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2209 'load' 'pad_img_3_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2210 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_78 = load i6 %pad_img_3_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2210 'load' 'pad_img_3_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2211 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_79 = load i6 %pad_img_0_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2211 'load' 'pad_img_0_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2212 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_79 = load i6 %pad_img_0_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2212 'load' 'pad_img_0_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2213 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_79 = load i6 %pad_img_0_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2213 'load' 'pad_img_0_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2214 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_79 = load i6 %pad_img_0_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2214 'load' 'pad_img_0_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2215 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_79 = load i6 %pad_img_0_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2215 'load' 'pad_img_0_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2216 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_79 = load i6 %pad_img_0_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2216 'load' 'pad_img_0_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2217 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_79 = load i6 %pad_img_0_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2217 'load' 'pad_img_0_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2218 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_79 = load i6 %pad_img_1_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2218 'load' 'pad_img_1_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2219 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_79 = load i6 %pad_img_1_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2219 'load' 'pad_img_1_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2220 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_79 = load i6 %pad_img_1_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2220 'load' 'pad_img_1_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2221 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_79 = load i6 %pad_img_1_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2221 'load' 'pad_img_1_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2222 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_79 = load i6 %pad_img_1_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2222 'load' 'pad_img_1_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2223 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_79 = load i6 %pad_img_1_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2223 'load' 'pad_img_1_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2224 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_79 = load i6 %pad_img_1_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2224 'load' 'pad_img_1_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2225 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_79 = load i6 %pad_img_2_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2225 'load' 'pad_img_2_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2226 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_79 = load i6 %pad_img_2_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2226 'load' 'pad_img_2_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2227 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_79 = load i6 %pad_img_2_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2227 'load' 'pad_img_2_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2228 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_79 = load i6 %pad_img_2_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2228 'load' 'pad_img_2_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2229 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_79 = load i6 %pad_img_2_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2229 'load' 'pad_img_2_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2230 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_79 = load i6 %pad_img_2_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2230 'load' 'pad_img_2_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2231 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_79 = load i6 %pad_img_2_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2231 'load' 'pad_img_2_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2232 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_79 = load i6 %pad_img_3_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2232 'load' 'pad_img_3_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2233 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_79 = load i6 %pad_img_3_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2233 'load' 'pad_img_3_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2234 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_79 = load i6 %pad_img_3_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2234 'load' 'pad_img_3_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2235 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_79 = load i6 %pad_img_3_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2235 'load' 'pad_img_3_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2236 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_79 = load i6 %pad_img_3_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2236 'load' 'pad_img_3_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2237 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_79 = load i6 %pad_img_3_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2237 'load' 'pad_img_3_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2238 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_79 = load i6 %pad_img_3_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2238 'load' 'pad_img_3_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2239 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_80 = load i6 %pad_img_0_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2239 'load' 'pad_img_0_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2240 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_80 = load i6 %pad_img_0_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2240 'load' 'pad_img_0_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2241 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_80 = load i6 %pad_img_0_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2241 'load' 'pad_img_0_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2242 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_80 = load i6 %pad_img_0_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2242 'load' 'pad_img_0_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2243 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_80 = load i6 %pad_img_0_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2243 'load' 'pad_img_0_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2244 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_80 = load i6 %pad_img_0_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2244 'load' 'pad_img_0_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2245 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_80 = load i6 %pad_img_0_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2245 'load' 'pad_img_0_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2246 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_80 = load i6 %pad_img_1_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2246 'load' 'pad_img_1_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2247 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_80 = load i6 %pad_img_1_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2247 'load' 'pad_img_1_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2248 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_80 = load i6 %pad_img_1_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2248 'load' 'pad_img_1_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2249 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_80 = load i6 %pad_img_1_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2249 'load' 'pad_img_1_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2250 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_80 = load i6 %pad_img_1_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2250 'load' 'pad_img_1_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2251 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_80 = load i6 %pad_img_1_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2251 'load' 'pad_img_1_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2252 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_80 = load i6 %pad_img_1_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2252 'load' 'pad_img_1_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2253 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_80 = load i6 %pad_img_2_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2253 'load' 'pad_img_2_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2254 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_80 = load i6 %pad_img_2_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2254 'load' 'pad_img_2_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2255 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_80 = load i6 %pad_img_2_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2255 'load' 'pad_img_2_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2256 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_80 = load i6 %pad_img_2_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2256 'load' 'pad_img_2_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2257 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_80 = load i6 %pad_img_2_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2257 'load' 'pad_img_2_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2258 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_80 = load i6 %pad_img_2_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2258 'load' 'pad_img_2_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2259 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_80 = load i6 %pad_img_2_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2259 'load' 'pad_img_2_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2260 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_80 = load i6 %pad_img_3_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2260 'load' 'pad_img_3_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2261 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_80 = load i6 %pad_img_3_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2261 'load' 'pad_img_3_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2262 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_80 = load i6 %pad_img_3_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2262 'load' 'pad_img_3_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2263 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_80 = load i6 %pad_img_3_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2263 'load' 'pad_img_3_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2264 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_80 = load i6 %pad_img_3_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2264 'load' 'pad_img_3_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2265 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_80 = load i6 %pad_img_3_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2265 'load' 'pad_img_3_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2266 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_80 = load i6 %pad_img_3_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2266 'load' 'pad_img_3_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2267 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_81 = load i6 %pad_img_0_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2267 'load' 'pad_img_0_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2268 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_81 = load i6 %pad_img_0_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2268 'load' 'pad_img_0_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2269 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_81 = load i6 %pad_img_0_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2269 'load' 'pad_img_0_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2270 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_81 = load i6 %pad_img_0_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2270 'load' 'pad_img_0_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2271 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_81 = load i6 %pad_img_0_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2271 'load' 'pad_img_0_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2272 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_81 = load i6 %pad_img_0_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2272 'load' 'pad_img_0_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2273 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_81 = load i6 %pad_img_0_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2273 'load' 'pad_img_0_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2274 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_81 = load i6 %pad_img_1_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2274 'load' 'pad_img_1_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2275 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_81 = load i6 %pad_img_1_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2275 'load' 'pad_img_1_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2276 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_81 = load i6 %pad_img_1_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2276 'load' 'pad_img_1_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2277 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_81 = load i6 %pad_img_1_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2277 'load' 'pad_img_1_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2278 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_81 = load i6 %pad_img_1_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2278 'load' 'pad_img_1_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2279 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_81 = load i6 %pad_img_1_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2279 'load' 'pad_img_1_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2280 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_81 = load i6 %pad_img_1_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2280 'load' 'pad_img_1_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2281 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_81 = load i6 %pad_img_2_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2281 'load' 'pad_img_2_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2282 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_81 = load i6 %pad_img_2_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2282 'load' 'pad_img_2_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2283 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_81 = load i6 %pad_img_2_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2283 'load' 'pad_img_2_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2284 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_81 = load i6 %pad_img_2_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2284 'load' 'pad_img_2_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2285 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_81 = load i6 %pad_img_2_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2285 'load' 'pad_img_2_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2286 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_81 = load i6 %pad_img_2_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2286 'load' 'pad_img_2_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2287 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_81 = load i6 %pad_img_2_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2287 'load' 'pad_img_2_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2288 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_81 = load i6 %pad_img_3_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2288 'load' 'pad_img_3_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2289 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_81 = load i6 %pad_img_3_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2289 'load' 'pad_img_3_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2290 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_81 = load i6 %pad_img_3_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2290 'load' 'pad_img_3_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2291 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_81 = load i6 %pad_img_3_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2291 'load' 'pad_img_3_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2292 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_81 = load i6 %pad_img_3_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2292 'load' 'pad_img_3_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2293 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_81 = load i6 %pad_img_3_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2293 'load' 'pad_img_3_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2294 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_81 = load i6 %pad_img_3_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2294 'load' 'pad_img_3_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2295 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_82 = load i6 %pad_img_0_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2295 'load' 'pad_img_0_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2296 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_82 = load i6 %pad_img_0_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2296 'load' 'pad_img_0_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2297 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_82 = load i6 %pad_img_0_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2297 'load' 'pad_img_0_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2298 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_82 = load i6 %pad_img_0_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2298 'load' 'pad_img_0_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2299 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_82 = load i6 %pad_img_0_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2299 'load' 'pad_img_0_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2300 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_82 = load i6 %pad_img_0_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2300 'load' 'pad_img_0_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2301 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_82 = load i6 %pad_img_0_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2301 'load' 'pad_img_0_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2302 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_82 = load i6 %pad_img_1_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2302 'load' 'pad_img_1_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2303 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_82 = load i6 %pad_img_1_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2303 'load' 'pad_img_1_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2304 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_82 = load i6 %pad_img_1_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2304 'load' 'pad_img_1_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2305 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_82 = load i6 %pad_img_1_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2305 'load' 'pad_img_1_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2306 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_82 = load i6 %pad_img_1_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2306 'load' 'pad_img_1_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2307 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_82 = load i6 %pad_img_1_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2307 'load' 'pad_img_1_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2308 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_82 = load i6 %pad_img_1_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2308 'load' 'pad_img_1_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2309 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_82 = load i6 %pad_img_2_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2309 'load' 'pad_img_2_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2310 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_82 = load i6 %pad_img_2_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2310 'load' 'pad_img_2_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2311 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_82 = load i6 %pad_img_2_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2311 'load' 'pad_img_2_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2312 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_82 = load i6 %pad_img_2_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2312 'load' 'pad_img_2_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2313 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_82 = load i6 %pad_img_2_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2313 'load' 'pad_img_2_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2314 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_82 = load i6 %pad_img_2_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2314 'load' 'pad_img_2_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2315 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_82 = load i6 %pad_img_2_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2315 'load' 'pad_img_2_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2316 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_82 = load i6 %pad_img_3_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2316 'load' 'pad_img_3_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2317 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_82 = load i6 %pad_img_3_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2317 'load' 'pad_img_3_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2318 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_82 = load i6 %pad_img_3_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2318 'load' 'pad_img_3_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2319 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_82 = load i6 %pad_img_3_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2319 'load' 'pad_img_3_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2320 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_82 = load i6 %pad_img_3_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2320 'load' 'pad_img_3_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2321 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_82 = load i6 %pad_img_3_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2321 'load' 'pad_img_3_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2322 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_82 = load i6 %pad_img_3_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2322 'load' 'pad_img_3_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_13 : Operation 2323 [1/10] (4.04ns)   --->   "%urem_ln36_6 = urem i6 %empty_63, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 2323 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2324 [1/10] (4.04ns)   --->   "%urem_ln36_7 = urem i6 %empty_64, i6 9" [CNN_Optimal/src/conv.cpp:36]   --->   Operation 2324 'urem' 'urem_ln36_7' <Predicate = true> <Delay = 4.04> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.26>
ST_14 : Operation 2325 [1/2] (3.25ns)   --->   "%pad_img_0_0_load = load i6 %pad_img_0_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2325 'load' 'pad_img_0_0_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2326 [1/2] (3.25ns)   --->   "%pad_img_0_1_load = load i6 %pad_img_0_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2326 'load' 'pad_img_0_1_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2327 [1/2] (3.25ns)   --->   "%pad_img_0_2_load = load i6 %pad_img_0_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2327 'load' 'pad_img_0_2_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2328 [1/2] (3.25ns)   --->   "%pad_img_0_3_load = load i6 %pad_img_0_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2328 'load' 'pad_img_0_3_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2329 [1/2] (3.25ns)   --->   "%pad_img_0_4_load = load i6 %pad_img_0_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2329 'load' 'pad_img_0_4_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2330 [1/2] (3.25ns)   --->   "%pad_img_0_5_load = load i6 %pad_img_0_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2330 'load' 'pad_img_0_5_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2331 [1/2] (3.25ns)   --->   "%pad_img_0_6_load = load i6 %pad_img_0_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2331 'load' 'pad_img_0_6_load' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2332 [1/1] (2.18ns)   --->   "%tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load, i3 1, i24 %pad_img_0_1_load, i3 2, i24 %pad_img_0_2_load, i3 3, i24 %pad_img_0_3_load, i3 4, i24 %pad_img_0_4_load, i3 5, i24 %pad_img_0_5_load, i3 6, i24 %pad_img_0_6_load, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2332 'sparsemux' 'tmp' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2333 [1/2] (3.25ns)   --->   "%pad_img_1_0_load = load i6 %pad_img_1_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2333 'load' 'pad_img_1_0_load' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2334 [1/2] (3.25ns)   --->   "%pad_img_1_1_load = load i6 %pad_img_1_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2334 'load' 'pad_img_1_1_load' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2335 [1/2] (3.25ns)   --->   "%pad_img_1_2_load = load i6 %pad_img_1_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2335 'load' 'pad_img_1_2_load' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2336 [1/2] (3.25ns)   --->   "%pad_img_1_3_load = load i6 %pad_img_1_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2336 'load' 'pad_img_1_3_load' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2337 [1/2] (3.25ns)   --->   "%pad_img_1_4_load = load i6 %pad_img_1_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2337 'load' 'pad_img_1_4_load' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2338 [1/2] (3.25ns)   --->   "%pad_img_1_5_load = load i6 %pad_img_1_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2338 'load' 'pad_img_1_5_load' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2339 [1/2] (3.25ns)   --->   "%pad_img_1_6_load = load i6 %pad_img_1_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2339 'load' 'pad_img_1_6_load' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2340 [1/1] (2.18ns)   --->   "%tmp_s = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load, i3 1, i24 %pad_img_1_1_load, i3 2, i24 %pad_img_1_2_load, i3 3, i24 %pad_img_1_3_load, i3 4, i24 %pad_img_1_4_load, i3 5, i24 %pad_img_1_5_load, i3 6, i24 %pad_img_1_6_load, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2340 'sparsemux' 'tmp_s' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2341 [1/2] (3.25ns)   --->   "%pad_img_2_0_load = load i6 %pad_img_2_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2341 'load' 'pad_img_2_0_load' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2342 [1/2] (3.25ns)   --->   "%pad_img_2_1_load = load i6 %pad_img_2_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2342 'load' 'pad_img_2_1_load' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2343 [1/2] (3.25ns)   --->   "%pad_img_2_2_load = load i6 %pad_img_2_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2343 'load' 'pad_img_2_2_load' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2344 [1/2] (3.25ns)   --->   "%pad_img_2_3_load = load i6 %pad_img_2_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2344 'load' 'pad_img_2_3_load' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2345 [1/2] (3.25ns)   --->   "%pad_img_2_4_load = load i6 %pad_img_2_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2345 'load' 'pad_img_2_4_load' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2346 [1/2] (3.25ns)   --->   "%pad_img_2_5_load = load i6 %pad_img_2_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2346 'load' 'pad_img_2_5_load' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2347 [1/2] (3.25ns)   --->   "%pad_img_2_6_load = load i6 %pad_img_2_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2347 'load' 'pad_img_2_6_load' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2348 [1/1] (2.18ns)   --->   "%tmp_346 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load, i3 1, i24 %pad_img_2_1_load, i3 2, i24 %pad_img_2_2_load, i3 3, i24 %pad_img_2_3_load, i3 4, i24 %pad_img_2_4_load, i3 5, i24 %pad_img_2_5_load, i3 6, i24 %pad_img_2_6_load, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2348 'sparsemux' 'tmp_346' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2349 [1/2] (3.25ns)   --->   "%pad_img_3_0_load = load i6 %pad_img_3_0_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2349 'load' 'pad_img_3_0_load' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2350 [1/2] (3.25ns)   --->   "%pad_img_3_1_load = load i6 %pad_img_3_1_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2350 'load' 'pad_img_3_1_load' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2351 [1/2] (3.25ns)   --->   "%pad_img_3_2_load = load i6 %pad_img_3_2_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2351 'load' 'pad_img_3_2_load' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2352 [1/2] (3.25ns)   --->   "%pad_img_3_3_load = load i6 %pad_img_3_3_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2352 'load' 'pad_img_3_3_load' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2353 [1/2] (3.25ns)   --->   "%pad_img_3_4_load = load i6 %pad_img_3_4_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2353 'load' 'pad_img_3_4_load' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2354 [1/2] (3.25ns)   --->   "%pad_img_3_5_load = load i6 %pad_img_3_5_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2354 'load' 'pad_img_3_5_load' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2355 [1/2] (3.25ns)   --->   "%pad_img_3_6_load = load i6 %pad_img_3_6_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2355 'load' 'pad_img_3_6_load' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2356 [1/1] (2.18ns)   --->   "%tmp_347 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load, i3 1, i24 %pad_img_3_1_load, i3 2, i24 %pad_img_3_2_load, i3 3, i24 %pad_img_3_3_load, i3 4, i24 %pad_img_3_4_load, i3 5, i24 %pad_img_3_5_load, i3 6, i24 %pad_img_3_6_load, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2356 'sparsemux' 'tmp_347' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2357 [1/1] (1.82ns)   --->   "%pixel = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp, i2 1, i24 %tmp_s, i2 2, i24 %tmp_346, i2 3, i24 %tmp_347, i24 0, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2357 'sparsemux' 'pixel' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2358 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_49 = load i6 %pad_img_0_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2358 'load' 'pad_img_0_0_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2359 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_49 = load i6 %pad_img_0_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2359 'load' 'pad_img_0_1_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2360 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_49 = load i6 %pad_img_0_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2360 'load' 'pad_img_0_2_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2361 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_49 = load i6 %pad_img_0_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2361 'load' 'pad_img_0_3_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2362 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_49 = load i6 %pad_img_0_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2362 'load' 'pad_img_0_4_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2363 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_49 = load i6 %pad_img_0_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2363 'load' 'pad_img_0_5_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2364 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_49 = load i6 %pad_img_0_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2364 'load' 'pad_img_0_6_load_49' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2365 [1/1] (2.18ns)   --->   "%tmp_348 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_49, i3 0, i24 %pad_img_0_1_load_49, i3 1, i24 %pad_img_0_2_load_49, i3 2, i24 %pad_img_0_3_load_49, i3 3, i24 %pad_img_0_4_load_49, i3 4, i24 %pad_img_0_5_load_49, i3 5, i24 %pad_img_0_6_load_49, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2365 'sparsemux' 'tmp_348' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2366 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_49 = load i6 %pad_img_1_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2366 'load' 'pad_img_1_0_load_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2367 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_49 = load i6 %pad_img_1_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2367 'load' 'pad_img_1_1_load_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2368 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_49 = load i6 %pad_img_1_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2368 'load' 'pad_img_1_2_load_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2369 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_49 = load i6 %pad_img_1_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2369 'load' 'pad_img_1_3_load_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2370 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_49 = load i6 %pad_img_1_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2370 'load' 'pad_img_1_4_load_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2371 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_49 = load i6 %pad_img_1_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2371 'load' 'pad_img_1_5_load_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2372 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_49 = load i6 %pad_img_1_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2372 'load' 'pad_img_1_6_load_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2373 [1/1] (2.18ns)   --->   "%tmp_349 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_49, i3 0, i24 %pad_img_1_1_load_49, i3 1, i24 %pad_img_1_2_load_49, i3 2, i24 %pad_img_1_3_load_49, i3 3, i24 %pad_img_1_4_load_49, i3 4, i24 %pad_img_1_5_load_49, i3 5, i24 %pad_img_1_6_load_49, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2373 'sparsemux' 'tmp_349' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2374 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_49 = load i6 %pad_img_2_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2374 'load' 'pad_img_2_0_load_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2375 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_49 = load i6 %pad_img_2_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2375 'load' 'pad_img_2_1_load_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2376 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_49 = load i6 %pad_img_2_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2376 'load' 'pad_img_2_2_load_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2377 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_49 = load i6 %pad_img_2_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2377 'load' 'pad_img_2_3_load_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2378 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_49 = load i6 %pad_img_2_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2378 'load' 'pad_img_2_4_load_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2379 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_49 = load i6 %pad_img_2_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2379 'load' 'pad_img_2_5_load_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2380 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_49 = load i6 %pad_img_2_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2380 'load' 'pad_img_2_6_load_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2381 [1/1] (2.18ns)   --->   "%tmp_350 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_49, i3 0, i24 %pad_img_2_1_load_49, i3 1, i24 %pad_img_2_2_load_49, i3 2, i24 %pad_img_2_3_load_49, i3 3, i24 %pad_img_2_4_load_49, i3 4, i24 %pad_img_2_5_load_49, i3 5, i24 %pad_img_2_6_load_49, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2381 'sparsemux' 'tmp_350' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2382 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_49 = load i6 %pad_img_3_0_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2382 'load' 'pad_img_3_0_load_49' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2383 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_49 = load i6 %pad_img_3_1_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2383 'load' 'pad_img_3_1_load_49' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2384 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_49 = load i6 %pad_img_3_2_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2384 'load' 'pad_img_3_2_load_49' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2385 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_49 = load i6 %pad_img_3_3_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2385 'load' 'pad_img_3_3_load_49' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2386 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_49 = load i6 %pad_img_3_4_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2386 'load' 'pad_img_3_4_load_49' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2387 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_49 = load i6 %pad_img_3_5_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2387 'load' 'pad_img_3_5_load_49' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2388 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_49 = load i6 %pad_img_3_6_addr_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2388 'load' 'pad_img_3_6_load_49' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2389 [1/1] (2.18ns)   --->   "%tmp_351 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_49, i3 0, i24 %pad_img_3_1_load_49, i3 1, i24 %pad_img_3_2_load_49, i3 2, i24 %pad_img_3_3_load_49, i3 3, i24 %pad_img_3_4_load_49, i3 4, i24 %pad_img_3_5_load_49, i3 5, i24 %pad_img_3_6_load_49, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2389 'sparsemux' 'tmp_351' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2390 [1/1] (1.82ns)   --->   "%pixel_97 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_348, i2 1, i24 %tmp_349, i2 2, i24 %tmp_350, i2 3, i24 %tmp_351, i24 0, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2390 'sparsemux' 'pixel_97' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2391 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_50 = load i6 %pad_img_0_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2391 'load' 'pad_img_0_0_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2392 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_50 = load i6 %pad_img_0_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2392 'load' 'pad_img_0_1_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2393 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_50 = load i6 %pad_img_0_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2393 'load' 'pad_img_0_2_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2394 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_50 = load i6 %pad_img_0_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2394 'load' 'pad_img_0_3_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2395 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_50 = load i6 %pad_img_0_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2395 'load' 'pad_img_0_4_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2396 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_50 = load i6 %pad_img_0_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2396 'load' 'pad_img_0_5_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2397 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_50 = load i6 %pad_img_0_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2397 'load' 'pad_img_0_6_load_50' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2398 [1/1] (2.18ns)   --->   "%tmp_352 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_50, i3 6, i24 %pad_img_0_1_load_50, i3 0, i24 %pad_img_0_2_load_50, i3 1, i24 %pad_img_0_3_load_50, i3 2, i24 %pad_img_0_4_load_50, i3 3, i24 %pad_img_0_5_load_50, i3 4, i24 %pad_img_0_6_load_50, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2398 'sparsemux' 'tmp_352' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2399 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_50 = load i6 %pad_img_1_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2399 'load' 'pad_img_1_0_load_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2400 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_50 = load i6 %pad_img_1_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2400 'load' 'pad_img_1_1_load_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2401 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_50 = load i6 %pad_img_1_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2401 'load' 'pad_img_1_2_load_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2402 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_50 = load i6 %pad_img_1_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2402 'load' 'pad_img_1_3_load_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2403 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_50 = load i6 %pad_img_1_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2403 'load' 'pad_img_1_4_load_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2404 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_50 = load i6 %pad_img_1_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2404 'load' 'pad_img_1_5_load_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2405 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_50 = load i6 %pad_img_1_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2405 'load' 'pad_img_1_6_load_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2406 [1/1] (2.18ns)   --->   "%tmp_353 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_50, i3 6, i24 %pad_img_1_1_load_50, i3 0, i24 %pad_img_1_2_load_50, i3 1, i24 %pad_img_1_3_load_50, i3 2, i24 %pad_img_1_4_load_50, i3 3, i24 %pad_img_1_5_load_50, i3 4, i24 %pad_img_1_6_load_50, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2406 'sparsemux' 'tmp_353' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2407 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_50 = load i6 %pad_img_2_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2407 'load' 'pad_img_2_0_load_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2408 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_50 = load i6 %pad_img_2_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2408 'load' 'pad_img_2_1_load_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2409 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_50 = load i6 %pad_img_2_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2409 'load' 'pad_img_2_2_load_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2410 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_50 = load i6 %pad_img_2_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2410 'load' 'pad_img_2_3_load_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2411 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_50 = load i6 %pad_img_2_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2411 'load' 'pad_img_2_4_load_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2412 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_50 = load i6 %pad_img_2_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2412 'load' 'pad_img_2_5_load_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2413 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_50 = load i6 %pad_img_2_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2413 'load' 'pad_img_2_6_load_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2414 [1/1] (2.18ns)   --->   "%tmp_354 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_50, i3 6, i24 %pad_img_2_1_load_50, i3 0, i24 %pad_img_2_2_load_50, i3 1, i24 %pad_img_2_3_load_50, i3 2, i24 %pad_img_2_4_load_50, i3 3, i24 %pad_img_2_5_load_50, i3 4, i24 %pad_img_2_6_load_50, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2414 'sparsemux' 'tmp_354' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2415 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_50 = load i6 %pad_img_3_0_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2415 'load' 'pad_img_3_0_load_50' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2416 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_50 = load i6 %pad_img_3_1_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2416 'load' 'pad_img_3_1_load_50' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2417 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_50 = load i6 %pad_img_3_2_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2417 'load' 'pad_img_3_2_load_50' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2418 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_50 = load i6 %pad_img_3_3_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2418 'load' 'pad_img_3_3_load_50' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2419 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_50 = load i6 %pad_img_3_4_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2419 'load' 'pad_img_3_4_load_50' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2420 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_50 = load i6 %pad_img_3_5_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2420 'load' 'pad_img_3_5_load_50' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2421 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_50 = load i6 %pad_img_3_6_addr_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2421 'load' 'pad_img_3_6_load_50' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2422 [1/1] (2.18ns)   --->   "%tmp_355 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_50, i3 6, i24 %pad_img_3_1_load_50, i3 0, i24 %pad_img_3_2_load_50, i3 1, i24 %pad_img_3_3_load_50, i3 2, i24 %pad_img_3_4_load_50, i3 3, i24 %pad_img_3_5_load_50, i3 4, i24 %pad_img_3_6_load_50, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2422 'sparsemux' 'tmp_355' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2423 [1/1] (1.82ns)   --->   "%pixel_98 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_352, i2 1, i24 %tmp_353, i2 2, i24 %tmp_354, i2 3, i24 %tmp_355, i24 0, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2423 'sparsemux' 'pixel_98' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2424 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_51 = load i6 %pad_img_0_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2424 'load' 'pad_img_0_0_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2425 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_51 = load i6 %pad_img_0_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2425 'load' 'pad_img_0_1_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2426 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_51 = load i6 %pad_img_0_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2426 'load' 'pad_img_0_2_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2427 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_51 = load i6 %pad_img_0_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2427 'load' 'pad_img_0_3_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2428 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_51 = load i6 %pad_img_0_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2428 'load' 'pad_img_0_4_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2429 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_51 = load i6 %pad_img_0_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2429 'load' 'pad_img_0_5_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2430 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_51 = load i6 %pad_img_0_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2430 'load' 'pad_img_0_6_load_51' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2431 [1/1] (2.18ns)   --->   "%tmp_356 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_51, i3 5, i24 %pad_img_0_1_load_51, i3 6, i24 %pad_img_0_2_load_51, i3 0, i24 %pad_img_0_3_load_51, i3 1, i24 %pad_img_0_4_load_51, i3 2, i24 %pad_img_0_5_load_51, i3 3, i24 %pad_img_0_6_load_51, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2431 'sparsemux' 'tmp_356' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2432 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_51 = load i6 %pad_img_1_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2432 'load' 'pad_img_1_0_load_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2433 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_51 = load i6 %pad_img_1_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2433 'load' 'pad_img_1_1_load_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2434 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_51 = load i6 %pad_img_1_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2434 'load' 'pad_img_1_2_load_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2435 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_51 = load i6 %pad_img_1_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2435 'load' 'pad_img_1_3_load_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2436 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_51 = load i6 %pad_img_1_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2436 'load' 'pad_img_1_4_load_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2437 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_51 = load i6 %pad_img_1_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2437 'load' 'pad_img_1_5_load_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2438 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_51 = load i6 %pad_img_1_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2438 'load' 'pad_img_1_6_load_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2439 [1/1] (2.18ns)   --->   "%tmp_357 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_51, i3 5, i24 %pad_img_1_1_load_51, i3 6, i24 %pad_img_1_2_load_51, i3 0, i24 %pad_img_1_3_load_51, i3 1, i24 %pad_img_1_4_load_51, i3 2, i24 %pad_img_1_5_load_51, i3 3, i24 %pad_img_1_6_load_51, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2439 'sparsemux' 'tmp_357' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2440 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_51 = load i6 %pad_img_2_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2440 'load' 'pad_img_2_0_load_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2441 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_51 = load i6 %pad_img_2_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2441 'load' 'pad_img_2_1_load_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2442 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_51 = load i6 %pad_img_2_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2442 'load' 'pad_img_2_2_load_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2443 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_51 = load i6 %pad_img_2_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2443 'load' 'pad_img_2_3_load_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2444 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_51 = load i6 %pad_img_2_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2444 'load' 'pad_img_2_4_load_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2445 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_51 = load i6 %pad_img_2_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2445 'load' 'pad_img_2_5_load_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2446 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_51 = load i6 %pad_img_2_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2446 'load' 'pad_img_2_6_load_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2447 [1/1] (2.18ns)   --->   "%tmp_358 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_51, i3 5, i24 %pad_img_2_1_load_51, i3 6, i24 %pad_img_2_2_load_51, i3 0, i24 %pad_img_2_3_load_51, i3 1, i24 %pad_img_2_4_load_51, i3 2, i24 %pad_img_2_5_load_51, i3 3, i24 %pad_img_2_6_load_51, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2447 'sparsemux' 'tmp_358' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2448 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_51 = load i6 %pad_img_3_0_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2448 'load' 'pad_img_3_0_load_51' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2449 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_51 = load i6 %pad_img_3_1_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2449 'load' 'pad_img_3_1_load_51' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2450 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_51 = load i6 %pad_img_3_2_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2450 'load' 'pad_img_3_2_load_51' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2451 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_51 = load i6 %pad_img_3_3_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2451 'load' 'pad_img_3_3_load_51' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2452 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_51 = load i6 %pad_img_3_4_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2452 'load' 'pad_img_3_4_load_51' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2453 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_51 = load i6 %pad_img_3_5_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2453 'load' 'pad_img_3_5_load_51' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2454 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_51 = load i6 %pad_img_3_6_addr_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2454 'load' 'pad_img_3_6_load_51' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2455 [1/1] (2.18ns)   --->   "%tmp_359 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_51, i3 5, i24 %pad_img_3_1_load_51, i3 6, i24 %pad_img_3_2_load_51, i3 0, i24 %pad_img_3_3_load_51, i3 1, i24 %pad_img_3_4_load_51, i3 2, i24 %pad_img_3_5_load_51, i3 3, i24 %pad_img_3_6_load_51, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2455 'sparsemux' 'tmp_359' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2456 [1/1] (1.82ns)   --->   "%pixel_99 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_356, i2 1, i24 %tmp_357, i2 2, i24 %tmp_358, i2 3, i24 %tmp_359, i24 0, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2456 'sparsemux' 'pixel_99' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2457 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_52 = load i6 %pad_img_0_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2457 'load' 'pad_img_0_0_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2458 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_52 = load i6 %pad_img_0_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2458 'load' 'pad_img_0_1_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2459 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_52 = load i6 %pad_img_0_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2459 'load' 'pad_img_0_2_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2460 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_52 = load i6 %pad_img_0_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2460 'load' 'pad_img_0_3_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2461 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_52 = load i6 %pad_img_0_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2461 'load' 'pad_img_0_4_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2462 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_52 = load i6 %pad_img_0_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2462 'load' 'pad_img_0_5_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2463 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_52 = load i6 %pad_img_0_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2463 'load' 'pad_img_0_6_load_52' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2464 [1/1] (2.18ns)   --->   "%tmp_360 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_52, i3 4, i24 %pad_img_0_1_load_52, i3 5, i24 %pad_img_0_2_load_52, i3 6, i24 %pad_img_0_3_load_52, i3 0, i24 %pad_img_0_4_load_52, i3 1, i24 %pad_img_0_5_load_52, i3 2, i24 %pad_img_0_6_load_52, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2464 'sparsemux' 'tmp_360' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2465 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_52 = load i6 %pad_img_1_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2465 'load' 'pad_img_1_0_load_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2466 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_52 = load i6 %pad_img_1_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2466 'load' 'pad_img_1_1_load_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2467 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_52 = load i6 %pad_img_1_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2467 'load' 'pad_img_1_2_load_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2468 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_52 = load i6 %pad_img_1_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2468 'load' 'pad_img_1_3_load_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2469 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_52 = load i6 %pad_img_1_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2469 'load' 'pad_img_1_4_load_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2470 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_52 = load i6 %pad_img_1_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2470 'load' 'pad_img_1_5_load_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2471 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_52 = load i6 %pad_img_1_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2471 'load' 'pad_img_1_6_load_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2472 [1/1] (2.18ns)   --->   "%tmp_361 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_52, i3 4, i24 %pad_img_1_1_load_52, i3 5, i24 %pad_img_1_2_load_52, i3 6, i24 %pad_img_1_3_load_52, i3 0, i24 %pad_img_1_4_load_52, i3 1, i24 %pad_img_1_5_load_52, i3 2, i24 %pad_img_1_6_load_52, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2472 'sparsemux' 'tmp_361' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2473 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_52 = load i6 %pad_img_2_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2473 'load' 'pad_img_2_0_load_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2474 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_52 = load i6 %pad_img_2_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2474 'load' 'pad_img_2_1_load_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2475 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_52 = load i6 %pad_img_2_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2475 'load' 'pad_img_2_2_load_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2476 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_52 = load i6 %pad_img_2_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2476 'load' 'pad_img_2_3_load_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2477 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_52 = load i6 %pad_img_2_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2477 'load' 'pad_img_2_4_load_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2478 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_52 = load i6 %pad_img_2_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2478 'load' 'pad_img_2_5_load_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2479 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_52 = load i6 %pad_img_2_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2479 'load' 'pad_img_2_6_load_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2480 [1/1] (2.18ns)   --->   "%tmp_362 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_52, i3 4, i24 %pad_img_2_1_load_52, i3 5, i24 %pad_img_2_2_load_52, i3 6, i24 %pad_img_2_3_load_52, i3 0, i24 %pad_img_2_4_load_52, i3 1, i24 %pad_img_2_5_load_52, i3 2, i24 %pad_img_2_6_load_52, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2480 'sparsemux' 'tmp_362' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2481 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_52 = load i6 %pad_img_3_0_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2481 'load' 'pad_img_3_0_load_52' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2482 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_52 = load i6 %pad_img_3_1_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2482 'load' 'pad_img_3_1_load_52' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2483 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_52 = load i6 %pad_img_3_2_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2483 'load' 'pad_img_3_2_load_52' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2484 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_52 = load i6 %pad_img_3_3_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2484 'load' 'pad_img_3_3_load_52' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2485 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_52 = load i6 %pad_img_3_4_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2485 'load' 'pad_img_3_4_load_52' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2486 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_52 = load i6 %pad_img_3_5_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2486 'load' 'pad_img_3_5_load_52' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2487 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_52 = load i6 %pad_img_3_6_addr_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2487 'load' 'pad_img_3_6_load_52' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2488 [1/1] (2.18ns)   --->   "%tmp_363 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_52, i3 4, i24 %pad_img_3_1_load_52, i3 5, i24 %pad_img_3_2_load_52, i3 6, i24 %pad_img_3_3_load_52, i3 0, i24 %pad_img_3_4_load_52, i3 1, i24 %pad_img_3_5_load_52, i3 2, i24 %pad_img_3_6_load_52, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2488 'sparsemux' 'tmp_363' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2489 [1/1] (1.82ns)   --->   "%pixel_100 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_360, i2 1, i24 %tmp_361, i2 2, i24 %tmp_362, i2 3, i24 %tmp_363, i24 0, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2489 'sparsemux' 'pixel_100' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2490 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_53 = load i6 %pad_img_0_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2490 'load' 'pad_img_0_0_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2491 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_53 = load i6 %pad_img_0_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2491 'load' 'pad_img_0_1_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2492 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_53 = load i6 %pad_img_0_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2492 'load' 'pad_img_0_2_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2493 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_53 = load i6 %pad_img_0_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2493 'load' 'pad_img_0_3_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2494 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_53 = load i6 %pad_img_0_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2494 'load' 'pad_img_0_4_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2495 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_53 = load i6 %pad_img_0_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2495 'load' 'pad_img_0_5_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2496 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_53 = load i6 %pad_img_0_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2496 'load' 'pad_img_0_6_load_53' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2497 [1/1] (2.18ns)   --->   "%tmp_364 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_53, i3 3, i24 %pad_img_0_1_load_53, i3 4, i24 %pad_img_0_2_load_53, i3 5, i24 %pad_img_0_3_load_53, i3 6, i24 %pad_img_0_4_load_53, i3 0, i24 %pad_img_0_5_load_53, i3 1, i24 %pad_img_0_6_load_53, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2497 'sparsemux' 'tmp_364' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2498 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_53 = load i6 %pad_img_1_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2498 'load' 'pad_img_1_0_load_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2499 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_53 = load i6 %pad_img_1_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2499 'load' 'pad_img_1_1_load_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2500 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_53 = load i6 %pad_img_1_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2500 'load' 'pad_img_1_2_load_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2501 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_53 = load i6 %pad_img_1_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2501 'load' 'pad_img_1_3_load_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2502 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_53 = load i6 %pad_img_1_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2502 'load' 'pad_img_1_4_load_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2503 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_53 = load i6 %pad_img_1_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2503 'load' 'pad_img_1_5_load_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2504 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_53 = load i6 %pad_img_1_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2504 'load' 'pad_img_1_6_load_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2505 [1/1] (2.18ns)   --->   "%tmp_365 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_53, i3 3, i24 %pad_img_1_1_load_53, i3 4, i24 %pad_img_1_2_load_53, i3 5, i24 %pad_img_1_3_load_53, i3 6, i24 %pad_img_1_4_load_53, i3 0, i24 %pad_img_1_5_load_53, i3 1, i24 %pad_img_1_6_load_53, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2505 'sparsemux' 'tmp_365' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2506 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_53 = load i6 %pad_img_2_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2506 'load' 'pad_img_2_0_load_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2507 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_53 = load i6 %pad_img_2_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2507 'load' 'pad_img_2_1_load_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2508 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_53 = load i6 %pad_img_2_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2508 'load' 'pad_img_2_2_load_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2509 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_53 = load i6 %pad_img_2_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2509 'load' 'pad_img_2_3_load_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2510 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_53 = load i6 %pad_img_2_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2510 'load' 'pad_img_2_4_load_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2511 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_53 = load i6 %pad_img_2_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2511 'load' 'pad_img_2_5_load_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2512 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_53 = load i6 %pad_img_2_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2512 'load' 'pad_img_2_6_load_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2513 [1/1] (2.18ns)   --->   "%tmp_366 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_53, i3 3, i24 %pad_img_2_1_load_53, i3 4, i24 %pad_img_2_2_load_53, i3 5, i24 %pad_img_2_3_load_53, i3 6, i24 %pad_img_2_4_load_53, i3 0, i24 %pad_img_2_5_load_53, i3 1, i24 %pad_img_2_6_load_53, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2513 'sparsemux' 'tmp_366' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2514 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_53 = load i6 %pad_img_3_0_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2514 'load' 'pad_img_3_0_load_53' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2515 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_53 = load i6 %pad_img_3_1_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2515 'load' 'pad_img_3_1_load_53' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2516 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_53 = load i6 %pad_img_3_2_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2516 'load' 'pad_img_3_2_load_53' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2517 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_53 = load i6 %pad_img_3_3_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2517 'load' 'pad_img_3_3_load_53' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2518 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_53 = load i6 %pad_img_3_4_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2518 'load' 'pad_img_3_4_load_53' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2519 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_53 = load i6 %pad_img_3_5_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2519 'load' 'pad_img_3_5_load_53' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2520 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_53 = load i6 %pad_img_3_6_addr_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2520 'load' 'pad_img_3_6_load_53' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2521 [1/1] (2.18ns)   --->   "%tmp_367 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_53, i3 3, i24 %pad_img_3_1_load_53, i3 4, i24 %pad_img_3_2_load_53, i3 5, i24 %pad_img_3_3_load_53, i3 6, i24 %pad_img_3_4_load_53, i3 0, i24 %pad_img_3_5_load_53, i3 1, i24 %pad_img_3_6_load_53, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2521 'sparsemux' 'tmp_367' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2522 [1/1] (1.82ns)   --->   "%pixel_101 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_364, i2 1, i24 %tmp_365, i2 2, i24 %tmp_366, i2 3, i24 %tmp_367, i24 0, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2522 'sparsemux' 'pixel_101' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2523 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_54 = load i6 %pad_img_0_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2523 'load' 'pad_img_0_0_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2524 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_54 = load i6 %pad_img_0_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2524 'load' 'pad_img_0_1_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2525 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_54 = load i6 %pad_img_0_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2525 'load' 'pad_img_0_2_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2526 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_54 = load i6 %pad_img_0_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2526 'load' 'pad_img_0_3_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2527 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_54 = load i6 %pad_img_0_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2527 'load' 'pad_img_0_4_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2528 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_54 = load i6 %pad_img_0_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2528 'load' 'pad_img_0_5_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2529 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_54 = load i6 %pad_img_0_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2529 'load' 'pad_img_0_6_load_54' <Predicate = (trunc_ln == 0 & trunc_ln36 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2530 [1/1] (2.18ns)   --->   "%tmp_368 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_54, i3 2, i24 %pad_img_0_1_load_54, i3 3, i24 %pad_img_0_2_load_54, i3 4, i24 %pad_img_0_3_load_54, i3 5, i24 %pad_img_0_4_load_54, i3 6, i24 %pad_img_0_5_load_54, i3 0, i24 %pad_img_0_6_load_54, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2530 'sparsemux' 'tmp_368' <Predicate = (trunc_ln == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2531 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_54 = load i6 %pad_img_1_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2531 'load' 'pad_img_1_0_load_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2532 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_54 = load i6 %pad_img_1_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2532 'load' 'pad_img_1_1_load_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2533 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_54 = load i6 %pad_img_1_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2533 'load' 'pad_img_1_2_load_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2534 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_54 = load i6 %pad_img_1_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2534 'load' 'pad_img_1_3_load_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2535 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_54 = load i6 %pad_img_1_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2535 'load' 'pad_img_1_4_load_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2536 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_54 = load i6 %pad_img_1_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2536 'load' 'pad_img_1_5_load_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2537 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_54 = load i6 %pad_img_1_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2537 'load' 'pad_img_1_6_load_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2538 [1/1] (2.18ns)   --->   "%tmp_369 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_54, i3 2, i24 %pad_img_1_1_load_54, i3 3, i24 %pad_img_1_2_load_54, i3 4, i24 %pad_img_1_3_load_54, i3 5, i24 %pad_img_1_4_load_54, i3 6, i24 %pad_img_1_5_load_54, i3 0, i24 %pad_img_1_6_load_54, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2538 'sparsemux' 'tmp_369' <Predicate = (trunc_ln == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2539 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_54 = load i6 %pad_img_2_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2539 'load' 'pad_img_2_0_load_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2540 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_54 = load i6 %pad_img_2_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2540 'load' 'pad_img_2_1_load_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2541 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_54 = load i6 %pad_img_2_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2541 'load' 'pad_img_2_2_load_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2542 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_54 = load i6 %pad_img_2_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2542 'load' 'pad_img_2_3_load_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2543 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_54 = load i6 %pad_img_2_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2543 'load' 'pad_img_2_4_load_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2544 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_54 = load i6 %pad_img_2_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2544 'load' 'pad_img_2_5_load_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2545 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_54 = load i6 %pad_img_2_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2545 'load' 'pad_img_2_6_load_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2546 [1/1] (2.18ns)   --->   "%tmp_370 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_54, i3 2, i24 %pad_img_2_1_load_54, i3 3, i24 %pad_img_2_2_load_54, i3 4, i24 %pad_img_2_3_load_54, i3 5, i24 %pad_img_2_4_load_54, i3 6, i24 %pad_img_2_5_load_54, i3 0, i24 %pad_img_2_6_load_54, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2546 'sparsemux' 'tmp_370' <Predicate = (trunc_ln == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2547 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_54 = load i6 %pad_img_3_0_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2547 'load' 'pad_img_3_0_load_54' <Predicate = (trunc_ln36 == 1 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2548 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_54 = load i6 %pad_img_3_1_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2548 'load' 'pad_img_3_1_load_54' <Predicate = (trunc_ln36 == 2 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2549 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_54 = load i6 %pad_img_3_2_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2549 'load' 'pad_img_3_2_load_54' <Predicate = (trunc_ln36 == 3 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2550 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_54 = load i6 %pad_img_3_3_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2550 'load' 'pad_img_3_3_load_54' <Predicate = (trunc_ln36 == 4 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2551 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_54 = load i6 %pad_img_3_4_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2551 'load' 'pad_img_3_4_load_54' <Predicate = (trunc_ln36 == 5 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2552 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_54 = load i6 %pad_img_3_5_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2552 'load' 'pad_img_3_5_load_54' <Predicate = (trunc_ln36 == 6 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2553 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_54 = load i6 %pad_img_3_6_addr_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2553 'load' 'pad_img_3_6_load_54' <Predicate = (trunc_ln36 == 0 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2554 [1/1] (2.18ns)   --->   "%tmp_371 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_54, i3 2, i24 %pad_img_3_1_load_54, i3 3, i24 %pad_img_3_2_load_54, i3 4, i24 %pad_img_3_3_load_54, i3 5, i24 %pad_img_3_4_load_54, i3 6, i24 %pad_img_3_5_load_54, i3 0, i24 %pad_img_3_6_load_54, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2554 'sparsemux' 'tmp_371' <Predicate = (trunc_ln == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2555 [1/1] (1.82ns)   --->   "%pixel_102 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_368, i2 1, i24 %tmp_369, i2 2, i24 %tmp_370, i2 3, i24 %tmp_371, i24 0, i2 %trunc_ln" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2555 'sparsemux' 'pixel_102' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2556 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_55 = load i6 %pad_img_0_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2556 'load' 'pad_img_0_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2557 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_55 = load i6 %pad_img_0_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2557 'load' 'pad_img_0_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2558 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_55 = load i6 %pad_img_0_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2558 'load' 'pad_img_0_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2559 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_55 = load i6 %pad_img_0_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2559 'load' 'pad_img_0_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2560 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_55 = load i6 %pad_img_0_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2560 'load' 'pad_img_0_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2561 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_55 = load i6 %pad_img_0_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2561 'load' 'pad_img_0_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2562 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_55 = load i6 %pad_img_0_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2562 'load' 'pad_img_0_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2563 [1/1] (2.18ns)   --->   "%tmp_372 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_55, i3 1, i24 %pad_img_0_1_load_55, i3 2, i24 %pad_img_0_2_load_55, i3 3, i24 %pad_img_0_3_load_55, i3 4, i24 %pad_img_0_4_load_55, i3 5, i24 %pad_img_0_5_load_55, i3 6, i24 %pad_img_0_6_load_55, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2563 'sparsemux' 'tmp_372' <Predicate = (trunc_ln36_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2564 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_55 = load i6 %pad_img_1_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2564 'load' 'pad_img_1_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2565 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_55 = load i6 %pad_img_1_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2565 'load' 'pad_img_1_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2566 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_55 = load i6 %pad_img_1_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2566 'load' 'pad_img_1_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2567 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_55 = load i6 %pad_img_1_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2567 'load' 'pad_img_1_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2568 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_55 = load i6 %pad_img_1_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2568 'load' 'pad_img_1_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2569 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_55 = load i6 %pad_img_1_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2569 'load' 'pad_img_1_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2570 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_55 = load i6 %pad_img_1_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2570 'load' 'pad_img_1_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2571 [1/1] (2.18ns)   --->   "%tmp_373 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_55, i3 1, i24 %pad_img_1_1_load_55, i3 2, i24 %pad_img_1_2_load_55, i3 3, i24 %pad_img_1_3_load_55, i3 4, i24 %pad_img_1_4_load_55, i3 5, i24 %pad_img_1_5_load_55, i3 6, i24 %pad_img_1_6_load_55, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2571 'sparsemux' 'tmp_373' <Predicate = (trunc_ln36_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2572 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_55 = load i6 %pad_img_2_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2572 'load' 'pad_img_2_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2573 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_55 = load i6 %pad_img_2_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2573 'load' 'pad_img_2_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2574 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_55 = load i6 %pad_img_2_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2574 'load' 'pad_img_2_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2575 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_55 = load i6 %pad_img_2_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2575 'load' 'pad_img_2_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2576 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_55 = load i6 %pad_img_2_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2576 'load' 'pad_img_2_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2577 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_55 = load i6 %pad_img_2_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2577 'load' 'pad_img_2_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2578 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_55 = load i6 %pad_img_2_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2578 'load' 'pad_img_2_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2579 [1/1] (2.18ns)   --->   "%tmp_374 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_55, i3 1, i24 %pad_img_2_1_load_55, i3 2, i24 %pad_img_2_2_load_55, i3 3, i24 %pad_img_2_3_load_55, i3 4, i24 %pad_img_2_4_load_55, i3 5, i24 %pad_img_2_5_load_55, i3 6, i24 %pad_img_2_6_load_55, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2579 'sparsemux' 'tmp_374' <Predicate = (trunc_ln36_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2580 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_55 = load i6 %pad_img_3_0_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2580 'load' 'pad_img_3_0_load_55' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2581 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_55 = load i6 %pad_img_3_1_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2581 'load' 'pad_img_3_1_load_55' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2582 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_55 = load i6 %pad_img_3_2_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2582 'load' 'pad_img_3_2_load_55' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2583 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_55 = load i6 %pad_img_3_3_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2583 'load' 'pad_img_3_3_load_55' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2584 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_55 = load i6 %pad_img_3_4_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2584 'load' 'pad_img_3_4_load_55' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2585 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_55 = load i6 %pad_img_3_5_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2585 'load' 'pad_img_3_5_load_55' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2586 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_55 = load i6 %pad_img_3_6_addr_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2586 'load' 'pad_img_3_6_load_55' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2587 [1/1] (2.18ns)   --->   "%tmp_375 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_55, i3 1, i24 %pad_img_3_1_load_55, i3 2, i24 %pad_img_3_2_load_55, i3 3, i24 %pad_img_3_3_load_55, i3 4, i24 %pad_img_3_4_load_55, i3 5, i24 %pad_img_3_5_load_55, i3 6, i24 %pad_img_3_6_load_55, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2587 'sparsemux' 'tmp_375' <Predicate = (trunc_ln36_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2588 [1/1] (1.82ns)   --->   "%pixel_103 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_372, i2 1, i24 %tmp_373, i2 2, i24 %tmp_374, i2 3, i24 %tmp_375, i24 0, i2 %trunc_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2588 'sparsemux' 'pixel_103' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2589 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_56 = load i6 %pad_img_0_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2589 'load' 'pad_img_0_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2590 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_56 = load i6 %pad_img_0_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2590 'load' 'pad_img_0_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2591 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_56 = load i6 %pad_img_0_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2591 'load' 'pad_img_0_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2592 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_56 = load i6 %pad_img_0_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2592 'load' 'pad_img_0_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2593 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_56 = load i6 %pad_img_0_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2593 'load' 'pad_img_0_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2594 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_56 = load i6 %pad_img_0_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2594 'load' 'pad_img_0_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2595 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_56 = load i6 %pad_img_0_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2595 'load' 'pad_img_0_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2596 [1/1] (2.18ns)   --->   "%tmp_376 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_56, i3 0, i24 %pad_img_0_1_load_56, i3 1, i24 %pad_img_0_2_load_56, i3 2, i24 %pad_img_0_3_load_56, i3 3, i24 %pad_img_0_4_load_56, i3 4, i24 %pad_img_0_5_load_56, i3 5, i24 %pad_img_0_6_load_56, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2596 'sparsemux' 'tmp_376' <Predicate = (trunc_ln36_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2597 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_56 = load i6 %pad_img_1_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2597 'load' 'pad_img_1_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2598 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_56 = load i6 %pad_img_1_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2598 'load' 'pad_img_1_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2599 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_56 = load i6 %pad_img_1_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2599 'load' 'pad_img_1_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2600 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_56 = load i6 %pad_img_1_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2600 'load' 'pad_img_1_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2601 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_56 = load i6 %pad_img_1_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2601 'load' 'pad_img_1_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2602 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_56 = load i6 %pad_img_1_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2602 'load' 'pad_img_1_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2603 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_56 = load i6 %pad_img_1_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2603 'load' 'pad_img_1_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2604 [1/1] (2.18ns)   --->   "%tmp_377 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_56, i3 0, i24 %pad_img_1_1_load_56, i3 1, i24 %pad_img_1_2_load_56, i3 2, i24 %pad_img_1_3_load_56, i3 3, i24 %pad_img_1_4_load_56, i3 4, i24 %pad_img_1_5_load_56, i3 5, i24 %pad_img_1_6_load_56, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2604 'sparsemux' 'tmp_377' <Predicate = (trunc_ln36_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2605 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_56 = load i6 %pad_img_2_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2605 'load' 'pad_img_2_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2606 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_56 = load i6 %pad_img_2_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2606 'load' 'pad_img_2_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2607 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_56 = load i6 %pad_img_2_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2607 'load' 'pad_img_2_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2608 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_56 = load i6 %pad_img_2_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2608 'load' 'pad_img_2_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2609 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_56 = load i6 %pad_img_2_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2609 'load' 'pad_img_2_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2610 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_56 = load i6 %pad_img_2_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2610 'load' 'pad_img_2_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2611 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_56 = load i6 %pad_img_2_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2611 'load' 'pad_img_2_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2612 [1/1] (2.18ns)   --->   "%tmp_378 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_56, i3 0, i24 %pad_img_2_1_load_56, i3 1, i24 %pad_img_2_2_load_56, i3 2, i24 %pad_img_2_3_load_56, i3 3, i24 %pad_img_2_4_load_56, i3 4, i24 %pad_img_2_5_load_56, i3 5, i24 %pad_img_2_6_load_56, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2612 'sparsemux' 'tmp_378' <Predicate = (trunc_ln36_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2613 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_56 = load i6 %pad_img_3_0_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2613 'load' 'pad_img_3_0_load_56' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2614 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_56 = load i6 %pad_img_3_1_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2614 'load' 'pad_img_3_1_load_56' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2615 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_56 = load i6 %pad_img_3_2_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2615 'load' 'pad_img_3_2_load_56' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2616 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_56 = load i6 %pad_img_3_3_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2616 'load' 'pad_img_3_3_load_56' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2617 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_56 = load i6 %pad_img_3_4_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2617 'load' 'pad_img_3_4_load_56' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2618 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_56 = load i6 %pad_img_3_5_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2618 'load' 'pad_img_3_5_load_56' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2619 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_56 = load i6 %pad_img_3_6_addr_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2619 'load' 'pad_img_3_6_load_56' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2620 [1/1] (2.18ns)   --->   "%tmp_379 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_56, i3 0, i24 %pad_img_3_1_load_56, i3 1, i24 %pad_img_3_2_load_56, i3 2, i24 %pad_img_3_3_load_56, i3 3, i24 %pad_img_3_4_load_56, i3 4, i24 %pad_img_3_5_load_56, i3 5, i24 %pad_img_3_6_load_56, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2620 'sparsemux' 'tmp_379' <Predicate = (trunc_ln36_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2621 [1/1] (1.82ns)   --->   "%pixel_104 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_376, i2 1, i24 %tmp_377, i2 2, i24 %tmp_378, i2 3, i24 %tmp_379, i24 0, i2 %trunc_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2621 'sparsemux' 'pixel_104' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2622 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_57 = load i6 %pad_img_0_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2622 'load' 'pad_img_0_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2623 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_57 = load i6 %pad_img_0_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2623 'load' 'pad_img_0_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2624 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_57 = load i6 %pad_img_0_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2624 'load' 'pad_img_0_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2625 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_57 = load i6 %pad_img_0_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2625 'load' 'pad_img_0_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2626 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_57 = load i6 %pad_img_0_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2626 'load' 'pad_img_0_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2627 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_57 = load i6 %pad_img_0_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2627 'load' 'pad_img_0_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2628 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_57 = load i6 %pad_img_0_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2628 'load' 'pad_img_0_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2629 [1/1] (2.18ns)   --->   "%tmp_380 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_57, i3 6, i24 %pad_img_0_1_load_57, i3 0, i24 %pad_img_0_2_load_57, i3 1, i24 %pad_img_0_3_load_57, i3 2, i24 %pad_img_0_4_load_57, i3 3, i24 %pad_img_0_5_load_57, i3 4, i24 %pad_img_0_6_load_57, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2629 'sparsemux' 'tmp_380' <Predicate = (trunc_ln36_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2630 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_57 = load i6 %pad_img_1_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2630 'load' 'pad_img_1_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2631 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_57 = load i6 %pad_img_1_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2631 'load' 'pad_img_1_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2632 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_57 = load i6 %pad_img_1_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2632 'load' 'pad_img_1_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2633 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_57 = load i6 %pad_img_1_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2633 'load' 'pad_img_1_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2634 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_57 = load i6 %pad_img_1_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2634 'load' 'pad_img_1_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2635 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_57 = load i6 %pad_img_1_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2635 'load' 'pad_img_1_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2636 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_57 = load i6 %pad_img_1_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2636 'load' 'pad_img_1_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2637 [1/1] (2.18ns)   --->   "%tmp_381 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_57, i3 6, i24 %pad_img_1_1_load_57, i3 0, i24 %pad_img_1_2_load_57, i3 1, i24 %pad_img_1_3_load_57, i3 2, i24 %pad_img_1_4_load_57, i3 3, i24 %pad_img_1_5_load_57, i3 4, i24 %pad_img_1_6_load_57, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2637 'sparsemux' 'tmp_381' <Predicate = (trunc_ln36_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2638 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_57 = load i6 %pad_img_2_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2638 'load' 'pad_img_2_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2639 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_57 = load i6 %pad_img_2_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2639 'load' 'pad_img_2_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2640 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_57 = load i6 %pad_img_2_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2640 'load' 'pad_img_2_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2641 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_57 = load i6 %pad_img_2_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2641 'load' 'pad_img_2_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2642 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_57 = load i6 %pad_img_2_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2642 'load' 'pad_img_2_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2643 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_57 = load i6 %pad_img_2_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2643 'load' 'pad_img_2_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2644 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_57 = load i6 %pad_img_2_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2644 'load' 'pad_img_2_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2645 [1/1] (2.18ns)   --->   "%tmp_382 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_57, i3 6, i24 %pad_img_2_1_load_57, i3 0, i24 %pad_img_2_2_load_57, i3 1, i24 %pad_img_2_3_load_57, i3 2, i24 %pad_img_2_4_load_57, i3 3, i24 %pad_img_2_5_load_57, i3 4, i24 %pad_img_2_6_load_57, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2645 'sparsemux' 'tmp_382' <Predicate = (trunc_ln36_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2646 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_57 = load i6 %pad_img_3_0_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2646 'load' 'pad_img_3_0_load_57' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2647 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_57 = load i6 %pad_img_3_1_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2647 'load' 'pad_img_3_1_load_57' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2648 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_57 = load i6 %pad_img_3_2_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2648 'load' 'pad_img_3_2_load_57' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2649 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_57 = load i6 %pad_img_3_3_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2649 'load' 'pad_img_3_3_load_57' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2650 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_57 = load i6 %pad_img_3_4_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2650 'load' 'pad_img_3_4_load_57' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2651 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_57 = load i6 %pad_img_3_5_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2651 'load' 'pad_img_3_5_load_57' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2652 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_57 = load i6 %pad_img_3_6_addr_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2652 'load' 'pad_img_3_6_load_57' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2653 [1/1] (2.18ns)   --->   "%tmp_383 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_57, i3 6, i24 %pad_img_3_1_load_57, i3 0, i24 %pad_img_3_2_load_57, i3 1, i24 %pad_img_3_3_load_57, i3 2, i24 %pad_img_3_4_load_57, i3 3, i24 %pad_img_3_5_load_57, i3 4, i24 %pad_img_3_6_load_57, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2653 'sparsemux' 'tmp_383' <Predicate = (trunc_ln36_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2654 [1/1] (1.82ns)   --->   "%pixel_105 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_380, i2 1, i24 %tmp_381, i2 2, i24 %tmp_382, i2 3, i24 %tmp_383, i24 0, i2 %trunc_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2654 'sparsemux' 'pixel_105' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2655 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_58 = load i6 %pad_img_0_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2655 'load' 'pad_img_0_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2656 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_58 = load i6 %pad_img_0_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2656 'load' 'pad_img_0_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2657 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_58 = load i6 %pad_img_0_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2657 'load' 'pad_img_0_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2658 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_58 = load i6 %pad_img_0_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2658 'load' 'pad_img_0_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2659 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_58 = load i6 %pad_img_0_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2659 'load' 'pad_img_0_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2660 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_58 = load i6 %pad_img_0_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2660 'load' 'pad_img_0_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2661 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_58 = load i6 %pad_img_0_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2661 'load' 'pad_img_0_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2662 [1/1] (2.18ns)   --->   "%tmp_384 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_58, i3 5, i24 %pad_img_0_1_load_58, i3 6, i24 %pad_img_0_2_load_58, i3 0, i24 %pad_img_0_3_load_58, i3 1, i24 %pad_img_0_4_load_58, i3 2, i24 %pad_img_0_5_load_58, i3 3, i24 %pad_img_0_6_load_58, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2662 'sparsemux' 'tmp_384' <Predicate = (trunc_ln36_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2663 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_58 = load i6 %pad_img_1_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2663 'load' 'pad_img_1_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2664 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_58 = load i6 %pad_img_1_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2664 'load' 'pad_img_1_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2665 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_58 = load i6 %pad_img_1_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2665 'load' 'pad_img_1_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2666 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_58 = load i6 %pad_img_1_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2666 'load' 'pad_img_1_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2667 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_58 = load i6 %pad_img_1_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2667 'load' 'pad_img_1_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2668 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_58 = load i6 %pad_img_1_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2668 'load' 'pad_img_1_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2669 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_58 = load i6 %pad_img_1_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2669 'load' 'pad_img_1_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2670 [1/1] (2.18ns)   --->   "%tmp_385 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_58, i3 5, i24 %pad_img_1_1_load_58, i3 6, i24 %pad_img_1_2_load_58, i3 0, i24 %pad_img_1_3_load_58, i3 1, i24 %pad_img_1_4_load_58, i3 2, i24 %pad_img_1_5_load_58, i3 3, i24 %pad_img_1_6_load_58, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2670 'sparsemux' 'tmp_385' <Predicate = (trunc_ln36_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2671 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_58 = load i6 %pad_img_2_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2671 'load' 'pad_img_2_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2672 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_58 = load i6 %pad_img_2_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2672 'load' 'pad_img_2_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2673 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_58 = load i6 %pad_img_2_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2673 'load' 'pad_img_2_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2674 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_58 = load i6 %pad_img_2_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2674 'load' 'pad_img_2_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2675 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_58 = load i6 %pad_img_2_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2675 'load' 'pad_img_2_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2676 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_58 = load i6 %pad_img_2_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2676 'load' 'pad_img_2_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2677 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_58 = load i6 %pad_img_2_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2677 'load' 'pad_img_2_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2678 [1/1] (2.18ns)   --->   "%tmp_386 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_58, i3 5, i24 %pad_img_2_1_load_58, i3 6, i24 %pad_img_2_2_load_58, i3 0, i24 %pad_img_2_3_load_58, i3 1, i24 %pad_img_2_4_load_58, i3 2, i24 %pad_img_2_5_load_58, i3 3, i24 %pad_img_2_6_load_58, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2678 'sparsemux' 'tmp_386' <Predicate = (trunc_ln36_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2679 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_58 = load i6 %pad_img_3_0_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2679 'load' 'pad_img_3_0_load_58' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2680 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_58 = load i6 %pad_img_3_1_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2680 'load' 'pad_img_3_1_load_58' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2681 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_58 = load i6 %pad_img_3_2_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2681 'load' 'pad_img_3_2_load_58' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2682 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_58 = load i6 %pad_img_3_3_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2682 'load' 'pad_img_3_3_load_58' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2683 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_58 = load i6 %pad_img_3_4_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2683 'load' 'pad_img_3_4_load_58' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2684 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_58 = load i6 %pad_img_3_5_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2684 'load' 'pad_img_3_5_load_58' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2685 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_58 = load i6 %pad_img_3_6_addr_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2685 'load' 'pad_img_3_6_load_58' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2686 [1/1] (2.18ns)   --->   "%tmp_387 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_58, i3 5, i24 %pad_img_3_1_load_58, i3 6, i24 %pad_img_3_2_load_58, i3 0, i24 %pad_img_3_3_load_58, i3 1, i24 %pad_img_3_4_load_58, i3 2, i24 %pad_img_3_5_load_58, i3 3, i24 %pad_img_3_6_load_58, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2686 'sparsemux' 'tmp_387' <Predicate = (trunc_ln36_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2687 [1/1] (1.82ns)   --->   "%pixel_106 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_384, i2 1, i24 %tmp_385, i2 2, i24 %tmp_386, i2 3, i24 %tmp_387, i24 0, i2 %trunc_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2687 'sparsemux' 'pixel_106' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2688 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_59 = load i6 %pad_img_0_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2688 'load' 'pad_img_0_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2689 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_59 = load i6 %pad_img_0_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2689 'load' 'pad_img_0_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2690 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_59 = load i6 %pad_img_0_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2690 'load' 'pad_img_0_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2691 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_59 = load i6 %pad_img_0_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2691 'load' 'pad_img_0_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2692 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_59 = load i6 %pad_img_0_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2692 'load' 'pad_img_0_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2693 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_59 = load i6 %pad_img_0_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2693 'load' 'pad_img_0_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2694 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_59 = load i6 %pad_img_0_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2694 'load' 'pad_img_0_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2695 [1/1] (2.18ns)   --->   "%tmp_388 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_59, i3 4, i24 %pad_img_0_1_load_59, i3 5, i24 %pad_img_0_2_load_59, i3 6, i24 %pad_img_0_3_load_59, i3 0, i24 %pad_img_0_4_load_59, i3 1, i24 %pad_img_0_5_load_59, i3 2, i24 %pad_img_0_6_load_59, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2695 'sparsemux' 'tmp_388' <Predicate = (trunc_ln36_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2696 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_59 = load i6 %pad_img_1_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2696 'load' 'pad_img_1_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2697 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_59 = load i6 %pad_img_1_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2697 'load' 'pad_img_1_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2698 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_59 = load i6 %pad_img_1_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2698 'load' 'pad_img_1_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2699 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_59 = load i6 %pad_img_1_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2699 'load' 'pad_img_1_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2700 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_59 = load i6 %pad_img_1_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2700 'load' 'pad_img_1_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2701 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_59 = load i6 %pad_img_1_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2701 'load' 'pad_img_1_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2702 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_59 = load i6 %pad_img_1_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2702 'load' 'pad_img_1_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2703 [1/1] (2.18ns)   --->   "%tmp_389 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_59, i3 4, i24 %pad_img_1_1_load_59, i3 5, i24 %pad_img_1_2_load_59, i3 6, i24 %pad_img_1_3_load_59, i3 0, i24 %pad_img_1_4_load_59, i3 1, i24 %pad_img_1_5_load_59, i3 2, i24 %pad_img_1_6_load_59, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2703 'sparsemux' 'tmp_389' <Predicate = (trunc_ln36_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2704 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_59 = load i6 %pad_img_2_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2704 'load' 'pad_img_2_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2705 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_59 = load i6 %pad_img_2_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2705 'load' 'pad_img_2_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2706 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_59 = load i6 %pad_img_2_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2706 'load' 'pad_img_2_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2707 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_59 = load i6 %pad_img_2_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2707 'load' 'pad_img_2_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2708 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_59 = load i6 %pad_img_2_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2708 'load' 'pad_img_2_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2709 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_59 = load i6 %pad_img_2_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2709 'load' 'pad_img_2_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2710 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_59 = load i6 %pad_img_2_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2710 'load' 'pad_img_2_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2711 [1/1] (2.18ns)   --->   "%tmp_390 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_59, i3 4, i24 %pad_img_2_1_load_59, i3 5, i24 %pad_img_2_2_load_59, i3 6, i24 %pad_img_2_3_load_59, i3 0, i24 %pad_img_2_4_load_59, i3 1, i24 %pad_img_2_5_load_59, i3 2, i24 %pad_img_2_6_load_59, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2711 'sparsemux' 'tmp_390' <Predicate = (trunc_ln36_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2712 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_59 = load i6 %pad_img_3_0_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2712 'load' 'pad_img_3_0_load_59' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2713 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_59 = load i6 %pad_img_3_1_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2713 'load' 'pad_img_3_1_load_59' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2714 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_59 = load i6 %pad_img_3_2_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2714 'load' 'pad_img_3_2_load_59' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2715 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_59 = load i6 %pad_img_3_3_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2715 'load' 'pad_img_3_3_load_59' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2716 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_59 = load i6 %pad_img_3_4_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2716 'load' 'pad_img_3_4_load_59' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2717 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_59 = load i6 %pad_img_3_5_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2717 'load' 'pad_img_3_5_load_59' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2718 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_59 = load i6 %pad_img_3_6_addr_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2718 'load' 'pad_img_3_6_load_59' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2719 [1/1] (2.18ns)   --->   "%tmp_391 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_59, i3 4, i24 %pad_img_3_1_load_59, i3 5, i24 %pad_img_3_2_load_59, i3 6, i24 %pad_img_3_3_load_59, i3 0, i24 %pad_img_3_4_load_59, i3 1, i24 %pad_img_3_5_load_59, i3 2, i24 %pad_img_3_6_load_59, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2719 'sparsemux' 'tmp_391' <Predicate = (trunc_ln36_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2720 [1/1] (1.82ns)   --->   "%pixel_107 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_388, i2 1, i24 %tmp_389, i2 2, i24 %tmp_390, i2 3, i24 %tmp_391, i24 0, i2 %trunc_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2720 'sparsemux' 'pixel_107' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2721 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_60 = load i6 %pad_img_0_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2721 'load' 'pad_img_0_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2722 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_60 = load i6 %pad_img_0_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2722 'load' 'pad_img_0_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2723 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_60 = load i6 %pad_img_0_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2723 'load' 'pad_img_0_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2724 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_60 = load i6 %pad_img_0_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2724 'load' 'pad_img_0_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2725 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_60 = load i6 %pad_img_0_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2725 'load' 'pad_img_0_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2726 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_60 = load i6 %pad_img_0_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2726 'load' 'pad_img_0_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2727 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_60 = load i6 %pad_img_0_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2727 'load' 'pad_img_0_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2728 [1/1] (2.18ns)   --->   "%tmp_392 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_60, i3 3, i24 %pad_img_0_1_load_60, i3 4, i24 %pad_img_0_2_load_60, i3 5, i24 %pad_img_0_3_load_60, i3 6, i24 %pad_img_0_4_load_60, i3 0, i24 %pad_img_0_5_load_60, i3 1, i24 %pad_img_0_6_load_60, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2728 'sparsemux' 'tmp_392' <Predicate = (trunc_ln36_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2729 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_60 = load i6 %pad_img_1_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2729 'load' 'pad_img_1_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2730 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_60 = load i6 %pad_img_1_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2730 'load' 'pad_img_1_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2731 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_60 = load i6 %pad_img_1_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2731 'load' 'pad_img_1_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2732 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_60 = load i6 %pad_img_1_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2732 'load' 'pad_img_1_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2733 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_60 = load i6 %pad_img_1_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2733 'load' 'pad_img_1_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2734 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_60 = load i6 %pad_img_1_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2734 'load' 'pad_img_1_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2735 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_60 = load i6 %pad_img_1_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2735 'load' 'pad_img_1_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2736 [1/1] (2.18ns)   --->   "%tmp_393 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_60, i3 3, i24 %pad_img_1_1_load_60, i3 4, i24 %pad_img_1_2_load_60, i3 5, i24 %pad_img_1_3_load_60, i3 6, i24 %pad_img_1_4_load_60, i3 0, i24 %pad_img_1_5_load_60, i3 1, i24 %pad_img_1_6_load_60, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2736 'sparsemux' 'tmp_393' <Predicate = (trunc_ln36_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2737 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_60 = load i6 %pad_img_2_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2737 'load' 'pad_img_2_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2738 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_60 = load i6 %pad_img_2_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2738 'load' 'pad_img_2_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2739 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_60 = load i6 %pad_img_2_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2739 'load' 'pad_img_2_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2740 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_60 = load i6 %pad_img_2_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2740 'load' 'pad_img_2_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2741 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_60 = load i6 %pad_img_2_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2741 'load' 'pad_img_2_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2742 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_60 = load i6 %pad_img_2_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2742 'load' 'pad_img_2_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2743 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_60 = load i6 %pad_img_2_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2743 'load' 'pad_img_2_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2744 [1/1] (2.18ns)   --->   "%tmp_394 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_60, i3 3, i24 %pad_img_2_1_load_60, i3 4, i24 %pad_img_2_2_load_60, i3 5, i24 %pad_img_2_3_load_60, i3 6, i24 %pad_img_2_4_load_60, i3 0, i24 %pad_img_2_5_load_60, i3 1, i24 %pad_img_2_6_load_60, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2744 'sparsemux' 'tmp_394' <Predicate = (trunc_ln36_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2745 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_60 = load i6 %pad_img_3_0_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2745 'load' 'pad_img_3_0_load_60' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2746 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_60 = load i6 %pad_img_3_1_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2746 'load' 'pad_img_3_1_load_60' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2747 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_60 = load i6 %pad_img_3_2_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2747 'load' 'pad_img_3_2_load_60' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2748 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_60 = load i6 %pad_img_3_3_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2748 'load' 'pad_img_3_3_load_60' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2749 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_60 = load i6 %pad_img_3_4_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2749 'load' 'pad_img_3_4_load_60' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2750 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_60 = load i6 %pad_img_3_5_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2750 'load' 'pad_img_3_5_load_60' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2751 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_60 = load i6 %pad_img_3_6_addr_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2751 'load' 'pad_img_3_6_load_60' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2752 [1/1] (2.18ns)   --->   "%tmp_395 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_60, i3 3, i24 %pad_img_3_1_load_60, i3 4, i24 %pad_img_3_2_load_60, i3 5, i24 %pad_img_3_3_load_60, i3 6, i24 %pad_img_3_4_load_60, i3 0, i24 %pad_img_3_5_load_60, i3 1, i24 %pad_img_3_6_load_60, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2752 'sparsemux' 'tmp_395' <Predicate = (trunc_ln36_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2753 [1/1] (1.82ns)   --->   "%pixel_108 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_392, i2 1, i24 %tmp_393, i2 2, i24 %tmp_394, i2 3, i24 %tmp_395, i24 0, i2 %trunc_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2753 'sparsemux' 'pixel_108' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2754 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_61 = load i6 %pad_img_0_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2754 'load' 'pad_img_0_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2755 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_61 = load i6 %pad_img_0_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2755 'load' 'pad_img_0_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2756 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_61 = load i6 %pad_img_0_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2756 'load' 'pad_img_0_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2757 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_61 = load i6 %pad_img_0_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2757 'load' 'pad_img_0_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2758 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_61 = load i6 %pad_img_0_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2758 'load' 'pad_img_0_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2759 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_61 = load i6 %pad_img_0_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2759 'load' 'pad_img_0_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2760 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_61 = load i6 %pad_img_0_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2760 'load' 'pad_img_0_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2761 [1/1] (2.18ns)   --->   "%tmp_396 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_61, i3 2, i24 %pad_img_0_1_load_61, i3 3, i24 %pad_img_0_2_load_61, i3 4, i24 %pad_img_0_3_load_61, i3 5, i24 %pad_img_0_4_load_61, i3 6, i24 %pad_img_0_5_load_61, i3 0, i24 %pad_img_0_6_load_61, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2761 'sparsemux' 'tmp_396' <Predicate = (trunc_ln36_1 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2762 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_61 = load i6 %pad_img_1_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2762 'load' 'pad_img_1_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2763 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_61 = load i6 %pad_img_1_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2763 'load' 'pad_img_1_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2764 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_61 = load i6 %pad_img_1_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2764 'load' 'pad_img_1_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2765 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_61 = load i6 %pad_img_1_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2765 'load' 'pad_img_1_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2766 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_61 = load i6 %pad_img_1_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2766 'load' 'pad_img_1_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2767 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_61 = load i6 %pad_img_1_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2767 'load' 'pad_img_1_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2768 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_61 = load i6 %pad_img_1_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2768 'load' 'pad_img_1_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2769 [1/1] (2.18ns)   --->   "%tmp_397 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_61, i3 2, i24 %pad_img_1_1_load_61, i3 3, i24 %pad_img_1_2_load_61, i3 4, i24 %pad_img_1_3_load_61, i3 5, i24 %pad_img_1_4_load_61, i3 6, i24 %pad_img_1_5_load_61, i3 0, i24 %pad_img_1_6_load_61, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2769 'sparsemux' 'tmp_397' <Predicate = (trunc_ln36_1 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2770 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_61 = load i6 %pad_img_2_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2770 'load' 'pad_img_2_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2771 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_61 = load i6 %pad_img_2_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2771 'load' 'pad_img_2_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2772 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_61 = load i6 %pad_img_2_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2772 'load' 'pad_img_2_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2773 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_61 = load i6 %pad_img_2_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2773 'load' 'pad_img_2_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2774 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_61 = load i6 %pad_img_2_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2774 'load' 'pad_img_2_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2775 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_61 = load i6 %pad_img_2_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2775 'load' 'pad_img_2_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2776 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_61 = load i6 %pad_img_2_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2776 'load' 'pad_img_2_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2777 [1/1] (2.18ns)   --->   "%tmp_398 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_61, i3 2, i24 %pad_img_2_1_load_61, i3 3, i24 %pad_img_2_2_load_61, i3 4, i24 %pad_img_2_3_load_61, i3 5, i24 %pad_img_2_4_load_61, i3 6, i24 %pad_img_2_5_load_61, i3 0, i24 %pad_img_2_6_load_61, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2777 'sparsemux' 'tmp_398' <Predicate = (trunc_ln36_1 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2778 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_61 = load i6 %pad_img_3_0_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2778 'load' 'pad_img_3_0_load_61' <Predicate = (trunc_ln36 == 1 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2779 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_61 = load i6 %pad_img_3_1_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2779 'load' 'pad_img_3_1_load_61' <Predicate = (trunc_ln36 == 2 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2780 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_61 = load i6 %pad_img_3_2_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2780 'load' 'pad_img_3_2_load_61' <Predicate = (trunc_ln36 == 3 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2781 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_61 = load i6 %pad_img_3_3_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2781 'load' 'pad_img_3_3_load_61' <Predicate = (trunc_ln36 == 4 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2782 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_61 = load i6 %pad_img_3_4_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2782 'load' 'pad_img_3_4_load_61' <Predicate = (trunc_ln36 == 5 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2783 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_61 = load i6 %pad_img_3_5_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2783 'load' 'pad_img_3_5_load_61' <Predicate = (trunc_ln36 == 6 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2784 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_61 = load i6 %pad_img_3_6_addr_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2784 'load' 'pad_img_3_6_load_61' <Predicate = (trunc_ln36 == 0 & trunc_ln36_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2785 [1/1] (2.18ns)   --->   "%tmp_399 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_61, i3 2, i24 %pad_img_3_1_load_61, i3 3, i24 %pad_img_3_2_load_61, i3 4, i24 %pad_img_3_3_load_61, i3 5, i24 %pad_img_3_4_load_61, i3 6, i24 %pad_img_3_5_load_61, i3 0, i24 %pad_img_3_6_load_61, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2785 'sparsemux' 'tmp_399' <Predicate = (trunc_ln36_1 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2786 [1/1] (1.82ns)   --->   "%pixel_109 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_396, i2 1, i24 %tmp_397, i2 2, i24 %tmp_398, i2 3, i24 %tmp_399, i24 0, i2 %trunc_ln36_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2786 'sparsemux' 'pixel_109' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2787 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_62 = load i6 %pad_img_0_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2787 'load' 'pad_img_0_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2788 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_62 = load i6 %pad_img_0_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2788 'load' 'pad_img_0_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2789 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_62 = load i6 %pad_img_0_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2789 'load' 'pad_img_0_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2790 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_62 = load i6 %pad_img_0_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2790 'load' 'pad_img_0_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2791 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_62 = load i6 %pad_img_0_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2791 'load' 'pad_img_0_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2792 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_62 = load i6 %pad_img_0_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2792 'load' 'pad_img_0_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2793 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_62 = load i6 %pad_img_0_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2793 'load' 'pad_img_0_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2794 [1/1] (2.18ns)   --->   "%tmp_400 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_62, i3 1, i24 %pad_img_0_1_load_62, i3 2, i24 %pad_img_0_2_load_62, i3 3, i24 %pad_img_0_3_load_62, i3 4, i24 %pad_img_0_4_load_62, i3 5, i24 %pad_img_0_5_load_62, i3 6, i24 %pad_img_0_6_load_62, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2794 'sparsemux' 'tmp_400' <Predicate = (trunc_ln36_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2795 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_62 = load i6 %pad_img_1_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2795 'load' 'pad_img_1_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2796 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_62 = load i6 %pad_img_1_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2796 'load' 'pad_img_1_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2797 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_62 = load i6 %pad_img_1_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2797 'load' 'pad_img_1_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2798 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_62 = load i6 %pad_img_1_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2798 'load' 'pad_img_1_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2799 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_62 = load i6 %pad_img_1_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2799 'load' 'pad_img_1_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2800 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_62 = load i6 %pad_img_1_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2800 'load' 'pad_img_1_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2801 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_62 = load i6 %pad_img_1_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2801 'load' 'pad_img_1_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2802 [1/1] (2.18ns)   --->   "%tmp_401 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_62, i3 1, i24 %pad_img_1_1_load_62, i3 2, i24 %pad_img_1_2_load_62, i3 3, i24 %pad_img_1_3_load_62, i3 4, i24 %pad_img_1_4_load_62, i3 5, i24 %pad_img_1_5_load_62, i3 6, i24 %pad_img_1_6_load_62, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2802 'sparsemux' 'tmp_401' <Predicate = (trunc_ln36_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2803 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_62 = load i6 %pad_img_2_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2803 'load' 'pad_img_2_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2804 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_62 = load i6 %pad_img_2_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2804 'load' 'pad_img_2_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2805 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_62 = load i6 %pad_img_2_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2805 'load' 'pad_img_2_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2806 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_62 = load i6 %pad_img_2_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2806 'load' 'pad_img_2_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2807 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_62 = load i6 %pad_img_2_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2807 'load' 'pad_img_2_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2808 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_62 = load i6 %pad_img_2_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2808 'load' 'pad_img_2_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2809 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_62 = load i6 %pad_img_2_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2809 'load' 'pad_img_2_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2810 [1/1] (2.18ns)   --->   "%tmp_402 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_62, i3 1, i24 %pad_img_2_1_load_62, i3 2, i24 %pad_img_2_2_load_62, i3 3, i24 %pad_img_2_3_load_62, i3 4, i24 %pad_img_2_4_load_62, i3 5, i24 %pad_img_2_5_load_62, i3 6, i24 %pad_img_2_6_load_62, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2810 'sparsemux' 'tmp_402' <Predicate = (trunc_ln36_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2811 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_62 = load i6 %pad_img_3_0_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2811 'load' 'pad_img_3_0_load_62' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2812 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_62 = load i6 %pad_img_3_1_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2812 'load' 'pad_img_3_1_load_62' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2813 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_62 = load i6 %pad_img_3_2_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2813 'load' 'pad_img_3_2_load_62' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2814 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_62 = load i6 %pad_img_3_3_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2814 'load' 'pad_img_3_3_load_62' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2815 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_62 = load i6 %pad_img_3_4_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2815 'load' 'pad_img_3_4_load_62' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2816 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_62 = load i6 %pad_img_3_5_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2816 'load' 'pad_img_3_5_load_62' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2817 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_62 = load i6 %pad_img_3_6_addr_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2817 'load' 'pad_img_3_6_load_62' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2818 [1/1] (2.18ns)   --->   "%tmp_403 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_62, i3 1, i24 %pad_img_3_1_load_62, i3 2, i24 %pad_img_3_2_load_62, i3 3, i24 %pad_img_3_3_load_62, i3 4, i24 %pad_img_3_4_load_62, i3 5, i24 %pad_img_3_5_load_62, i3 6, i24 %pad_img_3_6_load_62, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2818 'sparsemux' 'tmp_403' <Predicate = (trunc_ln36_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2819 [1/1] (1.82ns)   --->   "%pixel_110 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_400, i2 1, i24 %tmp_401, i2 2, i24 %tmp_402, i2 3, i24 %tmp_403, i24 0, i2 %trunc_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2819 'sparsemux' 'pixel_110' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2820 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_63 = load i6 %pad_img_0_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2820 'load' 'pad_img_0_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2821 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_63 = load i6 %pad_img_0_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2821 'load' 'pad_img_0_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2822 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_63 = load i6 %pad_img_0_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2822 'load' 'pad_img_0_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2823 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_63 = load i6 %pad_img_0_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2823 'load' 'pad_img_0_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2824 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_63 = load i6 %pad_img_0_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2824 'load' 'pad_img_0_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2825 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_63 = load i6 %pad_img_0_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2825 'load' 'pad_img_0_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2826 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_63 = load i6 %pad_img_0_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2826 'load' 'pad_img_0_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2827 [1/1] (2.18ns)   --->   "%tmp_404 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_63, i3 0, i24 %pad_img_0_1_load_63, i3 1, i24 %pad_img_0_2_load_63, i3 2, i24 %pad_img_0_3_load_63, i3 3, i24 %pad_img_0_4_load_63, i3 4, i24 %pad_img_0_5_load_63, i3 5, i24 %pad_img_0_6_load_63, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2827 'sparsemux' 'tmp_404' <Predicate = (trunc_ln36_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2828 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_63 = load i6 %pad_img_1_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2828 'load' 'pad_img_1_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2829 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_63 = load i6 %pad_img_1_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2829 'load' 'pad_img_1_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2830 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_63 = load i6 %pad_img_1_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2830 'load' 'pad_img_1_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2831 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_63 = load i6 %pad_img_1_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2831 'load' 'pad_img_1_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2832 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_63 = load i6 %pad_img_1_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2832 'load' 'pad_img_1_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2833 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_63 = load i6 %pad_img_1_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2833 'load' 'pad_img_1_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2834 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_63 = load i6 %pad_img_1_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2834 'load' 'pad_img_1_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2835 [1/1] (2.18ns)   --->   "%tmp_405 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_63, i3 0, i24 %pad_img_1_1_load_63, i3 1, i24 %pad_img_1_2_load_63, i3 2, i24 %pad_img_1_3_load_63, i3 3, i24 %pad_img_1_4_load_63, i3 4, i24 %pad_img_1_5_load_63, i3 5, i24 %pad_img_1_6_load_63, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2835 'sparsemux' 'tmp_405' <Predicate = (trunc_ln36_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2836 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_63 = load i6 %pad_img_2_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2836 'load' 'pad_img_2_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2837 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_63 = load i6 %pad_img_2_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2837 'load' 'pad_img_2_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2838 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_63 = load i6 %pad_img_2_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2838 'load' 'pad_img_2_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2839 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_63 = load i6 %pad_img_2_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2839 'load' 'pad_img_2_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2840 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_63 = load i6 %pad_img_2_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2840 'load' 'pad_img_2_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2841 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_63 = load i6 %pad_img_2_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2841 'load' 'pad_img_2_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2842 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_63 = load i6 %pad_img_2_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2842 'load' 'pad_img_2_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2843 [1/1] (2.18ns)   --->   "%tmp_406 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_63, i3 0, i24 %pad_img_2_1_load_63, i3 1, i24 %pad_img_2_2_load_63, i3 2, i24 %pad_img_2_3_load_63, i3 3, i24 %pad_img_2_4_load_63, i3 4, i24 %pad_img_2_5_load_63, i3 5, i24 %pad_img_2_6_load_63, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2843 'sparsemux' 'tmp_406' <Predicate = (trunc_ln36_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2844 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_63 = load i6 %pad_img_3_0_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2844 'load' 'pad_img_3_0_load_63' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2845 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_63 = load i6 %pad_img_3_1_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2845 'load' 'pad_img_3_1_load_63' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2846 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_63 = load i6 %pad_img_3_2_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2846 'load' 'pad_img_3_2_load_63' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2847 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_63 = load i6 %pad_img_3_3_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2847 'load' 'pad_img_3_3_load_63' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2848 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_63 = load i6 %pad_img_3_4_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2848 'load' 'pad_img_3_4_load_63' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2849 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_63 = load i6 %pad_img_3_5_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2849 'load' 'pad_img_3_5_load_63' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2850 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_63 = load i6 %pad_img_3_6_addr_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2850 'load' 'pad_img_3_6_load_63' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2851 [1/1] (2.18ns)   --->   "%tmp_407 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_63, i3 0, i24 %pad_img_3_1_load_63, i3 1, i24 %pad_img_3_2_load_63, i3 2, i24 %pad_img_3_3_load_63, i3 3, i24 %pad_img_3_4_load_63, i3 4, i24 %pad_img_3_5_load_63, i3 5, i24 %pad_img_3_6_load_63, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2851 'sparsemux' 'tmp_407' <Predicate = (trunc_ln36_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2852 [1/1] (1.82ns)   --->   "%pixel_111 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_404, i2 1, i24 %tmp_405, i2 2, i24 %tmp_406, i2 3, i24 %tmp_407, i24 0, i2 %trunc_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2852 'sparsemux' 'pixel_111' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2853 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_64 = load i6 %pad_img_0_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2853 'load' 'pad_img_0_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2854 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_64 = load i6 %pad_img_0_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2854 'load' 'pad_img_0_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2855 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_64 = load i6 %pad_img_0_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2855 'load' 'pad_img_0_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2856 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_64 = load i6 %pad_img_0_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2856 'load' 'pad_img_0_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2857 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_64 = load i6 %pad_img_0_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2857 'load' 'pad_img_0_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2858 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_64 = load i6 %pad_img_0_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2858 'load' 'pad_img_0_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2859 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_64 = load i6 %pad_img_0_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2859 'load' 'pad_img_0_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2860 [1/1] (2.18ns)   --->   "%tmp_408 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_64, i3 6, i24 %pad_img_0_1_load_64, i3 0, i24 %pad_img_0_2_load_64, i3 1, i24 %pad_img_0_3_load_64, i3 2, i24 %pad_img_0_4_load_64, i3 3, i24 %pad_img_0_5_load_64, i3 4, i24 %pad_img_0_6_load_64, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2860 'sparsemux' 'tmp_408' <Predicate = (trunc_ln36_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2861 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_64 = load i6 %pad_img_1_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2861 'load' 'pad_img_1_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2862 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_64 = load i6 %pad_img_1_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2862 'load' 'pad_img_1_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2863 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_64 = load i6 %pad_img_1_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2863 'load' 'pad_img_1_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2864 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_64 = load i6 %pad_img_1_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2864 'load' 'pad_img_1_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2865 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_64 = load i6 %pad_img_1_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2865 'load' 'pad_img_1_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2866 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_64 = load i6 %pad_img_1_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2866 'load' 'pad_img_1_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2867 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_64 = load i6 %pad_img_1_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2867 'load' 'pad_img_1_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2868 [1/1] (2.18ns)   --->   "%tmp_409 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_64, i3 6, i24 %pad_img_1_1_load_64, i3 0, i24 %pad_img_1_2_load_64, i3 1, i24 %pad_img_1_3_load_64, i3 2, i24 %pad_img_1_4_load_64, i3 3, i24 %pad_img_1_5_load_64, i3 4, i24 %pad_img_1_6_load_64, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2868 'sparsemux' 'tmp_409' <Predicate = (trunc_ln36_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2869 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_64 = load i6 %pad_img_2_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2869 'load' 'pad_img_2_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2870 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_64 = load i6 %pad_img_2_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2870 'load' 'pad_img_2_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2871 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_64 = load i6 %pad_img_2_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2871 'load' 'pad_img_2_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2872 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_64 = load i6 %pad_img_2_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2872 'load' 'pad_img_2_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2873 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_64 = load i6 %pad_img_2_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2873 'load' 'pad_img_2_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2874 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_64 = load i6 %pad_img_2_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2874 'load' 'pad_img_2_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2875 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_64 = load i6 %pad_img_2_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2875 'load' 'pad_img_2_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2876 [1/1] (2.18ns)   --->   "%tmp_410 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_64, i3 6, i24 %pad_img_2_1_load_64, i3 0, i24 %pad_img_2_2_load_64, i3 1, i24 %pad_img_2_3_load_64, i3 2, i24 %pad_img_2_4_load_64, i3 3, i24 %pad_img_2_5_load_64, i3 4, i24 %pad_img_2_6_load_64, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2876 'sparsemux' 'tmp_410' <Predicate = (trunc_ln36_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2877 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_64 = load i6 %pad_img_3_0_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2877 'load' 'pad_img_3_0_load_64' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2878 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_64 = load i6 %pad_img_3_1_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2878 'load' 'pad_img_3_1_load_64' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2879 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_64 = load i6 %pad_img_3_2_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2879 'load' 'pad_img_3_2_load_64' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2880 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_64 = load i6 %pad_img_3_3_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2880 'load' 'pad_img_3_3_load_64' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2881 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_64 = load i6 %pad_img_3_4_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2881 'load' 'pad_img_3_4_load_64' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2882 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_64 = load i6 %pad_img_3_5_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2882 'load' 'pad_img_3_5_load_64' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2883 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_64 = load i6 %pad_img_3_6_addr_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2883 'load' 'pad_img_3_6_load_64' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2884 [1/1] (2.18ns)   --->   "%tmp_411 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_64, i3 6, i24 %pad_img_3_1_load_64, i3 0, i24 %pad_img_3_2_load_64, i3 1, i24 %pad_img_3_3_load_64, i3 2, i24 %pad_img_3_4_load_64, i3 3, i24 %pad_img_3_5_load_64, i3 4, i24 %pad_img_3_6_load_64, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2884 'sparsemux' 'tmp_411' <Predicate = (trunc_ln36_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2885 [1/1] (1.82ns)   --->   "%pixel_112 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_408, i2 1, i24 %tmp_409, i2 2, i24 %tmp_410, i2 3, i24 %tmp_411, i24 0, i2 %trunc_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2885 'sparsemux' 'pixel_112' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2886 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_65 = load i6 %pad_img_0_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2886 'load' 'pad_img_0_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2887 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_65 = load i6 %pad_img_0_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2887 'load' 'pad_img_0_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2888 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_65 = load i6 %pad_img_0_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2888 'load' 'pad_img_0_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2889 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_65 = load i6 %pad_img_0_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2889 'load' 'pad_img_0_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2890 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_65 = load i6 %pad_img_0_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2890 'load' 'pad_img_0_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2891 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_65 = load i6 %pad_img_0_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2891 'load' 'pad_img_0_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2892 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_65 = load i6 %pad_img_0_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2892 'load' 'pad_img_0_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2893 [1/1] (2.18ns)   --->   "%tmp_412 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_65, i3 5, i24 %pad_img_0_1_load_65, i3 6, i24 %pad_img_0_2_load_65, i3 0, i24 %pad_img_0_3_load_65, i3 1, i24 %pad_img_0_4_load_65, i3 2, i24 %pad_img_0_5_load_65, i3 3, i24 %pad_img_0_6_load_65, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2893 'sparsemux' 'tmp_412' <Predicate = (trunc_ln36_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2894 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_65 = load i6 %pad_img_1_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2894 'load' 'pad_img_1_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2895 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_65 = load i6 %pad_img_1_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2895 'load' 'pad_img_1_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2896 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_65 = load i6 %pad_img_1_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2896 'load' 'pad_img_1_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2897 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_65 = load i6 %pad_img_1_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2897 'load' 'pad_img_1_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2898 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_65 = load i6 %pad_img_1_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2898 'load' 'pad_img_1_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2899 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_65 = load i6 %pad_img_1_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2899 'load' 'pad_img_1_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2900 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_65 = load i6 %pad_img_1_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2900 'load' 'pad_img_1_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2901 [1/1] (2.18ns)   --->   "%tmp_413 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_65, i3 5, i24 %pad_img_1_1_load_65, i3 6, i24 %pad_img_1_2_load_65, i3 0, i24 %pad_img_1_3_load_65, i3 1, i24 %pad_img_1_4_load_65, i3 2, i24 %pad_img_1_5_load_65, i3 3, i24 %pad_img_1_6_load_65, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2901 'sparsemux' 'tmp_413' <Predicate = (trunc_ln36_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2902 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_65 = load i6 %pad_img_2_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2902 'load' 'pad_img_2_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2903 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_65 = load i6 %pad_img_2_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2903 'load' 'pad_img_2_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2904 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_65 = load i6 %pad_img_2_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2904 'load' 'pad_img_2_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2905 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_65 = load i6 %pad_img_2_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2905 'load' 'pad_img_2_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2906 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_65 = load i6 %pad_img_2_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2906 'load' 'pad_img_2_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2907 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_65 = load i6 %pad_img_2_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2907 'load' 'pad_img_2_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2908 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_65 = load i6 %pad_img_2_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2908 'load' 'pad_img_2_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2909 [1/1] (2.18ns)   --->   "%tmp_414 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_65, i3 5, i24 %pad_img_2_1_load_65, i3 6, i24 %pad_img_2_2_load_65, i3 0, i24 %pad_img_2_3_load_65, i3 1, i24 %pad_img_2_4_load_65, i3 2, i24 %pad_img_2_5_load_65, i3 3, i24 %pad_img_2_6_load_65, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2909 'sparsemux' 'tmp_414' <Predicate = (trunc_ln36_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2910 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_65 = load i6 %pad_img_3_0_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2910 'load' 'pad_img_3_0_load_65' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2911 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_65 = load i6 %pad_img_3_1_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2911 'load' 'pad_img_3_1_load_65' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2912 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_65 = load i6 %pad_img_3_2_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2912 'load' 'pad_img_3_2_load_65' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2913 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_65 = load i6 %pad_img_3_3_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2913 'load' 'pad_img_3_3_load_65' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2914 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_65 = load i6 %pad_img_3_4_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2914 'load' 'pad_img_3_4_load_65' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2915 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_65 = load i6 %pad_img_3_5_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2915 'load' 'pad_img_3_5_load_65' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2916 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_65 = load i6 %pad_img_3_6_addr_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2916 'load' 'pad_img_3_6_load_65' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2917 [1/1] (2.18ns)   --->   "%tmp_415 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_65, i3 5, i24 %pad_img_3_1_load_65, i3 6, i24 %pad_img_3_2_load_65, i3 0, i24 %pad_img_3_3_load_65, i3 1, i24 %pad_img_3_4_load_65, i3 2, i24 %pad_img_3_5_load_65, i3 3, i24 %pad_img_3_6_load_65, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2917 'sparsemux' 'tmp_415' <Predicate = (trunc_ln36_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2918 [1/1] (1.82ns)   --->   "%pixel_113 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_412, i2 1, i24 %tmp_413, i2 2, i24 %tmp_414, i2 3, i24 %tmp_415, i24 0, i2 %trunc_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2918 'sparsemux' 'pixel_113' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2919 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_66 = load i6 %pad_img_0_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2919 'load' 'pad_img_0_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2920 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_66 = load i6 %pad_img_0_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2920 'load' 'pad_img_0_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2921 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_66 = load i6 %pad_img_0_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2921 'load' 'pad_img_0_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2922 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_66 = load i6 %pad_img_0_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2922 'load' 'pad_img_0_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2923 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_66 = load i6 %pad_img_0_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2923 'load' 'pad_img_0_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2924 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_66 = load i6 %pad_img_0_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2924 'load' 'pad_img_0_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2925 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_66 = load i6 %pad_img_0_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2925 'load' 'pad_img_0_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2926 [1/1] (2.18ns)   --->   "%tmp_416 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_66, i3 4, i24 %pad_img_0_1_load_66, i3 5, i24 %pad_img_0_2_load_66, i3 6, i24 %pad_img_0_3_load_66, i3 0, i24 %pad_img_0_4_load_66, i3 1, i24 %pad_img_0_5_load_66, i3 2, i24 %pad_img_0_6_load_66, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2926 'sparsemux' 'tmp_416' <Predicate = (trunc_ln36_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2927 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_66 = load i6 %pad_img_1_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2927 'load' 'pad_img_1_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2928 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_66 = load i6 %pad_img_1_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2928 'load' 'pad_img_1_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2929 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_66 = load i6 %pad_img_1_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2929 'load' 'pad_img_1_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2930 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_66 = load i6 %pad_img_1_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2930 'load' 'pad_img_1_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2931 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_66 = load i6 %pad_img_1_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2931 'load' 'pad_img_1_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2932 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_66 = load i6 %pad_img_1_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2932 'load' 'pad_img_1_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2933 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_66 = load i6 %pad_img_1_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2933 'load' 'pad_img_1_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2934 [1/1] (2.18ns)   --->   "%tmp_417 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_66, i3 4, i24 %pad_img_1_1_load_66, i3 5, i24 %pad_img_1_2_load_66, i3 6, i24 %pad_img_1_3_load_66, i3 0, i24 %pad_img_1_4_load_66, i3 1, i24 %pad_img_1_5_load_66, i3 2, i24 %pad_img_1_6_load_66, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2934 'sparsemux' 'tmp_417' <Predicate = (trunc_ln36_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2935 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_66 = load i6 %pad_img_2_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2935 'load' 'pad_img_2_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2936 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_66 = load i6 %pad_img_2_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2936 'load' 'pad_img_2_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2937 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_66 = load i6 %pad_img_2_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2937 'load' 'pad_img_2_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2938 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_66 = load i6 %pad_img_2_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2938 'load' 'pad_img_2_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2939 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_66 = load i6 %pad_img_2_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2939 'load' 'pad_img_2_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2940 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_66 = load i6 %pad_img_2_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2940 'load' 'pad_img_2_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2941 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_66 = load i6 %pad_img_2_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2941 'load' 'pad_img_2_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2942 [1/1] (2.18ns)   --->   "%tmp_418 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_66, i3 4, i24 %pad_img_2_1_load_66, i3 5, i24 %pad_img_2_2_load_66, i3 6, i24 %pad_img_2_3_load_66, i3 0, i24 %pad_img_2_4_load_66, i3 1, i24 %pad_img_2_5_load_66, i3 2, i24 %pad_img_2_6_load_66, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2942 'sparsemux' 'tmp_418' <Predicate = (trunc_ln36_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2943 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_66 = load i6 %pad_img_3_0_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2943 'load' 'pad_img_3_0_load_66' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2944 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_66 = load i6 %pad_img_3_1_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2944 'load' 'pad_img_3_1_load_66' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2945 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_66 = load i6 %pad_img_3_2_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2945 'load' 'pad_img_3_2_load_66' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2946 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_66 = load i6 %pad_img_3_3_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2946 'load' 'pad_img_3_3_load_66' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2947 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_66 = load i6 %pad_img_3_4_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2947 'load' 'pad_img_3_4_load_66' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2948 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_66 = load i6 %pad_img_3_5_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2948 'load' 'pad_img_3_5_load_66' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2949 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_66 = load i6 %pad_img_3_6_addr_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2949 'load' 'pad_img_3_6_load_66' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2950 [1/1] (2.18ns)   --->   "%tmp_419 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_66, i3 4, i24 %pad_img_3_1_load_66, i3 5, i24 %pad_img_3_2_load_66, i3 6, i24 %pad_img_3_3_load_66, i3 0, i24 %pad_img_3_4_load_66, i3 1, i24 %pad_img_3_5_load_66, i3 2, i24 %pad_img_3_6_load_66, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2950 'sparsemux' 'tmp_419' <Predicate = (trunc_ln36_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2951 [1/1] (1.82ns)   --->   "%pixel_114 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_416, i2 1, i24 %tmp_417, i2 2, i24 %tmp_418, i2 3, i24 %tmp_419, i24 0, i2 %trunc_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2951 'sparsemux' 'pixel_114' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2952 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_67 = load i6 %pad_img_0_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2952 'load' 'pad_img_0_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2953 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_67 = load i6 %pad_img_0_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2953 'load' 'pad_img_0_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2954 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_67 = load i6 %pad_img_0_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2954 'load' 'pad_img_0_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2955 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_67 = load i6 %pad_img_0_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2955 'load' 'pad_img_0_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2956 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_67 = load i6 %pad_img_0_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2956 'load' 'pad_img_0_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2957 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_67 = load i6 %pad_img_0_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2957 'load' 'pad_img_0_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2958 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_67 = load i6 %pad_img_0_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2958 'load' 'pad_img_0_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2959 [1/1] (2.18ns)   --->   "%tmp_420 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_67, i3 3, i24 %pad_img_0_1_load_67, i3 4, i24 %pad_img_0_2_load_67, i3 5, i24 %pad_img_0_3_load_67, i3 6, i24 %pad_img_0_4_load_67, i3 0, i24 %pad_img_0_5_load_67, i3 1, i24 %pad_img_0_6_load_67, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2959 'sparsemux' 'tmp_420' <Predicate = (trunc_ln36_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2960 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_67 = load i6 %pad_img_1_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2960 'load' 'pad_img_1_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2961 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_67 = load i6 %pad_img_1_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2961 'load' 'pad_img_1_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2962 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_67 = load i6 %pad_img_1_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2962 'load' 'pad_img_1_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2963 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_67 = load i6 %pad_img_1_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2963 'load' 'pad_img_1_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2964 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_67 = load i6 %pad_img_1_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2964 'load' 'pad_img_1_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2965 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_67 = load i6 %pad_img_1_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2965 'load' 'pad_img_1_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2966 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_67 = load i6 %pad_img_1_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2966 'load' 'pad_img_1_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2967 [1/1] (2.18ns)   --->   "%tmp_421 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_67, i3 3, i24 %pad_img_1_1_load_67, i3 4, i24 %pad_img_1_2_load_67, i3 5, i24 %pad_img_1_3_load_67, i3 6, i24 %pad_img_1_4_load_67, i3 0, i24 %pad_img_1_5_load_67, i3 1, i24 %pad_img_1_6_load_67, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2967 'sparsemux' 'tmp_421' <Predicate = (trunc_ln36_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2968 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_67 = load i6 %pad_img_2_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2968 'load' 'pad_img_2_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2969 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_67 = load i6 %pad_img_2_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2969 'load' 'pad_img_2_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2970 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_67 = load i6 %pad_img_2_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2970 'load' 'pad_img_2_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2971 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_67 = load i6 %pad_img_2_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2971 'load' 'pad_img_2_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2972 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_67 = load i6 %pad_img_2_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2972 'load' 'pad_img_2_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2973 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_67 = load i6 %pad_img_2_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2973 'load' 'pad_img_2_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2974 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_67 = load i6 %pad_img_2_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2974 'load' 'pad_img_2_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2975 [1/1] (2.18ns)   --->   "%tmp_422 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_67, i3 3, i24 %pad_img_2_1_load_67, i3 4, i24 %pad_img_2_2_load_67, i3 5, i24 %pad_img_2_3_load_67, i3 6, i24 %pad_img_2_4_load_67, i3 0, i24 %pad_img_2_5_load_67, i3 1, i24 %pad_img_2_6_load_67, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2975 'sparsemux' 'tmp_422' <Predicate = (trunc_ln36_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2976 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_67 = load i6 %pad_img_3_0_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2976 'load' 'pad_img_3_0_load_67' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2977 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_67 = load i6 %pad_img_3_1_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2977 'load' 'pad_img_3_1_load_67' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2978 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_67 = load i6 %pad_img_3_2_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2978 'load' 'pad_img_3_2_load_67' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2979 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_67 = load i6 %pad_img_3_3_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2979 'load' 'pad_img_3_3_load_67' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2980 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_67 = load i6 %pad_img_3_4_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2980 'load' 'pad_img_3_4_load_67' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2981 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_67 = load i6 %pad_img_3_5_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2981 'load' 'pad_img_3_5_load_67' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2982 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_67 = load i6 %pad_img_3_6_addr_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2982 'load' 'pad_img_3_6_load_67' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2983 [1/1] (2.18ns)   --->   "%tmp_423 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_67, i3 3, i24 %pad_img_3_1_load_67, i3 4, i24 %pad_img_3_2_load_67, i3 5, i24 %pad_img_3_3_load_67, i3 6, i24 %pad_img_3_4_load_67, i3 0, i24 %pad_img_3_5_load_67, i3 1, i24 %pad_img_3_6_load_67, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2983 'sparsemux' 'tmp_423' <Predicate = (trunc_ln36_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2984 [1/1] (1.82ns)   --->   "%pixel_115 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_420, i2 1, i24 %tmp_421, i2 2, i24 %tmp_422, i2 3, i24 %tmp_423, i24 0, i2 %trunc_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2984 'sparsemux' 'pixel_115' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2985 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_68 = load i6 %pad_img_0_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2985 'load' 'pad_img_0_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2986 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_68 = load i6 %pad_img_0_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2986 'load' 'pad_img_0_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2987 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_68 = load i6 %pad_img_0_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2987 'load' 'pad_img_0_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2988 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_68 = load i6 %pad_img_0_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2988 'load' 'pad_img_0_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2989 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_68 = load i6 %pad_img_0_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2989 'load' 'pad_img_0_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2990 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_68 = load i6 %pad_img_0_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2990 'load' 'pad_img_0_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2991 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_68 = load i6 %pad_img_0_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2991 'load' 'pad_img_0_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2992 [1/1] (2.18ns)   --->   "%tmp_424 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_68, i3 2, i24 %pad_img_0_1_load_68, i3 3, i24 %pad_img_0_2_load_68, i3 4, i24 %pad_img_0_3_load_68, i3 5, i24 %pad_img_0_4_load_68, i3 6, i24 %pad_img_0_5_load_68, i3 0, i24 %pad_img_0_6_load_68, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2992 'sparsemux' 'tmp_424' <Predicate = (trunc_ln36_2 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2993 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_68 = load i6 %pad_img_1_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2993 'load' 'pad_img_1_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2994 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_68 = load i6 %pad_img_1_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2994 'load' 'pad_img_1_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2995 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_68 = load i6 %pad_img_1_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2995 'load' 'pad_img_1_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2996 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_68 = load i6 %pad_img_1_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2996 'load' 'pad_img_1_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2997 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_68 = load i6 %pad_img_1_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2997 'load' 'pad_img_1_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2998 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_68 = load i6 %pad_img_1_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2998 'load' 'pad_img_1_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 2999 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_68 = load i6 %pad_img_1_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 2999 'load' 'pad_img_1_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3000 [1/1] (2.18ns)   --->   "%tmp_425 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_68, i3 2, i24 %pad_img_1_1_load_68, i3 3, i24 %pad_img_1_2_load_68, i3 4, i24 %pad_img_1_3_load_68, i3 5, i24 %pad_img_1_4_load_68, i3 6, i24 %pad_img_1_5_load_68, i3 0, i24 %pad_img_1_6_load_68, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3000 'sparsemux' 'tmp_425' <Predicate = (trunc_ln36_2 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3001 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_68 = load i6 %pad_img_2_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3001 'load' 'pad_img_2_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3002 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_68 = load i6 %pad_img_2_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3002 'load' 'pad_img_2_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3003 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_68 = load i6 %pad_img_2_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3003 'load' 'pad_img_2_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3004 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_68 = load i6 %pad_img_2_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3004 'load' 'pad_img_2_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3005 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_68 = load i6 %pad_img_2_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3005 'load' 'pad_img_2_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3006 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_68 = load i6 %pad_img_2_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3006 'load' 'pad_img_2_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3007 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_68 = load i6 %pad_img_2_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3007 'load' 'pad_img_2_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3008 [1/1] (2.18ns)   --->   "%tmp_426 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_68, i3 2, i24 %pad_img_2_1_load_68, i3 3, i24 %pad_img_2_2_load_68, i3 4, i24 %pad_img_2_3_load_68, i3 5, i24 %pad_img_2_4_load_68, i3 6, i24 %pad_img_2_5_load_68, i3 0, i24 %pad_img_2_6_load_68, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3008 'sparsemux' 'tmp_426' <Predicate = (trunc_ln36_2 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3009 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_68 = load i6 %pad_img_3_0_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3009 'load' 'pad_img_3_0_load_68' <Predicate = (trunc_ln36 == 1 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3010 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_68 = load i6 %pad_img_3_1_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3010 'load' 'pad_img_3_1_load_68' <Predicate = (trunc_ln36 == 2 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3011 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_68 = load i6 %pad_img_3_2_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3011 'load' 'pad_img_3_2_load_68' <Predicate = (trunc_ln36 == 3 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3012 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_68 = load i6 %pad_img_3_3_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3012 'load' 'pad_img_3_3_load_68' <Predicate = (trunc_ln36 == 4 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3013 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_68 = load i6 %pad_img_3_4_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3013 'load' 'pad_img_3_4_load_68' <Predicate = (trunc_ln36 == 5 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3014 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_68 = load i6 %pad_img_3_5_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3014 'load' 'pad_img_3_5_load_68' <Predicate = (trunc_ln36 == 6 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3015 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_68 = load i6 %pad_img_3_6_addr_68" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3015 'load' 'pad_img_3_6_load_68' <Predicate = (trunc_ln36 == 0 & trunc_ln36_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3016 [1/1] (2.18ns)   --->   "%tmp_427 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_68, i3 2, i24 %pad_img_3_1_load_68, i3 3, i24 %pad_img_3_2_load_68, i3 4, i24 %pad_img_3_3_load_68, i3 5, i24 %pad_img_3_4_load_68, i3 6, i24 %pad_img_3_5_load_68, i3 0, i24 %pad_img_3_6_load_68, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3016 'sparsemux' 'tmp_427' <Predicate = (trunc_ln36_2 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3017 [1/1] (1.82ns)   --->   "%pixel_116 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_424, i2 1, i24 %tmp_425, i2 2, i24 %tmp_426, i2 3, i24 %tmp_427, i24 0, i2 %trunc_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3017 'sparsemux' 'pixel_116' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3018 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_69 = load i6 %pad_img_0_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3018 'load' 'pad_img_0_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3019 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_69 = load i6 %pad_img_0_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3019 'load' 'pad_img_0_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3020 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_69 = load i6 %pad_img_0_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3020 'load' 'pad_img_0_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3021 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_69 = load i6 %pad_img_0_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3021 'load' 'pad_img_0_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3022 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_69 = load i6 %pad_img_0_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3022 'load' 'pad_img_0_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3023 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_69 = load i6 %pad_img_0_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3023 'load' 'pad_img_0_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3024 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_69 = load i6 %pad_img_0_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3024 'load' 'pad_img_0_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3025 [1/1] (2.18ns)   --->   "%tmp_428 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_69, i3 1, i24 %pad_img_0_1_load_69, i3 2, i24 %pad_img_0_2_load_69, i3 3, i24 %pad_img_0_3_load_69, i3 4, i24 %pad_img_0_4_load_69, i3 5, i24 %pad_img_0_5_load_69, i3 6, i24 %pad_img_0_6_load_69, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3025 'sparsemux' 'tmp_428' <Predicate = (trunc_ln36_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3026 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_69 = load i6 %pad_img_1_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3026 'load' 'pad_img_1_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3027 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_69 = load i6 %pad_img_1_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3027 'load' 'pad_img_1_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3028 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_69 = load i6 %pad_img_1_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3028 'load' 'pad_img_1_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3029 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_69 = load i6 %pad_img_1_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3029 'load' 'pad_img_1_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3030 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_69 = load i6 %pad_img_1_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3030 'load' 'pad_img_1_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3031 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_69 = load i6 %pad_img_1_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3031 'load' 'pad_img_1_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3032 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_69 = load i6 %pad_img_1_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3032 'load' 'pad_img_1_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3033 [1/1] (2.18ns)   --->   "%tmp_429 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_69, i3 1, i24 %pad_img_1_1_load_69, i3 2, i24 %pad_img_1_2_load_69, i3 3, i24 %pad_img_1_3_load_69, i3 4, i24 %pad_img_1_4_load_69, i3 5, i24 %pad_img_1_5_load_69, i3 6, i24 %pad_img_1_6_load_69, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3033 'sparsemux' 'tmp_429' <Predicate = (trunc_ln36_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3034 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_69 = load i6 %pad_img_2_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3034 'load' 'pad_img_2_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3035 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_69 = load i6 %pad_img_2_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3035 'load' 'pad_img_2_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3036 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_69 = load i6 %pad_img_2_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3036 'load' 'pad_img_2_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3037 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_69 = load i6 %pad_img_2_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3037 'load' 'pad_img_2_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3038 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_69 = load i6 %pad_img_2_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3038 'load' 'pad_img_2_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3039 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_69 = load i6 %pad_img_2_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3039 'load' 'pad_img_2_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3040 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_69 = load i6 %pad_img_2_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3040 'load' 'pad_img_2_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3041 [1/1] (2.18ns)   --->   "%tmp_430 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_69, i3 1, i24 %pad_img_2_1_load_69, i3 2, i24 %pad_img_2_2_load_69, i3 3, i24 %pad_img_2_3_load_69, i3 4, i24 %pad_img_2_4_load_69, i3 5, i24 %pad_img_2_5_load_69, i3 6, i24 %pad_img_2_6_load_69, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3041 'sparsemux' 'tmp_430' <Predicate = (trunc_ln36_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3042 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_69 = load i6 %pad_img_3_0_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3042 'load' 'pad_img_3_0_load_69' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3043 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_69 = load i6 %pad_img_3_1_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3043 'load' 'pad_img_3_1_load_69' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3044 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_69 = load i6 %pad_img_3_2_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3044 'load' 'pad_img_3_2_load_69' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3045 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_69 = load i6 %pad_img_3_3_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3045 'load' 'pad_img_3_3_load_69' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3046 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_69 = load i6 %pad_img_3_4_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3046 'load' 'pad_img_3_4_load_69' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3047 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_69 = load i6 %pad_img_3_5_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3047 'load' 'pad_img_3_5_load_69' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3048 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_69 = load i6 %pad_img_3_6_addr_69" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3048 'load' 'pad_img_3_6_load_69' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3049 [1/1] (2.18ns)   --->   "%tmp_431 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_69, i3 1, i24 %pad_img_3_1_load_69, i3 2, i24 %pad_img_3_2_load_69, i3 3, i24 %pad_img_3_3_load_69, i3 4, i24 %pad_img_3_4_load_69, i3 5, i24 %pad_img_3_5_load_69, i3 6, i24 %pad_img_3_6_load_69, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3049 'sparsemux' 'tmp_431' <Predicate = (trunc_ln36_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3050 [1/1] (1.82ns)   --->   "%pixel_117 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_428, i2 1, i24 %tmp_429, i2 2, i24 %tmp_430, i2 3, i24 %tmp_431, i24 0, i2 %trunc_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3050 'sparsemux' 'pixel_117' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3051 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_70 = load i6 %pad_img_0_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3051 'load' 'pad_img_0_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3052 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_70 = load i6 %pad_img_0_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3052 'load' 'pad_img_0_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3053 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_70 = load i6 %pad_img_0_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3053 'load' 'pad_img_0_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3054 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_70 = load i6 %pad_img_0_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3054 'load' 'pad_img_0_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3055 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_70 = load i6 %pad_img_0_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3055 'load' 'pad_img_0_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3056 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_70 = load i6 %pad_img_0_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3056 'load' 'pad_img_0_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3057 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_70 = load i6 %pad_img_0_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3057 'load' 'pad_img_0_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3058 [1/1] (2.18ns)   --->   "%tmp_432 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_70, i3 0, i24 %pad_img_0_1_load_70, i3 1, i24 %pad_img_0_2_load_70, i3 2, i24 %pad_img_0_3_load_70, i3 3, i24 %pad_img_0_4_load_70, i3 4, i24 %pad_img_0_5_load_70, i3 5, i24 %pad_img_0_6_load_70, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3058 'sparsemux' 'tmp_432' <Predicate = (trunc_ln36_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3059 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_70 = load i6 %pad_img_1_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3059 'load' 'pad_img_1_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3060 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_70 = load i6 %pad_img_1_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3060 'load' 'pad_img_1_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3061 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_70 = load i6 %pad_img_1_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3061 'load' 'pad_img_1_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3062 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_70 = load i6 %pad_img_1_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3062 'load' 'pad_img_1_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3063 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_70 = load i6 %pad_img_1_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3063 'load' 'pad_img_1_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3064 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_70 = load i6 %pad_img_1_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3064 'load' 'pad_img_1_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3065 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_70 = load i6 %pad_img_1_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3065 'load' 'pad_img_1_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3066 [1/1] (2.18ns)   --->   "%tmp_433 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_70, i3 0, i24 %pad_img_1_1_load_70, i3 1, i24 %pad_img_1_2_load_70, i3 2, i24 %pad_img_1_3_load_70, i3 3, i24 %pad_img_1_4_load_70, i3 4, i24 %pad_img_1_5_load_70, i3 5, i24 %pad_img_1_6_load_70, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3066 'sparsemux' 'tmp_433' <Predicate = (trunc_ln36_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3067 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_70 = load i6 %pad_img_2_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3067 'load' 'pad_img_2_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3068 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_70 = load i6 %pad_img_2_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3068 'load' 'pad_img_2_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3069 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_70 = load i6 %pad_img_2_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3069 'load' 'pad_img_2_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3070 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_70 = load i6 %pad_img_2_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3070 'load' 'pad_img_2_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3071 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_70 = load i6 %pad_img_2_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3071 'load' 'pad_img_2_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3072 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_70 = load i6 %pad_img_2_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3072 'load' 'pad_img_2_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3073 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_70 = load i6 %pad_img_2_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3073 'load' 'pad_img_2_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3074 [1/1] (2.18ns)   --->   "%tmp_434 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_70, i3 0, i24 %pad_img_2_1_load_70, i3 1, i24 %pad_img_2_2_load_70, i3 2, i24 %pad_img_2_3_load_70, i3 3, i24 %pad_img_2_4_load_70, i3 4, i24 %pad_img_2_5_load_70, i3 5, i24 %pad_img_2_6_load_70, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3074 'sparsemux' 'tmp_434' <Predicate = (trunc_ln36_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3075 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_70 = load i6 %pad_img_3_0_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3075 'load' 'pad_img_3_0_load_70' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3076 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_70 = load i6 %pad_img_3_1_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3076 'load' 'pad_img_3_1_load_70' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3077 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_70 = load i6 %pad_img_3_2_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3077 'load' 'pad_img_3_2_load_70' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3078 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_70 = load i6 %pad_img_3_3_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3078 'load' 'pad_img_3_3_load_70' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3079 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_70 = load i6 %pad_img_3_4_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3079 'load' 'pad_img_3_4_load_70' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3080 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_70 = load i6 %pad_img_3_5_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3080 'load' 'pad_img_3_5_load_70' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3081 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_70 = load i6 %pad_img_3_6_addr_70" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3081 'load' 'pad_img_3_6_load_70' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3082 [1/1] (2.18ns)   --->   "%tmp_435 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_70, i3 0, i24 %pad_img_3_1_load_70, i3 1, i24 %pad_img_3_2_load_70, i3 2, i24 %pad_img_3_3_load_70, i3 3, i24 %pad_img_3_4_load_70, i3 4, i24 %pad_img_3_5_load_70, i3 5, i24 %pad_img_3_6_load_70, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3082 'sparsemux' 'tmp_435' <Predicate = (trunc_ln36_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3083 [1/1] (1.82ns)   --->   "%pixel_118 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_432, i2 1, i24 %tmp_433, i2 2, i24 %tmp_434, i2 3, i24 %tmp_435, i24 0, i2 %trunc_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3083 'sparsemux' 'pixel_118' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3084 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_71 = load i6 %pad_img_0_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3084 'load' 'pad_img_0_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3085 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_71 = load i6 %pad_img_0_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3085 'load' 'pad_img_0_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3086 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_71 = load i6 %pad_img_0_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3086 'load' 'pad_img_0_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3087 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_71 = load i6 %pad_img_0_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3087 'load' 'pad_img_0_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3088 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_71 = load i6 %pad_img_0_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3088 'load' 'pad_img_0_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3089 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_71 = load i6 %pad_img_0_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3089 'load' 'pad_img_0_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3090 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_71 = load i6 %pad_img_0_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3090 'load' 'pad_img_0_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3091 [1/1] (2.18ns)   --->   "%tmp_436 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_71, i3 6, i24 %pad_img_0_1_load_71, i3 0, i24 %pad_img_0_2_load_71, i3 1, i24 %pad_img_0_3_load_71, i3 2, i24 %pad_img_0_4_load_71, i3 3, i24 %pad_img_0_5_load_71, i3 4, i24 %pad_img_0_6_load_71, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3091 'sparsemux' 'tmp_436' <Predicate = (trunc_ln36_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3092 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_71 = load i6 %pad_img_1_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3092 'load' 'pad_img_1_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3093 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_71 = load i6 %pad_img_1_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3093 'load' 'pad_img_1_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3094 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_71 = load i6 %pad_img_1_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3094 'load' 'pad_img_1_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3095 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_71 = load i6 %pad_img_1_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3095 'load' 'pad_img_1_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3096 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_71 = load i6 %pad_img_1_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3096 'load' 'pad_img_1_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3097 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_71 = load i6 %pad_img_1_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3097 'load' 'pad_img_1_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3098 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_71 = load i6 %pad_img_1_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3098 'load' 'pad_img_1_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3099 [1/1] (2.18ns)   --->   "%tmp_437 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_71, i3 6, i24 %pad_img_1_1_load_71, i3 0, i24 %pad_img_1_2_load_71, i3 1, i24 %pad_img_1_3_load_71, i3 2, i24 %pad_img_1_4_load_71, i3 3, i24 %pad_img_1_5_load_71, i3 4, i24 %pad_img_1_6_load_71, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3099 'sparsemux' 'tmp_437' <Predicate = (trunc_ln36_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3100 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_71 = load i6 %pad_img_2_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3100 'load' 'pad_img_2_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3101 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_71 = load i6 %pad_img_2_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3101 'load' 'pad_img_2_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3102 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_71 = load i6 %pad_img_2_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3102 'load' 'pad_img_2_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3103 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_71 = load i6 %pad_img_2_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3103 'load' 'pad_img_2_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3104 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_71 = load i6 %pad_img_2_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3104 'load' 'pad_img_2_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3105 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_71 = load i6 %pad_img_2_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3105 'load' 'pad_img_2_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3106 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_71 = load i6 %pad_img_2_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3106 'load' 'pad_img_2_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3107 [1/1] (2.18ns)   --->   "%tmp_438 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_71, i3 6, i24 %pad_img_2_1_load_71, i3 0, i24 %pad_img_2_2_load_71, i3 1, i24 %pad_img_2_3_load_71, i3 2, i24 %pad_img_2_4_load_71, i3 3, i24 %pad_img_2_5_load_71, i3 4, i24 %pad_img_2_6_load_71, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3107 'sparsemux' 'tmp_438' <Predicate = (trunc_ln36_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3108 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_71 = load i6 %pad_img_3_0_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3108 'load' 'pad_img_3_0_load_71' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3109 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_71 = load i6 %pad_img_3_1_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3109 'load' 'pad_img_3_1_load_71' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3110 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_71 = load i6 %pad_img_3_2_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3110 'load' 'pad_img_3_2_load_71' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3111 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_71 = load i6 %pad_img_3_3_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3111 'load' 'pad_img_3_3_load_71' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3112 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_71 = load i6 %pad_img_3_4_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3112 'load' 'pad_img_3_4_load_71' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3113 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_71 = load i6 %pad_img_3_5_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3113 'load' 'pad_img_3_5_load_71' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3114 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_71 = load i6 %pad_img_3_6_addr_71" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3114 'load' 'pad_img_3_6_load_71' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3115 [1/1] (2.18ns)   --->   "%tmp_439 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_71, i3 6, i24 %pad_img_3_1_load_71, i3 0, i24 %pad_img_3_2_load_71, i3 1, i24 %pad_img_3_3_load_71, i3 2, i24 %pad_img_3_4_load_71, i3 3, i24 %pad_img_3_5_load_71, i3 4, i24 %pad_img_3_6_load_71, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3115 'sparsemux' 'tmp_439' <Predicate = (trunc_ln36_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3116 [1/1] (1.82ns)   --->   "%pixel_119 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_436, i2 1, i24 %tmp_437, i2 2, i24 %tmp_438, i2 3, i24 %tmp_439, i24 0, i2 %trunc_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3116 'sparsemux' 'pixel_119' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3117 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_72 = load i6 %pad_img_0_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3117 'load' 'pad_img_0_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3118 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_72 = load i6 %pad_img_0_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3118 'load' 'pad_img_0_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3119 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_72 = load i6 %pad_img_0_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3119 'load' 'pad_img_0_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3120 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_72 = load i6 %pad_img_0_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3120 'load' 'pad_img_0_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3121 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_72 = load i6 %pad_img_0_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3121 'load' 'pad_img_0_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3122 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_72 = load i6 %pad_img_0_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3122 'load' 'pad_img_0_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3123 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_72 = load i6 %pad_img_0_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3123 'load' 'pad_img_0_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3124 [1/1] (2.18ns)   --->   "%tmp_440 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_72, i3 5, i24 %pad_img_0_1_load_72, i3 6, i24 %pad_img_0_2_load_72, i3 0, i24 %pad_img_0_3_load_72, i3 1, i24 %pad_img_0_4_load_72, i3 2, i24 %pad_img_0_5_load_72, i3 3, i24 %pad_img_0_6_load_72, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3124 'sparsemux' 'tmp_440' <Predicate = (trunc_ln36_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3125 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_72 = load i6 %pad_img_1_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3125 'load' 'pad_img_1_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3126 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_72 = load i6 %pad_img_1_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3126 'load' 'pad_img_1_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3127 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_72 = load i6 %pad_img_1_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3127 'load' 'pad_img_1_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3128 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_72 = load i6 %pad_img_1_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3128 'load' 'pad_img_1_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3129 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_72 = load i6 %pad_img_1_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3129 'load' 'pad_img_1_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3130 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_72 = load i6 %pad_img_1_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3130 'load' 'pad_img_1_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3131 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_72 = load i6 %pad_img_1_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3131 'load' 'pad_img_1_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3132 [1/1] (2.18ns)   --->   "%tmp_441 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_72, i3 5, i24 %pad_img_1_1_load_72, i3 6, i24 %pad_img_1_2_load_72, i3 0, i24 %pad_img_1_3_load_72, i3 1, i24 %pad_img_1_4_load_72, i3 2, i24 %pad_img_1_5_load_72, i3 3, i24 %pad_img_1_6_load_72, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3132 'sparsemux' 'tmp_441' <Predicate = (trunc_ln36_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3133 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_72 = load i6 %pad_img_2_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3133 'load' 'pad_img_2_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3134 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_72 = load i6 %pad_img_2_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3134 'load' 'pad_img_2_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3135 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_72 = load i6 %pad_img_2_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3135 'load' 'pad_img_2_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3136 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_72 = load i6 %pad_img_2_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3136 'load' 'pad_img_2_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3137 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_72 = load i6 %pad_img_2_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3137 'load' 'pad_img_2_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3138 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_72 = load i6 %pad_img_2_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3138 'load' 'pad_img_2_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3139 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_72 = load i6 %pad_img_2_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3139 'load' 'pad_img_2_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3140 [1/1] (2.18ns)   --->   "%tmp_442 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_72, i3 5, i24 %pad_img_2_1_load_72, i3 6, i24 %pad_img_2_2_load_72, i3 0, i24 %pad_img_2_3_load_72, i3 1, i24 %pad_img_2_4_load_72, i3 2, i24 %pad_img_2_5_load_72, i3 3, i24 %pad_img_2_6_load_72, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3140 'sparsemux' 'tmp_442' <Predicate = (trunc_ln36_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3141 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_72 = load i6 %pad_img_3_0_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3141 'load' 'pad_img_3_0_load_72' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3142 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_72 = load i6 %pad_img_3_1_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3142 'load' 'pad_img_3_1_load_72' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3143 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_72 = load i6 %pad_img_3_2_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3143 'load' 'pad_img_3_2_load_72' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3144 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_72 = load i6 %pad_img_3_3_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3144 'load' 'pad_img_3_3_load_72' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3145 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_72 = load i6 %pad_img_3_4_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3145 'load' 'pad_img_3_4_load_72' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3146 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_72 = load i6 %pad_img_3_5_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3146 'load' 'pad_img_3_5_load_72' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3147 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_72 = load i6 %pad_img_3_6_addr_72" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3147 'load' 'pad_img_3_6_load_72' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3148 [1/1] (2.18ns)   --->   "%tmp_443 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_72, i3 5, i24 %pad_img_3_1_load_72, i3 6, i24 %pad_img_3_2_load_72, i3 0, i24 %pad_img_3_3_load_72, i3 1, i24 %pad_img_3_4_load_72, i3 2, i24 %pad_img_3_5_load_72, i3 3, i24 %pad_img_3_6_load_72, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3148 'sparsemux' 'tmp_443' <Predicate = (trunc_ln36_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3149 [1/1] (1.82ns)   --->   "%pixel_120 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_440, i2 1, i24 %tmp_441, i2 2, i24 %tmp_442, i2 3, i24 %tmp_443, i24 0, i2 %trunc_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3149 'sparsemux' 'pixel_120' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3150 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_73 = load i6 %pad_img_0_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3150 'load' 'pad_img_0_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3151 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_73 = load i6 %pad_img_0_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3151 'load' 'pad_img_0_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3152 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_73 = load i6 %pad_img_0_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3152 'load' 'pad_img_0_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3153 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_73 = load i6 %pad_img_0_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3153 'load' 'pad_img_0_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3154 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_73 = load i6 %pad_img_0_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3154 'load' 'pad_img_0_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3155 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_73 = load i6 %pad_img_0_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3155 'load' 'pad_img_0_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3156 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_73 = load i6 %pad_img_0_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3156 'load' 'pad_img_0_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3157 [1/1] (2.18ns)   --->   "%tmp_444 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_73, i3 4, i24 %pad_img_0_1_load_73, i3 5, i24 %pad_img_0_2_load_73, i3 6, i24 %pad_img_0_3_load_73, i3 0, i24 %pad_img_0_4_load_73, i3 1, i24 %pad_img_0_5_load_73, i3 2, i24 %pad_img_0_6_load_73, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3157 'sparsemux' 'tmp_444' <Predicate = (trunc_ln36_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3158 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_73 = load i6 %pad_img_1_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3158 'load' 'pad_img_1_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3159 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_73 = load i6 %pad_img_1_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3159 'load' 'pad_img_1_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3160 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_73 = load i6 %pad_img_1_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3160 'load' 'pad_img_1_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3161 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_73 = load i6 %pad_img_1_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3161 'load' 'pad_img_1_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3162 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_73 = load i6 %pad_img_1_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3162 'load' 'pad_img_1_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3163 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_73 = load i6 %pad_img_1_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3163 'load' 'pad_img_1_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3164 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_73 = load i6 %pad_img_1_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3164 'load' 'pad_img_1_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3165 [1/1] (2.18ns)   --->   "%tmp_445 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_73, i3 4, i24 %pad_img_1_1_load_73, i3 5, i24 %pad_img_1_2_load_73, i3 6, i24 %pad_img_1_3_load_73, i3 0, i24 %pad_img_1_4_load_73, i3 1, i24 %pad_img_1_5_load_73, i3 2, i24 %pad_img_1_6_load_73, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3165 'sparsemux' 'tmp_445' <Predicate = (trunc_ln36_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3166 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_73 = load i6 %pad_img_2_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3166 'load' 'pad_img_2_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3167 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_73 = load i6 %pad_img_2_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3167 'load' 'pad_img_2_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3168 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_73 = load i6 %pad_img_2_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3168 'load' 'pad_img_2_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3169 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_73 = load i6 %pad_img_2_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3169 'load' 'pad_img_2_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3170 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_73 = load i6 %pad_img_2_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3170 'load' 'pad_img_2_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3171 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_73 = load i6 %pad_img_2_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3171 'load' 'pad_img_2_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3172 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_73 = load i6 %pad_img_2_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3172 'load' 'pad_img_2_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3173 [1/1] (2.18ns)   --->   "%tmp_446 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_73, i3 4, i24 %pad_img_2_1_load_73, i3 5, i24 %pad_img_2_2_load_73, i3 6, i24 %pad_img_2_3_load_73, i3 0, i24 %pad_img_2_4_load_73, i3 1, i24 %pad_img_2_5_load_73, i3 2, i24 %pad_img_2_6_load_73, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3173 'sparsemux' 'tmp_446' <Predicate = (trunc_ln36_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3174 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_73 = load i6 %pad_img_3_0_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3174 'load' 'pad_img_3_0_load_73' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3175 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_73 = load i6 %pad_img_3_1_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3175 'load' 'pad_img_3_1_load_73' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3176 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_73 = load i6 %pad_img_3_2_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3176 'load' 'pad_img_3_2_load_73' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3177 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_73 = load i6 %pad_img_3_3_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3177 'load' 'pad_img_3_3_load_73' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3178 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_73 = load i6 %pad_img_3_4_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3178 'load' 'pad_img_3_4_load_73' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3179 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_73 = load i6 %pad_img_3_5_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3179 'load' 'pad_img_3_5_load_73' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3180 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_73 = load i6 %pad_img_3_6_addr_73" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3180 'load' 'pad_img_3_6_load_73' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3181 [1/1] (2.18ns)   --->   "%tmp_447 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_73, i3 4, i24 %pad_img_3_1_load_73, i3 5, i24 %pad_img_3_2_load_73, i3 6, i24 %pad_img_3_3_load_73, i3 0, i24 %pad_img_3_4_load_73, i3 1, i24 %pad_img_3_5_load_73, i3 2, i24 %pad_img_3_6_load_73, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3181 'sparsemux' 'tmp_447' <Predicate = (trunc_ln36_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3182 [1/1] (1.82ns)   --->   "%pixel_121 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_444, i2 1, i24 %tmp_445, i2 2, i24 %tmp_446, i2 3, i24 %tmp_447, i24 0, i2 %trunc_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3182 'sparsemux' 'pixel_121' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3183 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_74 = load i6 %pad_img_0_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3183 'load' 'pad_img_0_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3184 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_74 = load i6 %pad_img_0_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3184 'load' 'pad_img_0_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3185 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_74 = load i6 %pad_img_0_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3185 'load' 'pad_img_0_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3186 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_74 = load i6 %pad_img_0_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3186 'load' 'pad_img_0_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3187 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_74 = load i6 %pad_img_0_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3187 'load' 'pad_img_0_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3188 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_74 = load i6 %pad_img_0_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3188 'load' 'pad_img_0_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3189 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_74 = load i6 %pad_img_0_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3189 'load' 'pad_img_0_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3190 [1/1] (2.18ns)   --->   "%tmp_448 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_74, i3 3, i24 %pad_img_0_1_load_74, i3 4, i24 %pad_img_0_2_load_74, i3 5, i24 %pad_img_0_3_load_74, i3 6, i24 %pad_img_0_4_load_74, i3 0, i24 %pad_img_0_5_load_74, i3 1, i24 %pad_img_0_6_load_74, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3190 'sparsemux' 'tmp_448' <Predicate = (trunc_ln36_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3191 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_74 = load i6 %pad_img_1_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3191 'load' 'pad_img_1_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3192 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_74 = load i6 %pad_img_1_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3192 'load' 'pad_img_1_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3193 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_74 = load i6 %pad_img_1_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3193 'load' 'pad_img_1_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3194 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_74 = load i6 %pad_img_1_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3194 'load' 'pad_img_1_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3195 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_74 = load i6 %pad_img_1_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3195 'load' 'pad_img_1_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3196 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_74 = load i6 %pad_img_1_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3196 'load' 'pad_img_1_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3197 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_74 = load i6 %pad_img_1_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3197 'load' 'pad_img_1_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3198 [1/1] (2.18ns)   --->   "%tmp_449 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_74, i3 3, i24 %pad_img_1_1_load_74, i3 4, i24 %pad_img_1_2_load_74, i3 5, i24 %pad_img_1_3_load_74, i3 6, i24 %pad_img_1_4_load_74, i3 0, i24 %pad_img_1_5_load_74, i3 1, i24 %pad_img_1_6_load_74, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3198 'sparsemux' 'tmp_449' <Predicate = (trunc_ln36_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3199 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_74 = load i6 %pad_img_2_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3199 'load' 'pad_img_2_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3200 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_74 = load i6 %pad_img_2_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3200 'load' 'pad_img_2_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3201 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_74 = load i6 %pad_img_2_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3201 'load' 'pad_img_2_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3202 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_74 = load i6 %pad_img_2_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3202 'load' 'pad_img_2_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3203 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_74 = load i6 %pad_img_2_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3203 'load' 'pad_img_2_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3204 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_74 = load i6 %pad_img_2_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3204 'load' 'pad_img_2_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3205 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_74 = load i6 %pad_img_2_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3205 'load' 'pad_img_2_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3206 [1/1] (2.18ns)   --->   "%tmp_450 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_74, i3 3, i24 %pad_img_2_1_load_74, i3 4, i24 %pad_img_2_2_load_74, i3 5, i24 %pad_img_2_3_load_74, i3 6, i24 %pad_img_2_4_load_74, i3 0, i24 %pad_img_2_5_load_74, i3 1, i24 %pad_img_2_6_load_74, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3206 'sparsemux' 'tmp_450' <Predicate = (trunc_ln36_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3207 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_74 = load i6 %pad_img_3_0_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3207 'load' 'pad_img_3_0_load_74' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3208 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_74 = load i6 %pad_img_3_1_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3208 'load' 'pad_img_3_1_load_74' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3209 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_74 = load i6 %pad_img_3_2_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3209 'load' 'pad_img_3_2_load_74' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3210 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_74 = load i6 %pad_img_3_3_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3210 'load' 'pad_img_3_3_load_74' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3211 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_74 = load i6 %pad_img_3_4_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3211 'load' 'pad_img_3_4_load_74' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3212 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_74 = load i6 %pad_img_3_5_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3212 'load' 'pad_img_3_5_load_74' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3213 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_74 = load i6 %pad_img_3_6_addr_74" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3213 'load' 'pad_img_3_6_load_74' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3214 [1/1] (2.18ns)   --->   "%tmp_451 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_74, i3 3, i24 %pad_img_3_1_load_74, i3 4, i24 %pad_img_3_2_load_74, i3 5, i24 %pad_img_3_3_load_74, i3 6, i24 %pad_img_3_4_load_74, i3 0, i24 %pad_img_3_5_load_74, i3 1, i24 %pad_img_3_6_load_74, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3214 'sparsemux' 'tmp_451' <Predicate = (trunc_ln36_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3215 [1/1] (1.82ns)   --->   "%pixel_122 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_448, i2 1, i24 %tmp_449, i2 2, i24 %tmp_450, i2 3, i24 %tmp_451, i24 0, i2 %trunc_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3215 'sparsemux' 'pixel_122' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3216 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_75 = load i6 %pad_img_0_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3216 'load' 'pad_img_0_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3217 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_75 = load i6 %pad_img_0_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3217 'load' 'pad_img_0_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3218 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_75 = load i6 %pad_img_0_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3218 'load' 'pad_img_0_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3219 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_75 = load i6 %pad_img_0_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3219 'load' 'pad_img_0_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3220 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_75 = load i6 %pad_img_0_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3220 'load' 'pad_img_0_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3221 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_75 = load i6 %pad_img_0_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3221 'load' 'pad_img_0_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3222 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_75 = load i6 %pad_img_0_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3222 'load' 'pad_img_0_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3223 [1/1] (2.18ns)   --->   "%tmp_452 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_75, i3 2, i24 %pad_img_0_1_load_75, i3 3, i24 %pad_img_0_2_load_75, i3 4, i24 %pad_img_0_3_load_75, i3 5, i24 %pad_img_0_4_load_75, i3 6, i24 %pad_img_0_5_load_75, i3 0, i24 %pad_img_0_6_load_75, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3223 'sparsemux' 'tmp_452' <Predicate = (trunc_ln36_3 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3224 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_75 = load i6 %pad_img_1_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3224 'load' 'pad_img_1_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3225 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_75 = load i6 %pad_img_1_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3225 'load' 'pad_img_1_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3226 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_75 = load i6 %pad_img_1_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3226 'load' 'pad_img_1_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3227 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_75 = load i6 %pad_img_1_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3227 'load' 'pad_img_1_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3228 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_75 = load i6 %pad_img_1_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3228 'load' 'pad_img_1_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3229 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_75 = load i6 %pad_img_1_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3229 'load' 'pad_img_1_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3230 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_75 = load i6 %pad_img_1_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3230 'load' 'pad_img_1_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3231 [1/1] (2.18ns)   --->   "%tmp_453 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_75, i3 2, i24 %pad_img_1_1_load_75, i3 3, i24 %pad_img_1_2_load_75, i3 4, i24 %pad_img_1_3_load_75, i3 5, i24 %pad_img_1_4_load_75, i3 6, i24 %pad_img_1_5_load_75, i3 0, i24 %pad_img_1_6_load_75, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3231 'sparsemux' 'tmp_453' <Predicate = (trunc_ln36_3 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3232 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_75 = load i6 %pad_img_2_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3232 'load' 'pad_img_2_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3233 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_75 = load i6 %pad_img_2_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3233 'load' 'pad_img_2_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3234 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_75 = load i6 %pad_img_2_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3234 'load' 'pad_img_2_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3235 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_75 = load i6 %pad_img_2_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3235 'load' 'pad_img_2_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3236 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_75 = load i6 %pad_img_2_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3236 'load' 'pad_img_2_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3237 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_75 = load i6 %pad_img_2_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3237 'load' 'pad_img_2_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3238 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_75 = load i6 %pad_img_2_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3238 'load' 'pad_img_2_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3239 [1/1] (2.18ns)   --->   "%tmp_454 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_75, i3 2, i24 %pad_img_2_1_load_75, i3 3, i24 %pad_img_2_2_load_75, i3 4, i24 %pad_img_2_3_load_75, i3 5, i24 %pad_img_2_4_load_75, i3 6, i24 %pad_img_2_5_load_75, i3 0, i24 %pad_img_2_6_load_75, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3239 'sparsemux' 'tmp_454' <Predicate = (trunc_ln36_3 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3240 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_75 = load i6 %pad_img_3_0_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3240 'load' 'pad_img_3_0_load_75' <Predicate = (trunc_ln36 == 1 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3241 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_75 = load i6 %pad_img_3_1_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3241 'load' 'pad_img_3_1_load_75' <Predicate = (trunc_ln36 == 2 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3242 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_75 = load i6 %pad_img_3_2_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3242 'load' 'pad_img_3_2_load_75' <Predicate = (trunc_ln36 == 3 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3243 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_75 = load i6 %pad_img_3_3_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3243 'load' 'pad_img_3_3_load_75' <Predicate = (trunc_ln36 == 4 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3244 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_75 = load i6 %pad_img_3_4_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3244 'load' 'pad_img_3_4_load_75' <Predicate = (trunc_ln36 == 5 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3245 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_75 = load i6 %pad_img_3_5_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3245 'load' 'pad_img_3_5_load_75' <Predicate = (trunc_ln36 == 6 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3246 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_75 = load i6 %pad_img_3_6_addr_75" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3246 'load' 'pad_img_3_6_load_75' <Predicate = (trunc_ln36 == 0 & trunc_ln36_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3247 [1/1] (2.18ns)   --->   "%tmp_455 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_75, i3 2, i24 %pad_img_3_1_load_75, i3 3, i24 %pad_img_3_2_load_75, i3 4, i24 %pad_img_3_3_load_75, i3 5, i24 %pad_img_3_4_load_75, i3 6, i24 %pad_img_3_5_load_75, i3 0, i24 %pad_img_3_6_load_75, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3247 'sparsemux' 'tmp_455' <Predicate = (trunc_ln36_3 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3248 [1/1] (1.82ns)   --->   "%pixel_123 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_452, i2 1, i24 %tmp_453, i2 2, i24 %tmp_454, i2 3, i24 %tmp_455, i24 0, i2 %trunc_ln36_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3248 'sparsemux' 'pixel_123' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3249 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_76 = load i6 %pad_img_0_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3249 'load' 'pad_img_0_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3250 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_76 = load i6 %pad_img_0_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3250 'load' 'pad_img_0_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3251 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_76 = load i6 %pad_img_0_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3251 'load' 'pad_img_0_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3252 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_76 = load i6 %pad_img_0_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3252 'load' 'pad_img_0_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3253 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_76 = load i6 %pad_img_0_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3253 'load' 'pad_img_0_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3254 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_76 = load i6 %pad_img_0_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3254 'load' 'pad_img_0_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3255 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_76 = load i6 %pad_img_0_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3255 'load' 'pad_img_0_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3256 [1/1] (2.18ns)   --->   "%tmp_456 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_76, i3 1, i24 %pad_img_0_1_load_76, i3 2, i24 %pad_img_0_2_load_76, i3 3, i24 %pad_img_0_3_load_76, i3 4, i24 %pad_img_0_4_load_76, i3 5, i24 %pad_img_0_5_load_76, i3 6, i24 %pad_img_0_6_load_76, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3256 'sparsemux' 'tmp_456' <Predicate = (trunc_ln36_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3257 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_76 = load i6 %pad_img_1_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3257 'load' 'pad_img_1_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3258 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_76 = load i6 %pad_img_1_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3258 'load' 'pad_img_1_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3259 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_76 = load i6 %pad_img_1_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3259 'load' 'pad_img_1_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3260 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_76 = load i6 %pad_img_1_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3260 'load' 'pad_img_1_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3261 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_76 = load i6 %pad_img_1_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3261 'load' 'pad_img_1_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3262 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_76 = load i6 %pad_img_1_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3262 'load' 'pad_img_1_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3263 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_76 = load i6 %pad_img_1_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3263 'load' 'pad_img_1_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3264 [1/1] (2.18ns)   --->   "%tmp_457 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_76, i3 1, i24 %pad_img_1_1_load_76, i3 2, i24 %pad_img_1_2_load_76, i3 3, i24 %pad_img_1_3_load_76, i3 4, i24 %pad_img_1_4_load_76, i3 5, i24 %pad_img_1_5_load_76, i3 6, i24 %pad_img_1_6_load_76, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3264 'sparsemux' 'tmp_457' <Predicate = (trunc_ln36_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3265 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_76 = load i6 %pad_img_2_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3265 'load' 'pad_img_2_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3266 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_76 = load i6 %pad_img_2_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3266 'load' 'pad_img_2_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3267 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_76 = load i6 %pad_img_2_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3267 'load' 'pad_img_2_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3268 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_76 = load i6 %pad_img_2_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3268 'load' 'pad_img_2_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3269 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_76 = load i6 %pad_img_2_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3269 'load' 'pad_img_2_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3270 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_76 = load i6 %pad_img_2_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3270 'load' 'pad_img_2_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3271 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_76 = load i6 %pad_img_2_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3271 'load' 'pad_img_2_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3272 [1/1] (2.18ns)   --->   "%tmp_458 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_76, i3 1, i24 %pad_img_2_1_load_76, i3 2, i24 %pad_img_2_2_load_76, i3 3, i24 %pad_img_2_3_load_76, i3 4, i24 %pad_img_2_4_load_76, i3 5, i24 %pad_img_2_5_load_76, i3 6, i24 %pad_img_2_6_load_76, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3272 'sparsemux' 'tmp_458' <Predicate = (trunc_ln36_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3273 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_76 = load i6 %pad_img_3_0_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3273 'load' 'pad_img_3_0_load_76' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3274 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_76 = load i6 %pad_img_3_1_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3274 'load' 'pad_img_3_1_load_76' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3275 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_76 = load i6 %pad_img_3_2_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3275 'load' 'pad_img_3_2_load_76' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3276 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_76 = load i6 %pad_img_3_3_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3276 'load' 'pad_img_3_3_load_76' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3277 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_76 = load i6 %pad_img_3_4_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3277 'load' 'pad_img_3_4_load_76' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3278 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_76 = load i6 %pad_img_3_5_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3278 'load' 'pad_img_3_5_load_76' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3279 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_76 = load i6 %pad_img_3_6_addr_76" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3279 'load' 'pad_img_3_6_load_76' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3280 [1/1] (2.18ns)   --->   "%tmp_459 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_76, i3 1, i24 %pad_img_3_1_load_76, i3 2, i24 %pad_img_3_2_load_76, i3 3, i24 %pad_img_3_3_load_76, i3 4, i24 %pad_img_3_4_load_76, i3 5, i24 %pad_img_3_5_load_76, i3 6, i24 %pad_img_3_6_load_76, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3280 'sparsemux' 'tmp_459' <Predicate = (trunc_ln36_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3281 [1/1] (1.82ns)   --->   "%pixel_124 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_456, i2 1, i24 %tmp_457, i2 2, i24 %tmp_458, i2 3, i24 %tmp_459, i24 0, i2 %trunc_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3281 'sparsemux' 'pixel_124' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3282 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_77 = load i6 %pad_img_0_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3282 'load' 'pad_img_0_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3283 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_77 = load i6 %pad_img_0_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3283 'load' 'pad_img_0_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3284 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_77 = load i6 %pad_img_0_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3284 'load' 'pad_img_0_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3285 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_77 = load i6 %pad_img_0_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3285 'load' 'pad_img_0_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3286 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_77 = load i6 %pad_img_0_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3286 'load' 'pad_img_0_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3287 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_77 = load i6 %pad_img_0_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3287 'load' 'pad_img_0_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3288 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_77 = load i6 %pad_img_0_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3288 'load' 'pad_img_0_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3289 [1/1] (2.18ns)   --->   "%tmp_460 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_77, i3 0, i24 %pad_img_0_1_load_77, i3 1, i24 %pad_img_0_2_load_77, i3 2, i24 %pad_img_0_3_load_77, i3 3, i24 %pad_img_0_4_load_77, i3 4, i24 %pad_img_0_5_load_77, i3 5, i24 %pad_img_0_6_load_77, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3289 'sparsemux' 'tmp_460' <Predicate = (trunc_ln36_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3290 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_77 = load i6 %pad_img_1_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3290 'load' 'pad_img_1_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3291 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_77 = load i6 %pad_img_1_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3291 'load' 'pad_img_1_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3292 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_77 = load i6 %pad_img_1_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3292 'load' 'pad_img_1_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3293 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_77 = load i6 %pad_img_1_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3293 'load' 'pad_img_1_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3294 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_77 = load i6 %pad_img_1_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3294 'load' 'pad_img_1_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3295 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_77 = load i6 %pad_img_1_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3295 'load' 'pad_img_1_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3296 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_77 = load i6 %pad_img_1_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3296 'load' 'pad_img_1_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3297 [1/1] (2.18ns)   --->   "%tmp_461 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_77, i3 0, i24 %pad_img_1_1_load_77, i3 1, i24 %pad_img_1_2_load_77, i3 2, i24 %pad_img_1_3_load_77, i3 3, i24 %pad_img_1_4_load_77, i3 4, i24 %pad_img_1_5_load_77, i3 5, i24 %pad_img_1_6_load_77, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3297 'sparsemux' 'tmp_461' <Predicate = (trunc_ln36_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3298 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_77 = load i6 %pad_img_2_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3298 'load' 'pad_img_2_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3299 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_77 = load i6 %pad_img_2_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3299 'load' 'pad_img_2_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3300 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_77 = load i6 %pad_img_2_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3300 'load' 'pad_img_2_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3301 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_77 = load i6 %pad_img_2_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3301 'load' 'pad_img_2_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3302 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_77 = load i6 %pad_img_2_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3302 'load' 'pad_img_2_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3303 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_77 = load i6 %pad_img_2_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3303 'load' 'pad_img_2_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3304 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_77 = load i6 %pad_img_2_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3304 'load' 'pad_img_2_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3305 [1/1] (2.18ns)   --->   "%tmp_462 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_77, i3 0, i24 %pad_img_2_1_load_77, i3 1, i24 %pad_img_2_2_load_77, i3 2, i24 %pad_img_2_3_load_77, i3 3, i24 %pad_img_2_4_load_77, i3 4, i24 %pad_img_2_5_load_77, i3 5, i24 %pad_img_2_6_load_77, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3305 'sparsemux' 'tmp_462' <Predicate = (trunc_ln36_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3306 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_77 = load i6 %pad_img_3_0_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3306 'load' 'pad_img_3_0_load_77' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3307 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_77 = load i6 %pad_img_3_1_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3307 'load' 'pad_img_3_1_load_77' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3308 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_77 = load i6 %pad_img_3_2_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3308 'load' 'pad_img_3_2_load_77' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3309 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_77 = load i6 %pad_img_3_3_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3309 'load' 'pad_img_3_3_load_77' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3310 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_77 = load i6 %pad_img_3_4_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3310 'load' 'pad_img_3_4_load_77' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3311 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_77 = load i6 %pad_img_3_5_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3311 'load' 'pad_img_3_5_load_77' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3312 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_77 = load i6 %pad_img_3_6_addr_77" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3312 'load' 'pad_img_3_6_load_77' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3313 [1/1] (2.18ns)   --->   "%tmp_463 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_77, i3 0, i24 %pad_img_3_1_load_77, i3 1, i24 %pad_img_3_2_load_77, i3 2, i24 %pad_img_3_3_load_77, i3 3, i24 %pad_img_3_4_load_77, i3 4, i24 %pad_img_3_5_load_77, i3 5, i24 %pad_img_3_6_load_77, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3313 'sparsemux' 'tmp_463' <Predicate = (trunc_ln36_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3314 [1/1] (1.82ns)   --->   "%pixel_125 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_460, i2 1, i24 %tmp_461, i2 2, i24 %tmp_462, i2 3, i24 %tmp_463, i24 0, i2 %trunc_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3314 'sparsemux' 'pixel_125' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3315 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_78 = load i6 %pad_img_0_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3315 'load' 'pad_img_0_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3316 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_78 = load i6 %pad_img_0_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3316 'load' 'pad_img_0_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3317 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_78 = load i6 %pad_img_0_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3317 'load' 'pad_img_0_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3318 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_78 = load i6 %pad_img_0_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3318 'load' 'pad_img_0_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3319 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_78 = load i6 %pad_img_0_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3319 'load' 'pad_img_0_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3320 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_78 = load i6 %pad_img_0_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3320 'load' 'pad_img_0_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3321 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_78 = load i6 %pad_img_0_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3321 'load' 'pad_img_0_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3322 [1/1] (2.18ns)   --->   "%tmp_464 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_78, i3 6, i24 %pad_img_0_1_load_78, i3 0, i24 %pad_img_0_2_load_78, i3 1, i24 %pad_img_0_3_load_78, i3 2, i24 %pad_img_0_4_load_78, i3 3, i24 %pad_img_0_5_load_78, i3 4, i24 %pad_img_0_6_load_78, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3322 'sparsemux' 'tmp_464' <Predicate = (trunc_ln36_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3323 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_78 = load i6 %pad_img_1_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3323 'load' 'pad_img_1_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3324 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_78 = load i6 %pad_img_1_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3324 'load' 'pad_img_1_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3325 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_78 = load i6 %pad_img_1_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3325 'load' 'pad_img_1_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3326 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_78 = load i6 %pad_img_1_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3326 'load' 'pad_img_1_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3327 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_78 = load i6 %pad_img_1_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3327 'load' 'pad_img_1_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3328 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_78 = load i6 %pad_img_1_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3328 'load' 'pad_img_1_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3329 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_78 = load i6 %pad_img_1_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3329 'load' 'pad_img_1_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3330 [1/1] (2.18ns)   --->   "%tmp_465 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_78, i3 6, i24 %pad_img_1_1_load_78, i3 0, i24 %pad_img_1_2_load_78, i3 1, i24 %pad_img_1_3_load_78, i3 2, i24 %pad_img_1_4_load_78, i3 3, i24 %pad_img_1_5_load_78, i3 4, i24 %pad_img_1_6_load_78, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3330 'sparsemux' 'tmp_465' <Predicate = (trunc_ln36_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3331 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_78 = load i6 %pad_img_2_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3331 'load' 'pad_img_2_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3332 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_78 = load i6 %pad_img_2_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3332 'load' 'pad_img_2_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3333 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_78 = load i6 %pad_img_2_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3333 'load' 'pad_img_2_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3334 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_78 = load i6 %pad_img_2_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3334 'load' 'pad_img_2_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3335 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_78 = load i6 %pad_img_2_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3335 'load' 'pad_img_2_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3336 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_78 = load i6 %pad_img_2_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3336 'load' 'pad_img_2_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3337 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_78 = load i6 %pad_img_2_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3337 'load' 'pad_img_2_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3338 [1/1] (2.18ns)   --->   "%tmp_466 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_78, i3 6, i24 %pad_img_2_1_load_78, i3 0, i24 %pad_img_2_2_load_78, i3 1, i24 %pad_img_2_3_load_78, i3 2, i24 %pad_img_2_4_load_78, i3 3, i24 %pad_img_2_5_load_78, i3 4, i24 %pad_img_2_6_load_78, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3338 'sparsemux' 'tmp_466' <Predicate = (trunc_ln36_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3339 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_78 = load i6 %pad_img_3_0_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3339 'load' 'pad_img_3_0_load_78' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3340 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_78 = load i6 %pad_img_3_1_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3340 'load' 'pad_img_3_1_load_78' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3341 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_78 = load i6 %pad_img_3_2_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3341 'load' 'pad_img_3_2_load_78' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3342 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_78 = load i6 %pad_img_3_3_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3342 'load' 'pad_img_3_3_load_78' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3343 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_78 = load i6 %pad_img_3_4_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3343 'load' 'pad_img_3_4_load_78' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3344 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_78 = load i6 %pad_img_3_5_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3344 'load' 'pad_img_3_5_load_78' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3345 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_78 = load i6 %pad_img_3_6_addr_78" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3345 'load' 'pad_img_3_6_load_78' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3346 [1/1] (2.18ns)   --->   "%tmp_467 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_78, i3 6, i24 %pad_img_3_1_load_78, i3 0, i24 %pad_img_3_2_load_78, i3 1, i24 %pad_img_3_3_load_78, i3 2, i24 %pad_img_3_4_load_78, i3 3, i24 %pad_img_3_5_load_78, i3 4, i24 %pad_img_3_6_load_78, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3346 'sparsemux' 'tmp_467' <Predicate = (trunc_ln36_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3347 [1/1] (1.82ns)   --->   "%pixel_126 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_464, i2 1, i24 %tmp_465, i2 2, i24 %tmp_466, i2 3, i24 %tmp_467, i24 0, i2 %trunc_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3347 'sparsemux' 'pixel_126' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3348 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_79 = load i6 %pad_img_0_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3348 'load' 'pad_img_0_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3349 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_79 = load i6 %pad_img_0_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3349 'load' 'pad_img_0_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3350 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_79 = load i6 %pad_img_0_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3350 'load' 'pad_img_0_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3351 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_79 = load i6 %pad_img_0_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3351 'load' 'pad_img_0_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3352 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_79 = load i6 %pad_img_0_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3352 'load' 'pad_img_0_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3353 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_79 = load i6 %pad_img_0_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3353 'load' 'pad_img_0_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3354 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_79 = load i6 %pad_img_0_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3354 'load' 'pad_img_0_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3355 [1/1] (2.18ns)   --->   "%tmp_468 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_79, i3 5, i24 %pad_img_0_1_load_79, i3 6, i24 %pad_img_0_2_load_79, i3 0, i24 %pad_img_0_3_load_79, i3 1, i24 %pad_img_0_4_load_79, i3 2, i24 %pad_img_0_5_load_79, i3 3, i24 %pad_img_0_6_load_79, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3355 'sparsemux' 'tmp_468' <Predicate = (trunc_ln36_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3356 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_79 = load i6 %pad_img_1_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3356 'load' 'pad_img_1_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3357 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_79 = load i6 %pad_img_1_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3357 'load' 'pad_img_1_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3358 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_79 = load i6 %pad_img_1_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3358 'load' 'pad_img_1_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3359 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_79 = load i6 %pad_img_1_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3359 'load' 'pad_img_1_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3360 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_79 = load i6 %pad_img_1_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3360 'load' 'pad_img_1_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3361 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_79 = load i6 %pad_img_1_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3361 'load' 'pad_img_1_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3362 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_79 = load i6 %pad_img_1_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3362 'load' 'pad_img_1_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3363 [1/1] (2.18ns)   --->   "%tmp_469 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_79, i3 5, i24 %pad_img_1_1_load_79, i3 6, i24 %pad_img_1_2_load_79, i3 0, i24 %pad_img_1_3_load_79, i3 1, i24 %pad_img_1_4_load_79, i3 2, i24 %pad_img_1_5_load_79, i3 3, i24 %pad_img_1_6_load_79, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3363 'sparsemux' 'tmp_469' <Predicate = (trunc_ln36_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3364 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_79 = load i6 %pad_img_2_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3364 'load' 'pad_img_2_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3365 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_79 = load i6 %pad_img_2_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3365 'load' 'pad_img_2_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3366 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_79 = load i6 %pad_img_2_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3366 'load' 'pad_img_2_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3367 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_79 = load i6 %pad_img_2_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3367 'load' 'pad_img_2_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3368 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_79 = load i6 %pad_img_2_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3368 'load' 'pad_img_2_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3369 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_79 = load i6 %pad_img_2_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3369 'load' 'pad_img_2_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3370 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_79 = load i6 %pad_img_2_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3370 'load' 'pad_img_2_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3371 [1/1] (2.18ns)   --->   "%tmp_470 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_79, i3 5, i24 %pad_img_2_1_load_79, i3 6, i24 %pad_img_2_2_load_79, i3 0, i24 %pad_img_2_3_load_79, i3 1, i24 %pad_img_2_4_load_79, i3 2, i24 %pad_img_2_5_load_79, i3 3, i24 %pad_img_2_6_load_79, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3371 'sparsemux' 'tmp_470' <Predicate = (trunc_ln36_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3372 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_79 = load i6 %pad_img_3_0_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3372 'load' 'pad_img_3_0_load_79' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3373 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_79 = load i6 %pad_img_3_1_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3373 'load' 'pad_img_3_1_load_79' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3374 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_79 = load i6 %pad_img_3_2_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3374 'load' 'pad_img_3_2_load_79' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3375 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_79 = load i6 %pad_img_3_3_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3375 'load' 'pad_img_3_3_load_79' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3376 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_79 = load i6 %pad_img_3_4_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3376 'load' 'pad_img_3_4_load_79' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3377 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_79 = load i6 %pad_img_3_5_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3377 'load' 'pad_img_3_5_load_79' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3378 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_79 = load i6 %pad_img_3_6_addr_79" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3378 'load' 'pad_img_3_6_load_79' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3379 [1/1] (2.18ns)   --->   "%tmp_471 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_79, i3 5, i24 %pad_img_3_1_load_79, i3 6, i24 %pad_img_3_2_load_79, i3 0, i24 %pad_img_3_3_load_79, i3 1, i24 %pad_img_3_4_load_79, i3 2, i24 %pad_img_3_5_load_79, i3 3, i24 %pad_img_3_6_load_79, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3379 'sparsemux' 'tmp_471' <Predicate = (trunc_ln36_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3380 [1/1] (1.82ns)   --->   "%pixel_127 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_468, i2 1, i24 %tmp_469, i2 2, i24 %tmp_470, i2 3, i24 %tmp_471, i24 0, i2 %trunc_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3380 'sparsemux' 'pixel_127' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3381 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_80 = load i6 %pad_img_0_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3381 'load' 'pad_img_0_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3382 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_80 = load i6 %pad_img_0_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3382 'load' 'pad_img_0_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3383 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_80 = load i6 %pad_img_0_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3383 'load' 'pad_img_0_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3384 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_80 = load i6 %pad_img_0_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3384 'load' 'pad_img_0_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3385 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_80 = load i6 %pad_img_0_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3385 'load' 'pad_img_0_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3386 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_80 = load i6 %pad_img_0_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3386 'load' 'pad_img_0_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3387 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_80 = load i6 %pad_img_0_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3387 'load' 'pad_img_0_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3388 [1/1] (2.18ns)   --->   "%tmp_472 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_80, i3 4, i24 %pad_img_0_1_load_80, i3 5, i24 %pad_img_0_2_load_80, i3 6, i24 %pad_img_0_3_load_80, i3 0, i24 %pad_img_0_4_load_80, i3 1, i24 %pad_img_0_5_load_80, i3 2, i24 %pad_img_0_6_load_80, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3388 'sparsemux' 'tmp_472' <Predicate = (trunc_ln36_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3389 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_80 = load i6 %pad_img_1_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3389 'load' 'pad_img_1_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3390 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_80 = load i6 %pad_img_1_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3390 'load' 'pad_img_1_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3391 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_80 = load i6 %pad_img_1_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3391 'load' 'pad_img_1_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3392 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_80 = load i6 %pad_img_1_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3392 'load' 'pad_img_1_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3393 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_80 = load i6 %pad_img_1_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3393 'load' 'pad_img_1_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3394 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_80 = load i6 %pad_img_1_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3394 'load' 'pad_img_1_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3395 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_80 = load i6 %pad_img_1_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3395 'load' 'pad_img_1_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3396 [1/1] (2.18ns)   --->   "%tmp_473 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_80, i3 4, i24 %pad_img_1_1_load_80, i3 5, i24 %pad_img_1_2_load_80, i3 6, i24 %pad_img_1_3_load_80, i3 0, i24 %pad_img_1_4_load_80, i3 1, i24 %pad_img_1_5_load_80, i3 2, i24 %pad_img_1_6_load_80, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3396 'sparsemux' 'tmp_473' <Predicate = (trunc_ln36_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3397 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_80 = load i6 %pad_img_2_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3397 'load' 'pad_img_2_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3398 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_80 = load i6 %pad_img_2_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3398 'load' 'pad_img_2_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3399 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_80 = load i6 %pad_img_2_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3399 'load' 'pad_img_2_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3400 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_80 = load i6 %pad_img_2_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3400 'load' 'pad_img_2_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3401 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_80 = load i6 %pad_img_2_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3401 'load' 'pad_img_2_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3402 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_80 = load i6 %pad_img_2_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3402 'load' 'pad_img_2_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3403 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_80 = load i6 %pad_img_2_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3403 'load' 'pad_img_2_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3404 [1/1] (2.18ns)   --->   "%tmp_474 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_80, i3 4, i24 %pad_img_2_1_load_80, i3 5, i24 %pad_img_2_2_load_80, i3 6, i24 %pad_img_2_3_load_80, i3 0, i24 %pad_img_2_4_load_80, i3 1, i24 %pad_img_2_5_load_80, i3 2, i24 %pad_img_2_6_load_80, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3404 'sparsemux' 'tmp_474' <Predicate = (trunc_ln36_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3405 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_80 = load i6 %pad_img_3_0_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3405 'load' 'pad_img_3_0_load_80' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3406 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_80 = load i6 %pad_img_3_1_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3406 'load' 'pad_img_3_1_load_80' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3407 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_80 = load i6 %pad_img_3_2_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3407 'load' 'pad_img_3_2_load_80' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3408 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_80 = load i6 %pad_img_3_3_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3408 'load' 'pad_img_3_3_load_80' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3409 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_80 = load i6 %pad_img_3_4_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3409 'load' 'pad_img_3_4_load_80' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3410 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_80 = load i6 %pad_img_3_5_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3410 'load' 'pad_img_3_5_load_80' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3411 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_80 = load i6 %pad_img_3_6_addr_80" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3411 'load' 'pad_img_3_6_load_80' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3412 [1/1] (2.18ns)   --->   "%tmp_475 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_80, i3 4, i24 %pad_img_3_1_load_80, i3 5, i24 %pad_img_3_2_load_80, i3 6, i24 %pad_img_3_3_load_80, i3 0, i24 %pad_img_3_4_load_80, i3 1, i24 %pad_img_3_5_load_80, i3 2, i24 %pad_img_3_6_load_80, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3412 'sparsemux' 'tmp_475' <Predicate = (trunc_ln36_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3413 [1/1] (1.82ns)   --->   "%pixel_128 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_472, i2 1, i24 %tmp_473, i2 2, i24 %tmp_474, i2 3, i24 %tmp_475, i24 0, i2 %trunc_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3413 'sparsemux' 'pixel_128' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3414 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_81 = load i6 %pad_img_0_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3414 'load' 'pad_img_0_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3415 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_81 = load i6 %pad_img_0_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3415 'load' 'pad_img_0_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3416 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_81 = load i6 %pad_img_0_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3416 'load' 'pad_img_0_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3417 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_81 = load i6 %pad_img_0_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3417 'load' 'pad_img_0_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3418 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_81 = load i6 %pad_img_0_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3418 'load' 'pad_img_0_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3419 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_81 = load i6 %pad_img_0_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3419 'load' 'pad_img_0_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3420 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_81 = load i6 %pad_img_0_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3420 'load' 'pad_img_0_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3421 [1/1] (2.18ns)   --->   "%tmp_476 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_81, i3 3, i24 %pad_img_0_1_load_81, i3 4, i24 %pad_img_0_2_load_81, i3 5, i24 %pad_img_0_3_load_81, i3 6, i24 %pad_img_0_4_load_81, i3 0, i24 %pad_img_0_5_load_81, i3 1, i24 %pad_img_0_6_load_81, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3421 'sparsemux' 'tmp_476' <Predicate = (trunc_ln36_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3422 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_81 = load i6 %pad_img_1_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3422 'load' 'pad_img_1_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3423 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_81 = load i6 %pad_img_1_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3423 'load' 'pad_img_1_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3424 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_81 = load i6 %pad_img_1_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3424 'load' 'pad_img_1_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3425 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_81 = load i6 %pad_img_1_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3425 'load' 'pad_img_1_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3426 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_81 = load i6 %pad_img_1_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3426 'load' 'pad_img_1_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3427 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_81 = load i6 %pad_img_1_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3427 'load' 'pad_img_1_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3428 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_81 = load i6 %pad_img_1_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3428 'load' 'pad_img_1_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3429 [1/1] (2.18ns)   --->   "%tmp_477 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_81, i3 3, i24 %pad_img_1_1_load_81, i3 4, i24 %pad_img_1_2_load_81, i3 5, i24 %pad_img_1_3_load_81, i3 6, i24 %pad_img_1_4_load_81, i3 0, i24 %pad_img_1_5_load_81, i3 1, i24 %pad_img_1_6_load_81, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3429 'sparsemux' 'tmp_477' <Predicate = (trunc_ln36_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3430 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_81 = load i6 %pad_img_2_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3430 'load' 'pad_img_2_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3431 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_81 = load i6 %pad_img_2_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3431 'load' 'pad_img_2_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3432 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_81 = load i6 %pad_img_2_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3432 'load' 'pad_img_2_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3433 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_81 = load i6 %pad_img_2_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3433 'load' 'pad_img_2_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3434 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_81 = load i6 %pad_img_2_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3434 'load' 'pad_img_2_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3435 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_81 = load i6 %pad_img_2_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3435 'load' 'pad_img_2_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3436 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_81 = load i6 %pad_img_2_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3436 'load' 'pad_img_2_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3437 [1/1] (2.18ns)   --->   "%tmp_478 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_81, i3 3, i24 %pad_img_2_1_load_81, i3 4, i24 %pad_img_2_2_load_81, i3 5, i24 %pad_img_2_3_load_81, i3 6, i24 %pad_img_2_4_load_81, i3 0, i24 %pad_img_2_5_load_81, i3 1, i24 %pad_img_2_6_load_81, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3437 'sparsemux' 'tmp_478' <Predicate = (trunc_ln36_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3438 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_81 = load i6 %pad_img_3_0_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3438 'load' 'pad_img_3_0_load_81' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3439 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_81 = load i6 %pad_img_3_1_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3439 'load' 'pad_img_3_1_load_81' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3440 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_81 = load i6 %pad_img_3_2_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3440 'load' 'pad_img_3_2_load_81' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3441 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_81 = load i6 %pad_img_3_3_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3441 'load' 'pad_img_3_3_load_81' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3442 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_81 = load i6 %pad_img_3_4_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3442 'load' 'pad_img_3_4_load_81' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3443 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_81 = load i6 %pad_img_3_5_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3443 'load' 'pad_img_3_5_load_81' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3444 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_81 = load i6 %pad_img_3_6_addr_81" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3444 'load' 'pad_img_3_6_load_81' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3445 [1/1] (2.18ns)   --->   "%tmp_479 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_81, i3 3, i24 %pad_img_3_1_load_81, i3 4, i24 %pad_img_3_2_load_81, i3 5, i24 %pad_img_3_3_load_81, i3 6, i24 %pad_img_3_4_load_81, i3 0, i24 %pad_img_3_5_load_81, i3 1, i24 %pad_img_3_6_load_81, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3445 'sparsemux' 'tmp_479' <Predicate = (trunc_ln36_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3446 [1/1] (1.82ns)   --->   "%pixel_129 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_476, i2 1, i24 %tmp_477, i2 2, i24 %tmp_478, i2 3, i24 %tmp_479, i24 0, i2 %trunc_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3446 'sparsemux' 'pixel_129' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3447 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_82 = load i6 %pad_img_0_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3447 'load' 'pad_img_0_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3448 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_82 = load i6 %pad_img_0_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3448 'load' 'pad_img_0_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3449 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_82 = load i6 %pad_img_0_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3449 'load' 'pad_img_0_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3450 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_82 = load i6 %pad_img_0_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3450 'load' 'pad_img_0_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3451 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_82 = load i6 %pad_img_0_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3451 'load' 'pad_img_0_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3452 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_82 = load i6 %pad_img_0_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3452 'load' 'pad_img_0_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3453 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_82 = load i6 %pad_img_0_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3453 'load' 'pad_img_0_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3454 [1/1] (2.18ns)   --->   "%tmp_480 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_82, i3 2, i24 %pad_img_0_1_load_82, i3 3, i24 %pad_img_0_2_load_82, i3 4, i24 %pad_img_0_3_load_82, i3 5, i24 %pad_img_0_4_load_82, i3 6, i24 %pad_img_0_5_load_82, i3 0, i24 %pad_img_0_6_load_82, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3454 'sparsemux' 'tmp_480' <Predicate = (trunc_ln36_4 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3455 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_82 = load i6 %pad_img_1_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3455 'load' 'pad_img_1_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3456 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_82 = load i6 %pad_img_1_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3456 'load' 'pad_img_1_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3457 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_82 = load i6 %pad_img_1_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3457 'load' 'pad_img_1_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3458 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_82 = load i6 %pad_img_1_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3458 'load' 'pad_img_1_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3459 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_82 = load i6 %pad_img_1_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3459 'load' 'pad_img_1_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3460 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_82 = load i6 %pad_img_1_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3460 'load' 'pad_img_1_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3461 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_82 = load i6 %pad_img_1_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3461 'load' 'pad_img_1_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3462 [1/1] (2.18ns)   --->   "%tmp_481 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_82, i3 2, i24 %pad_img_1_1_load_82, i3 3, i24 %pad_img_1_2_load_82, i3 4, i24 %pad_img_1_3_load_82, i3 5, i24 %pad_img_1_4_load_82, i3 6, i24 %pad_img_1_5_load_82, i3 0, i24 %pad_img_1_6_load_82, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3462 'sparsemux' 'tmp_481' <Predicate = (trunc_ln36_4 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3463 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_82 = load i6 %pad_img_2_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3463 'load' 'pad_img_2_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3464 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_82 = load i6 %pad_img_2_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3464 'load' 'pad_img_2_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3465 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_82 = load i6 %pad_img_2_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3465 'load' 'pad_img_2_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3466 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_82 = load i6 %pad_img_2_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3466 'load' 'pad_img_2_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3467 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_82 = load i6 %pad_img_2_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3467 'load' 'pad_img_2_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3468 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_82 = load i6 %pad_img_2_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3468 'load' 'pad_img_2_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3469 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_82 = load i6 %pad_img_2_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3469 'load' 'pad_img_2_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3470 [1/1] (2.18ns)   --->   "%tmp_482 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_82, i3 2, i24 %pad_img_2_1_load_82, i3 3, i24 %pad_img_2_2_load_82, i3 4, i24 %pad_img_2_3_load_82, i3 5, i24 %pad_img_2_4_load_82, i3 6, i24 %pad_img_2_5_load_82, i3 0, i24 %pad_img_2_6_load_82, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3470 'sparsemux' 'tmp_482' <Predicate = (trunc_ln36_4 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3471 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_82 = load i6 %pad_img_3_0_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3471 'load' 'pad_img_3_0_load_82' <Predicate = (trunc_ln36 == 1 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3472 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_82 = load i6 %pad_img_3_1_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3472 'load' 'pad_img_3_1_load_82' <Predicate = (trunc_ln36 == 2 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3473 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_82 = load i6 %pad_img_3_2_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3473 'load' 'pad_img_3_2_load_82' <Predicate = (trunc_ln36 == 3 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3474 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_82 = load i6 %pad_img_3_3_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3474 'load' 'pad_img_3_3_load_82' <Predicate = (trunc_ln36 == 4 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3475 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_82 = load i6 %pad_img_3_4_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3475 'load' 'pad_img_3_4_load_82' <Predicate = (trunc_ln36 == 5 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3476 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_82 = load i6 %pad_img_3_5_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3476 'load' 'pad_img_3_5_load_82' <Predicate = (trunc_ln36 == 6 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3477 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_82 = load i6 %pad_img_3_6_addr_82" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3477 'load' 'pad_img_3_6_load_82' <Predicate = (trunc_ln36 == 0 & trunc_ln36_4 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3478 [1/1] (2.18ns)   --->   "%tmp_483 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_82, i3 2, i24 %pad_img_3_1_load_82, i3 3, i24 %pad_img_3_2_load_82, i3 4, i24 %pad_img_3_3_load_82, i3 5, i24 %pad_img_3_4_load_82, i3 6, i24 %pad_img_3_5_load_82, i3 0, i24 %pad_img_3_6_load_82, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3478 'sparsemux' 'tmp_483' <Predicate = (trunc_ln36_4 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3479 [1/1] (1.82ns)   --->   "%pixel_130 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_480, i2 1, i24 %tmp_481, i2 2, i24 %tmp_482, i2 3, i24 %tmp_483, i24 0, i2 %trunc_ln36_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3479 'sparsemux' 'pixel_130' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_95)   --->   "%shl_ln39 = shl i6 %urem_ln36_6, i6 2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3480 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3481 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln39_95 = add i6 %shl_ln39, i6 %urem_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3481 'add' 'add_ln39_95' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3482 [1/1] (1.82ns)   --->   "%add_ln39_96 = add i6 %add_ln39_95, i6 %zext_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3482 'add' 'add_ln39_96' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln39_182 = zext i6 %add_ln39_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3483 'zext' 'zext_ln39_182' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3484 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_83 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3484 'getelementptr' 'pad_img_0_0_addr_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3485 [1/1] (1.82ns)   --->   "%add_ln39_97 = add i6 %add_ln39_95, i6 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3485 'add' 'add_ln39_97' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln39_183 = zext i6 %add_ln39_97" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3486 'zext' 'zext_ln39_183' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3487 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_84 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3487 'getelementptr' 'pad_img_0_0_addr_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3488 [1/1] (1.82ns)   --->   "%add_ln39_98 = add i6 %add_ln39_95, i6 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3488 'add' 'add_ln39_98' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3489 [1/1] (0.00ns)   --->   "%zext_ln39_184 = zext i6 %add_ln39_98" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3489 'zext' 'zext_ln39_184' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3490 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_85 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3490 'getelementptr' 'pad_img_0_0_addr_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3491 [1/1] (1.82ns)   --->   "%add_ln39_99 = add i6 %add_ln39_95, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3491 'add' 'add_ln39_99' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3492 [1/1] (0.00ns)   --->   "%zext_ln39_185 = zext i6 %add_ln39_99" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3492 'zext' 'zext_ln39_185' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3493 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_86 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3493 'getelementptr' 'pad_img_0_0_addr_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3494 [1/1] (1.82ns)   --->   "%add_ln39_100 = add i6 %add_ln39_95, i6 %zext_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3494 'add' 'add_ln39_100' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln39_186 = zext i6 %add_ln39_100" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3495 'zext' 'zext_ln39_186' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3496 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_87 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3496 'getelementptr' 'pad_img_0_0_addr_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3497 [1/1] (1.82ns)   --->   "%add_ln39_101 = add i6 %add_ln39_95, i6 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3497 'add' 'add_ln39_101' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln39_187 = zext i6 %add_ln39_101" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3498 'zext' 'zext_ln39_187' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3499 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_88 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3499 'getelementptr' 'pad_img_0_0_addr_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3500 [1/1] (1.82ns)   --->   "%add_ln39_102 = add i6 %add_ln39_95, i6 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3500 'add' 'add_ln39_102' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln39_188 = zext i6 %add_ln39_102" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3501 'zext' 'zext_ln39_188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3502 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_89 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3502 'getelementptr' 'pad_img_0_0_addr_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3503 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_83 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3503 'getelementptr' 'pad_img_0_1_addr_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3504 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_84 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3504 'getelementptr' 'pad_img_0_1_addr_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3505 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_85 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3505 'getelementptr' 'pad_img_0_1_addr_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3506 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_86 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3506 'getelementptr' 'pad_img_0_1_addr_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3507 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_87 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3507 'getelementptr' 'pad_img_0_1_addr_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3508 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_88 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3508 'getelementptr' 'pad_img_0_1_addr_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3509 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_89 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3509 'getelementptr' 'pad_img_0_1_addr_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3510 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_83 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3510 'getelementptr' 'pad_img_0_2_addr_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3511 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_84 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3511 'getelementptr' 'pad_img_0_2_addr_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3512 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_85 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3512 'getelementptr' 'pad_img_0_2_addr_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3513 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_86 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3513 'getelementptr' 'pad_img_0_2_addr_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3514 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_87 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3514 'getelementptr' 'pad_img_0_2_addr_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3515 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_88 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3515 'getelementptr' 'pad_img_0_2_addr_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3516 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_89 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3516 'getelementptr' 'pad_img_0_2_addr_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3517 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_83 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3517 'getelementptr' 'pad_img_0_3_addr_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3518 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_84 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3518 'getelementptr' 'pad_img_0_3_addr_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3519 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_85 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3519 'getelementptr' 'pad_img_0_3_addr_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3520 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_86 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3520 'getelementptr' 'pad_img_0_3_addr_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3521 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_87 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3521 'getelementptr' 'pad_img_0_3_addr_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3522 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_88 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3522 'getelementptr' 'pad_img_0_3_addr_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3523 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_89 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3523 'getelementptr' 'pad_img_0_3_addr_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3524 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_83 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3524 'getelementptr' 'pad_img_0_4_addr_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3525 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_84 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3525 'getelementptr' 'pad_img_0_4_addr_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3526 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_85 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3526 'getelementptr' 'pad_img_0_4_addr_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3527 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_86 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3527 'getelementptr' 'pad_img_0_4_addr_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3528 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_87 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3528 'getelementptr' 'pad_img_0_4_addr_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3529 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_88 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3529 'getelementptr' 'pad_img_0_4_addr_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3530 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_89 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3530 'getelementptr' 'pad_img_0_4_addr_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3531 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_83 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3531 'getelementptr' 'pad_img_0_5_addr_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3532 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_84 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3532 'getelementptr' 'pad_img_0_5_addr_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3533 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_85 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3533 'getelementptr' 'pad_img_0_5_addr_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3534 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_86 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3534 'getelementptr' 'pad_img_0_5_addr_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3535 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_87 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3535 'getelementptr' 'pad_img_0_5_addr_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3536 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_88 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3536 'getelementptr' 'pad_img_0_5_addr_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3537 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_89 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3537 'getelementptr' 'pad_img_0_5_addr_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3538 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_83 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3538 'getelementptr' 'pad_img_0_6_addr_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3539 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_84 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3539 'getelementptr' 'pad_img_0_6_addr_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3540 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_85 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3540 'getelementptr' 'pad_img_0_6_addr_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3541 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_86 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3541 'getelementptr' 'pad_img_0_6_addr_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3542 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_87 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3542 'getelementptr' 'pad_img_0_6_addr_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3543 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_88 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3543 'getelementptr' 'pad_img_0_6_addr_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3544 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_89 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3544 'getelementptr' 'pad_img_0_6_addr_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 0.00>
ST_14 : Operation 3545 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_83 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3545 'getelementptr' 'pad_img_1_0_addr_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3546 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_84 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3546 'getelementptr' 'pad_img_1_0_addr_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3547 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_85 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3547 'getelementptr' 'pad_img_1_0_addr_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3548 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_86 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3548 'getelementptr' 'pad_img_1_0_addr_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3549 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_87 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3549 'getelementptr' 'pad_img_1_0_addr_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3550 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_88 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3550 'getelementptr' 'pad_img_1_0_addr_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3551 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_89 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3551 'getelementptr' 'pad_img_1_0_addr_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3552 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_83 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3552 'getelementptr' 'pad_img_1_1_addr_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3553 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_84 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3553 'getelementptr' 'pad_img_1_1_addr_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3554 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_85 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3554 'getelementptr' 'pad_img_1_1_addr_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3555 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_86 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3555 'getelementptr' 'pad_img_1_1_addr_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3556 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_87 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3556 'getelementptr' 'pad_img_1_1_addr_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3557 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_88 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3557 'getelementptr' 'pad_img_1_1_addr_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3558 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_89 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3558 'getelementptr' 'pad_img_1_1_addr_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3559 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_83 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3559 'getelementptr' 'pad_img_1_2_addr_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3560 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_84 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3560 'getelementptr' 'pad_img_1_2_addr_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3561 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_85 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3561 'getelementptr' 'pad_img_1_2_addr_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3562 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_86 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3562 'getelementptr' 'pad_img_1_2_addr_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3563 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_87 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3563 'getelementptr' 'pad_img_1_2_addr_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3564 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_88 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3564 'getelementptr' 'pad_img_1_2_addr_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3565 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_89 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3565 'getelementptr' 'pad_img_1_2_addr_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3566 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_83 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3566 'getelementptr' 'pad_img_1_3_addr_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3567 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_84 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3567 'getelementptr' 'pad_img_1_3_addr_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3568 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_85 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3568 'getelementptr' 'pad_img_1_3_addr_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3569 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_86 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3569 'getelementptr' 'pad_img_1_3_addr_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3570 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_87 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3570 'getelementptr' 'pad_img_1_3_addr_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3571 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_88 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3571 'getelementptr' 'pad_img_1_3_addr_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3572 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_89 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3572 'getelementptr' 'pad_img_1_3_addr_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3573 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_83 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3573 'getelementptr' 'pad_img_1_4_addr_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3574 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_84 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3574 'getelementptr' 'pad_img_1_4_addr_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3575 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_85 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3575 'getelementptr' 'pad_img_1_4_addr_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3576 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_86 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3576 'getelementptr' 'pad_img_1_4_addr_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3577 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_87 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3577 'getelementptr' 'pad_img_1_4_addr_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3578 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_88 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3578 'getelementptr' 'pad_img_1_4_addr_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3579 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_89 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3579 'getelementptr' 'pad_img_1_4_addr_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3580 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_83 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3580 'getelementptr' 'pad_img_1_5_addr_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3581 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_84 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3581 'getelementptr' 'pad_img_1_5_addr_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3582 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_85 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3582 'getelementptr' 'pad_img_1_5_addr_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3583 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_86 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3583 'getelementptr' 'pad_img_1_5_addr_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3584 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_87 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3584 'getelementptr' 'pad_img_1_5_addr_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3585 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_88 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3585 'getelementptr' 'pad_img_1_5_addr_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3586 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_89 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3586 'getelementptr' 'pad_img_1_5_addr_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3587 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_83 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3587 'getelementptr' 'pad_img_1_6_addr_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3588 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_84 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3588 'getelementptr' 'pad_img_1_6_addr_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3589 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_85 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3589 'getelementptr' 'pad_img_1_6_addr_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3590 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_86 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3590 'getelementptr' 'pad_img_1_6_addr_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3591 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_87 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3591 'getelementptr' 'pad_img_1_6_addr_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3592 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_88 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3592 'getelementptr' 'pad_img_1_6_addr_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3593 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_89 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3593 'getelementptr' 'pad_img_1_6_addr_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 0.00>
ST_14 : Operation 3594 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_83 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3594 'getelementptr' 'pad_img_2_0_addr_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3595 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_84 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3595 'getelementptr' 'pad_img_2_0_addr_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3596 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_85 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3596 'getelementptr' 'pad_img_2_0_addr_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3597 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_86 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3597 'getelementptr' 'pad_img_2_0_addr_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3598 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_87 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3598 'getelementptr' 'pad_img_2_0_addr_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3599 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_88 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3599 'getelementptr' 'pad_img_2_0_addr_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3600 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_89 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3600 'getelementptr' 'pad_img_2_0_addr_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3601 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_83 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3601 'getelementptr' 'pad_img_2_1_addr_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3602 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_84 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3602 'getelementptr' 'pad_img_2_1_addr_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3603 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_85 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3603 'getelementptr' 'pad_img_2_1_addr_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3604 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_86 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3604 'getelementptr' 'pad_img_2_1_addr_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3605 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_87 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3605 'getelementptr' 'pad_img_2_1_addr_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3606 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_88 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3606 'getelementptr' 'pad_img_2_1_addr_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3607 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_89 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3607 'getelementptr' 'pad_img_2_1_addr_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3608 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_83 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3608 'getelementptr' 'pad_img_2_2_addr_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3609 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_84 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3609 'getelementptr' 'pad_img_2_2_addr_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3610 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_85 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3610 'getelementptr' 'pad_img_2_2_addr_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3611 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_86 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3611 'getelementptr' 'pad_img_2_2_addr_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3612 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_87 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3612 'getelementptr' 'pad_img_2_2_addr_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3613 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_88 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3613 'getelementptr' 'pad_img_2_2_addr_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3614 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_89 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3614 'getelementptr' 'pad_img_2_2_addr_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3615 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_83 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3615 'getelementptr' 'pad_img_2_3_addr_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3616 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_84 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3616 'getelementptr' 'pad_img_2_3_addr_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3617 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_85 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3617 'getelementptr' 'pad_img_2_3_addr_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3618 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_86 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3618 'getelementptr' 'pad_img_2_3_addr_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3619 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_87 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3619 'getelementptr' 'pad_img_2_3_addr_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3620 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_88 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3620 'getelementptr' 'pad_img_2_3_addr_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3621 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_89 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3621 'getelementptr' 'pad_img_2_3_addr_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3622 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_83 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3622 'getelementptr' 'pad_img_2_4_addr_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3623 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_84 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3623 'getelementptr' 'pad_img_2_4_addr_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3624 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_85 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3624 'getelementptr' 'pad_img_2_4_addr_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3625 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_86 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3625 'getelementptr' 'pad_img_2_4_addr_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3626 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_87 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3626 'getelementptr' 'pad_img_2_4_addr_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3627 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_88 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3627 'getelementptr' 'pad_img_2_4_addr_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3628 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_89 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3628 'getelementptr' 'pad_img_2_4_addr_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3629 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_83 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3629 'getelementptr' 'pad_img_2_5_addr_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3630 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_84 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3630 'getelementptr' 'pad_img_2_5_addr_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3631 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_85 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3631 'getelementptr' 'pad_img_2_5_addr_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3632 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_86 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3632 'getelementptr' 'pad_img_2_5_addr_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3633 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_87 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3633 'getelementptr' 'pad_img_2_5_addr_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3634 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_88 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3634 'getelementptr' 'pad_img_2_5_addr_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3635 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_89 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3635 'getelementptr' 'pad_img_2_5_addr_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3636 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_83 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3636 'getelementptr' 'pad_img_2_6_addr_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3637 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_84 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3637 'getelementptr' 'pad_img_2_6_addr_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3638 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_85 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3638 'getelementptr' 'pad_img_2_6_addr_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3639 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_86 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3639 'getelementptr' 'pad_img_2_6_addr_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3640 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_87 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3640 'getelementptr' 'pad_img_2_6_addr_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3641 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_88 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3641 'getelementptr' 'pad_img_2_6_addr_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3642 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_89 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3642 'getelementptr' 'pad_img_2_6_addr_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 0.00>
ST_14 : Operation 3643 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_83 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3643 'getelementptr' 'pad_img_3_0_addr_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3644 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_84 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3644 'getelementptr' 'pad_img_3_0_addr_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3645 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_85 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3645 'getelementptr' 'pad_img_3_0_addr_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3646 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_86 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3646 'getelementptr' 'pad_img_3_0_addr_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3647 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_87 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3647 'getelementptr' 'pad_img_3_0_addr_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3648 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_88 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3648 'getelementptr' 'pad_img_3_0_addr_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3649 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_89 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3649 'getelementptr' 'pad_img_3_0_addr_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3650 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_83 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3650 'getelementptr' 'pad_img_3_1_addr_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3651 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_84 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3651 'getelementptr' 'pad_img_3_1_addr_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3652 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_85 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3652 'getelementptr' 'pad_img_3_1_addr_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3653 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_86 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3653 'getelementptr' 'pad_img_3_1_addr_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3654 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_87 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3654 'getelementptr' 'pad_img_3_1_addr_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3655 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_88 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3655 'getelementptr' 'pad_img_3_1_addr_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3656 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_89 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3656 'getelementptr' 'pad_img_3_1_addr_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3657 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_83 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3657 'getelementptr' 'pad_img_3_2_addr_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3658 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_84 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3658 'getelementptr' 'pad_img_3_2_addr_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3659 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_85 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3659 'getelementptr' 'pad_img_3_2_addr_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3660 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_86 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3660 'getelementptr' 'pad_img_3_2_addr_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3661 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_87 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3661 'getelementptr' 'pad_img_3_2_addr_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3662 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_88 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3662 'getelementptr' 'pad_img_3_2_addr_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3663 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_89 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3663 'getelementptr' 'pad_img_3_2_addr_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3664 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_83 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3664 'getelementptr' 'pad_img_3_3_addr_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3665 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_84 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3665 'getelementptr' 'pad_img_3_3_addr_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3666 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_85 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3666 'getelementptr' 'pad_img_3_3_addr_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3667 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_86 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3667 'getelementptr' 'pad_img_3_3_addr_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3668 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_87 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3668 'getelementptr' 'pad_img_3_3_addr_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3669 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_88 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3669 'getelementptr' 'pad_img_3_3_addr_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3670 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_89 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3670 'getelementptr' 'pad_img_3_3_addr_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3671 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_83 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3671 'getelementptr' 'pad_img_3_4_addr_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3672 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_84 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3672 'getelementptr' 'pad_img_3_4_addr_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3673 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_85 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3673 'getelementptr' 'pad_img_3_4_addr_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3674 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_86 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3674 'getelementptr' 'pad_img_3_4_addr_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3675 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_87 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3675 'getelementptr' 'pad_img_3_4_addr_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3676 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_88 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3676 'getelementptr' 'pad_img_3_4_addr_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3677 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_89 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3677 'getelementptr' 'pad_img_3_4_addr_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3678 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_83 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3678 'getelementptr' 'pad_img_3_5_addr_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3679 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_84 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3679 'getelementptr' 'pad_img_3_5_addr_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3680 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_85 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3680 'getelementptr' 'pad_img_3_5_addr_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3681 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_86 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3681 'getelementptr' 'pad_img_3_5_addr_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3682 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_87 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3682 'getelementptr' 'pad_img_3_5_addr_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3683 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_88 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3683 'getelementptr' 'pad_img_3_5_addr_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3684 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_89 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3684 'getelementptr' 'pad_img_3_5_addr_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3685 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_83 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_182" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3685 'getelementptr' 'pad_img_3_6_addr_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3686 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_84 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_183" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3686 'getelementptr' 'pad_img_3_6_addr_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3687 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_85 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_184" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3687 'getelementptr' 'pad_img_3_6_addr_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3688 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_86 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_185" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3688 'getelementptr' 'pad_img_3_6_addr_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3689 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_87 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_186" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3689 'getelementptr' 'pad_img_3_6_addr_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3690 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_88 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3690 'getelementptr' 'pad_img_3_6_addr_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3691 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_89 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_188" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3691 'getelementptr' 'pad_img_3_6_addr_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 0.00>
ST_14 : Operation 3692 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_83 = load i6 %pad_img_0_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3692 'load' 'pad_img_0_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3693 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_83 = load i6 %pad_img_0_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3693 'load' 'pad_img_0_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3694 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_83 = load i6 %pad_img_0_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3694 'load' 'pad_img_0_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3695 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_83 = load i6 %pad_img_0_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3695 'load' 'pad_img_0_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3696 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_83 = load i6 %pad_img_0_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3696 'load' 'pad_img_0_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3697 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_83 = load i6 %pad_img_0_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3697 'load' 'pad_img_0_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3698 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_83 = load i6 %pad_img_0_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3698 'load' 'pad_img_0_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3699 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_83 = load i6 %pad_img_1_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3699 'load' 'pad_img_1_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3700 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_83 = load i6 %pad_img_1_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3700 'load' 'pad_img_1_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3701 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_83 = load i6 %pad_img_1_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3701 'load' 'pad_img_1_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3702 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_83 = load i6 %pad_img_1_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3702 'load' 'pad_img_1_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3703 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_83 = load i6 %pad_img_1_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3703 'load' 'pad_img_1_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3704 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_83 = load i6 %pad_img_1_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3704 'load' 'pad_img_1_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3705 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_83 = load i6 %pad_img_1_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3705 'load' 'pad_img_1_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3706 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_83 = load i6 %pad_img_2_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3706 'load' 'pad_img_2_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3707 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_83 = load i6 %pad_img_2_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3707 'load' 'pad_img_2_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3708 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_83 = load i6 %pad_img_2_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3708 'load' 'pad_img_2_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3709 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_83 = load i6 %pad_img_2_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3709 'load' 'pad_img_2_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3710 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_83 = load i6 %pad_img_2_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3710 'load' 'pad_img_2_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3711 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_83 = load i6 %pad_img_2_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3711 'load' 'pad_img_2_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3712 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_83 = load i6 %pad_img_2_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3712 'load' 'pad_img_2_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3713 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_83 = load i6 %pad_img_3_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3713 'load' 'pad_img_3_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3714 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_83 = load i6 %pad_img_3_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3714 'load' 'pad_img_3_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3715 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_83 = load i6 %pad_img_3_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3715 'load' 'pad_img_3_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3716 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_83 = load i6 %pad_img_3_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3716 'load' 'pad_img_3_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3717 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_83 = load i6 %pad_img_3_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3717 'load' 'pad_img_3_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3718 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_83 = load i6 %pad_img_3_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3718 'load' 'pad_img_3_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3719 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_83 = load i6 %pad_img_3_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3719 'load' 'pad_img_3_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3720 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_84 = load i6 %pad_img_0_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3720 'load' 'pad_img_0_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3721 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_84 = load i6 %pad_img_0_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3721 'load' 'pad_img_0_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3722 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_84 = load i6 %pad_img_0_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3722 'load' 'pad_img_0_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3723 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_84 = load i6 %pad_img_0_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3723 'load' 'pad_img_0_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3724 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_84 = load i6 %pad_img_0_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3724 'load' 'pad_img_0_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3725 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_84 = load i6 %pad_img_0_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3725 'load' 'pad_img_0_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3726 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_84 = load i6 %pad_img_0_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3726 'load' 'pad_img_0_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3727 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_84 = load i6 %pad_img_1_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3727 'load' 'pad_img_1_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3728 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_84 = load i6 %pad_img_1_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3728 'load' 'pad_img_1_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3729 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_84 = load i6 %pad_img_1_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3729 'load' 'pad_img_1_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3730 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_84 = load i6 %pad_img_1_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3730 'load' 'pad_img_1_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3731 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_84 = load i6 %pad_img_1_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3731 'load' 'pad_img_1_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3732 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_84 = load i6 %pad_img_1_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3732 'load' 'pad_img_1_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3733 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_84 = load i6 %pad_img_1_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3733 'load' 'pad_img_1_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3734 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_84 = load i6 %pad_img_2_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3734 'load' 'pad_img_2_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3735 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_84 = load i6 %pad_img_2_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3735 'load' 'pad_img_2_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3736 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_84 = load i6 %pad_img_2_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3736 'load' 'pad_img_2_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3737 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_84 = load i6 %pad_img_2_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3737 'load' 'pad_img_2_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3738 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_84 = load i6 %pad_img_2_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3738 'load' 'pad_img_2_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3739 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_84 = load i6 %pad_img_2_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3739 'load' 'pad_img_2_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3740 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_84 = load i6 %pad_img_2_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3740 'load' 'pad_img_2_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3741 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_84 = load i6 %pad_img_3_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3741 'load' 'pad_img_3_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3742 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_84 = load i6 %pad_img_3_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3742 'load' 'pad_img_3_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3743 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_84 = load i6 %pad_img_3_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3743 'load' 'pad_img_3_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3744 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_84 = load i6 %pad_img_3_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3744 'load' 'pad_img_3_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3745 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_84 = load i6 %pad_img_3_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3745 'load' 'pad_img_3_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3746 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_84 = load i6 %pad_img_3_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3746 'load' 'pad_img_3_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3747 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_84 = load i6 %pad_img_3_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3747 'load' 'pad_img_3_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3748 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_85 = load i6 %pad_img_0_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3748 'load' 'pad_img_0_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3749 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_85 = load i6 %pad_img_0_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3749 'load' 'pad_img_0_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3750 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_85 = load i6 %pad_img_0_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3750 'load' 'pad_img_0_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3751 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_85 = load i6 %pad_img_0_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3751 'load' 'pad_img_0_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3752 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_85 = load i6 %pad_img_0_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3752 'load' 'pad_img_0_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3753 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_85 = load i6 %pad_img_0_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3753 'load' 'pad_img_0_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3754 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_85 = load i6 %pad_img_0_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3754 'load' 'pad_img_0_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3755 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_85 = load i6 %pad_img_1_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3755 'load' 'pad_img_1_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3756 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_85 = load i6 %pad_img_1_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3756 'load' 'pad_img_1_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3757 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_85 = load i6 %pad_img_1_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3757 'load' 'pad_img_1_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3758 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_85 = load i6 %pad_img_1_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3758 'load' 'pad_img_1_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3759 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_85 = load i6 %pad_img_1_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3759 'load' 'pad_img_1_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3760 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_85 = load i6 %pad_img_1_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3760 'load' 'pad_img_1_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3761 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_85 = load i6 %pad_img_1_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3761 'load' 'pad_img_1_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3762 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_85 = load i6 %pad_img_2_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3762 'load' 'pad_img_2_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3763 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_85 = load i6 %pad_img_2_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3763 'load' 'pad_img_2_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3764 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_85 = load i6 %pad_img_2_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3764 'load' 'pad_img_2_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3765 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_85 = load i6 %pad_img_2_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3765 'load' 'pad_img_2_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3766 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_85 = load i6 %pad_img_2_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3766 'load' 'pad_img_2_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3767 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_85 = load i6 %pad_img_2_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3767 'load' 'pad_img_2_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3768 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_85 = load i6 %pad_img_2_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3768 'load' 'pad_img_2_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3769 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_85 = load i6 %pad_img_3_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3769 'load' 'pad_img_3_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3770 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_85 = load i6 %pad_img_3_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3770 'load' 'pad_img_3_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3771 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_85 = load i6 %pad_img_3_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3771 'load' 'pad_img_3_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3772 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_85 = load i6 %pad_img_3_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3772 'load' 'pad_img_3_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3773 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_85 = load i6 %pad_img_3_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3773 'load' 'pad_img_3_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3774 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_85 = load i6 %pad_img_3_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3774 'load' 'pad_img_3_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3775 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_85 = load i6 %pad_img_3_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3775 'load' 'pad_img_3_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3776 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_86 = load i6 %pad_img_0_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3776 'load' 'pad_img_0_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3777 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_86 = load i6 %pad_img_0_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3777 'load' 'pad_img_0_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3778 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_86 = load i6 %pad_img_0_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3778 'load' 'pad_img_0_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3779 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_86 = load i6 %pad_img_0_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3779 'load' 'pad_img_0_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3780 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_86 = load i6 %pad_img_0_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3780 'load' 'pad_img_0_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3781 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_86 = load i6 %pad_img_0_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3781 'load' 'pad_img_0_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3782 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_86 = load i6 %pad_img_0_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3782 'load' 'pad_img_0_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3783 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_86 = load i6 %pad_img_1_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3783 'load' 'pad_img_1_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3784 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_86 = load i6 %pad_img_1_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3784 'load' 'pad_img_1_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3785 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_86 = load i6 %pad_img_1_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3785 'load' 'pad_img_1_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3786 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_86 = load i6 %pad_img_1_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3786 'load' 'pad_img_1_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3787 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_86 = load i6 %pad_img_1_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3787 'load' 'pad_img_1_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3788 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_86 = load i6 %pad_img_1_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3788 'load' 'pad_img_1_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3789 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_86 = load i6 %pad_img_1_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3789 'load' 'pad_img_1_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3790 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_86 = load i6 %pad_img_2_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3790 'load' 'pad_img_2_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3791 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_86 = load i6 %pad_img_2_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3791 'load' 'pad_img_2_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3792 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_86 = load i6 %pad_img_2_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3792 'load' 'pad_img_2_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3793 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_86 = load i6 %pad_img_2_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3793 'load' 'pad_img_2_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3794 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_86 = load i6 %pad_img_2_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3794 'load' 'pad_img_2_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3795 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_86 = load i6 %pad_img_2_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3795 'load' 'pad_img_2_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3796 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_86 = load i6 %pad_img_2_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3796 'load' 'pad_img_2_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3797 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_86 = load i6 %pad_img_3_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3797 'load' 'pad_img_3_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3798 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_86 = load i6 %pad_img_3_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3798 'load' 'pad_img_3_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3799 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_86 = load i6 %pad_img_3_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3799 'load' 'pad_img_3_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3800 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_86 = load i6 %pad_img_3_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3800 'load' 'pad_img_3_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3801 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_86 = load i6 %pad_img_3_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3801 'load' 'pad_img_3_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3802 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_86 = load i6 %pad_img_3_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3802 'load' 'pad_img_3_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3803 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_86 = load i6 %pad_img_3_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3803 'load' 'pad_img_3_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3804 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_87 = load i6 %pad_img_0_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3804 'load' 'pad_img_0_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3805 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_87 = load i6 %pad_img_0_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3805 'load' 'pad_img_0_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3806 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_87 = load i6 %pad_img_0_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3806 'load' 'pad_img_0_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3807 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_87 = load i6 %pad_img_0_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3807 'load' 'pad_img_0_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3808 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_87 = load i6 %pad_img_0_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3808 'load' 'pad_img_0_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3809 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_87 = load i6 %pad_img_0_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3809 'load' 'pad_img_0_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3810 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_87 = load i6 %pad_img_0_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3810 'load' 'pad_img_0_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3811 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_87 = load i6 %pad_img_1_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3811 'load' 'pad_img_1_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3812 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_87 = load i6 %pad_img_1_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3812 'load' 'pad_img_1_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3813 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_87 = load i6 %pad_img_1_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3813 'load' 'pad_img_1_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3814 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_87 = load i6 %pad_img_1_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3814 'load' 'pad_img_1_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3815 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_87 = load i6 %pad_img_1_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3815 'load' 'pad_img_1_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3816 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_87 = load i6 %pad_img_1_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3816 'load' 'pad_img_1_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3817 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_87 = load i6 %pad_img_1_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3817 'load' 'pad_img_1_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3818 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_87 = load i6 %pad_img_2_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3818 'load' 'pad_img_2_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3819 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_87 = load i6 %pad_img_2_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3819 'load' 'pad_img_2_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3820 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_87 = load i6 %pad_img_2_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3820 'load' 'pad_img_2_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3821 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_87 = load i6 %pad_img_2_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3821 'load' 'pad_img_2_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3822 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_87 = load i6 %pad_img_2_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3822 'load' 'pad_img_2_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3823 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_87 = load i6 %pad_img_2_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3823 'load' 'pad_img_2_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3824 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_87 = load i6 %pad_img_2_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3824 'load' 'pad_img_2_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3825 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_87 = load i6 %pad_img_3_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3825 'load' 'pad_img_3_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3826 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_87 = load i6 %pad_img_3_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3826 'load' 'pad_img_3_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3827 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_87 = load i6 %pad_img_3_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3827 'load' 'pad_img_3_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3828 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_87 = load i6 %pad_img_3_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3828 'load' 'pad_img_3_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3829 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_87 = load i6 %pad_img_3_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3829 'load' 'pad_img_3_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3830 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_87 = load i6 %pad_img_3_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3830 'load' 'pad_img_3_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3831 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_87 = load i6 %pad_img_3_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3831 'load' 'pad_img_3_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3832 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_88 = load i6 %pad_img_0_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3832 'load' 'pad_img_0_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3833 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_88 = load i6 %pad_img_0_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3833 'load' 'pad_img_0_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3834 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_88 = load i6 %pad_img_0_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3834 'load' 'pad_img_0_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3835 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_88 = load i6 %pad_img_0_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3835 'load' 'pad_img_0_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3836 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_88 = load i6 %pad_img_0_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3836 'load' 'pad_img_0_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3837 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_88 = load i6 %pad_img_0_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3837 'load' 'pad_img_0_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3838 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_88 = load i6 %pad_img_0_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3838 'load' 'pad_img_0_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3839 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_88 = load i6 %pad_img_1_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3839 'load' 'pad_img_1_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3840 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_88 = load i6 %pad_img_1_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3840 'load' 'pad_img_1_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3841 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_88 = load i6 %pad_img_1_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3841 'load' 'pad_img_1_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3842 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_88 = load i6 %pad_img_1_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3842 'load' 'pad_img_1_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3843 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_88 = load i6 %pad_img_1_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3843 'load' 'pad_img_1_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3844 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_88 = load i6 %pad_img_1_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3844 'load' 'pad_img_1_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3845 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_88 = load i6 %pad_img_1_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3845 'load' 'pad_img_1_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3846 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_88 = load i6 %pad_img_2_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3846 'load' 'pad_img_2_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3847 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_88 = load i6 %pad_img_2_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3847 'load' 'pad_img_2_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3848 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_88 = load i6 %pad_img_2_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3848 'load' 'pad_img_2_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3849 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_88 = load i6 %pad_img_2_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3849 'load' 'pad_img_2_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3850 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_88 = load i6 %pad_img_2_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3850 'load' 'pad_img_2_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3851 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_88 = load i6 %pad_img_2_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3851 'load' 'pad_img_2_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3852 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_88 = load i6 %pad_img_2_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3852 'load' 'pad_img_2_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3853 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_88 = load i6 %pad_img_3_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3853 'load' 'pad_img_3_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3854 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_88 = load i6 %pad_img_3_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3854 'load' 'pad_img_3_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3855 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_88 = load i6 %pad_img_3_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3855 'load' 'pad_img_3_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3856 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_88 = load i6 %pad_img_3_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3856 'load' 'pad_img_3_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3857 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_88 = load i6 %pad_img_3_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3857 'load' 'pad_img_3_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3858 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_88 = load i6 %pad_img_3_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3858 'load' 'pad_img_3_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3859 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_88 = load i6 %pad_img_3_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3859 'load' 'pad_img_3_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3860 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_89 = load i6 %pad_img_0_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3860 'load' 'pad_img_0_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3861 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_89 = load i6 %pad_img_0_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3861 'load' 'pad_img_0_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3862 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_89 = load i6 %pad_img_0_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3862 'load' 'pad_img_0_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3863 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_89 = load i6 %pad_img_0_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3863 'load' 'pad_img_0_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3864 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_89 = load i6 %pad_img_0_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3864 'load' 'pad_img_0_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3865 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_89 = load i6 %pad_img_0_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3865 'load' 'pad_img_0_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3866 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_89 = load i6 %pad_img_0_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3866 'load' 'pad_img_0_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3867 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_89 = load i6 %pad_img_1_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3867 'load' 'pad_img_1_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3868 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_89 = load i6 %pad_img_1_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3868 'load' 'pad_img_1_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3869 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_89 = load i6 %pad_img_1_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3869 'load' 'pad_img_1_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3870 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_89 = load i6 %pad_img_1_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3870 'load' 'pad_img_1_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3871 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_89 = load i6 %pad_img_1_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3871 'load' 'pad_img_1_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3872 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_89 = load i6 %pad_img_1_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3872 'load' 'pad_img_1_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3873 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_89 = load i6 %pad_img_1_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3873 'load' 'pad_img_1_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3874 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_89 = load i6 %pad_img_2_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3874 'load' 'pad_img_2_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3875 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_89 = load i6 %pad_img_2_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3875 'load' 'pad_img_2_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3876 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_89 = load i6 %pad_img_2_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3876 'load' 'pad_img_2_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3877 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_89 = load i6 %pad_img_2_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3877 'load' 'pad_img_2_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3878 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_89 = load i6 %pad_img_2_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3878 'load' 'pad_img_2_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3879 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_89 = load i6 %pad_img_2_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3879 'load' 'pad_img_2_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3880 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_89 = load i6 %pad_img_2_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3880 'load' 'pad_img_2_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3881 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_89 = load i6 %pad_img_3_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3881 'load' 'pad_img_3_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3882 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_89 = load i6 %pad_img_3_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3882 'load' 'pad_img_3_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3883 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_89 = load i6 %pad_img_3_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3883 'load' 'pad_img_3_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3884 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_89 = load i6 %pad_img_3_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3884 'load' 'pad_img_3_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3885 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_89 = load i6 %pad_img_3_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3885 'load' 'pad_img_3_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3886 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_89 = load i6 %pad_img_3_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3886 'load' 'pad_img_3_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3887 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_89 = load i6 %pad_img_3_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3887 'load' 'pad_img_3_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_103)   --->   "%shl_ln39_1 = shl i6 %urem_ln36_7, i6 2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3888 'shl' 'shl_ln39_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3889 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln39_103 = add i6 %shl_ln39_1, i6 %urem_ln36_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3889 'add' 'add_ln39_103' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3890 [1/1] (1.82ns)   --->   "%add_ln39_104 = add i6 %add_ln39_103, i6 %zext_ln36_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3890 'add' 'add_ln39_104' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3891 [1/1] (0.00ns)   --->   "%zext_ln39_189 = zext i6 %add_ln39_104" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3891 'zext' 'zext_ln39_189' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3892 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_90 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3892 'getelementptr' 'pad_img_0_0_addr_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3893 [1/1] (1.82ns)   --->   "%add_ln39_105 = add i6 %add_ln39_103, i6 %zext_ln39_133" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3893 'add' 'add_ln39_105' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3894 [1/1] (0.00ns)   --->   "%zext_ln39_190 = zext i6 %add_ln39_105" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3894 'zext' 'zext_ln39_190' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3895 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_91 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3895 'getelementptr' 'pad_img_0_0_addr_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3896 [1/1] (1.82ns)   --->   "%add_ln39_106 = add i6 %add_ln39_103, i6 %zext_ln39_136" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3896 'add' 'add_ln39_106' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3897 [1/1] (0.00ns)   --->   "%zext_ln39_191 = zext i6 %add_ln39_106" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3897 'zext' 'zext_ln39_191' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3898 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_92 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3898 'getelementptr' 'pad_img_0_0_addr_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3899 [1/1] (1.82ns)   --->   "%add_ln39_107 = add i6 %add_ln39_103, i6 %zext_ln39_139" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3899 'add' 'add_ln39_107' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3900 [1/1] (0.00ns)   --->   "%zext_ln39_192 = zext i6 %add_ln39_107" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3900 'zext' 'zext_ln39_192' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3901 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_93 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3901 'getelementptr' 'pad_img_0_0_addr_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3902 [1/1] (1.82ns)   --->   "%add_ln39_108 = add i6 %add_ln39_103, i6 %zext_ln39_142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3902 'add' 'add_ln39_108' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3903 [1/1] (0.00ns)   --->   "%zext_ln39_193 = zext i6 %add_ln39_108" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3903 'zext' 'zext_ln39_193' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3904 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_94 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3904 'getelementptr' 'pad_img_0_0_addr_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3905 [1/1] (1.82ns)   --->   "%add_ln39_109 = add i6 %add_ln39_103, i6 %zext_ln39_145" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3905 'add' 'add_ln39_109' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3906 [1/1] (0.00ns)   --->   "%zext_ln39_194 = zext i6 %add_ln39_109" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3906 'zext' 'zext_ln39_194' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3907 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_95 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3907 'getelementptr' 'pad_img_0_0_addr_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3908 [1/1] (1.82ns)   --->   "%add_ln39_110 = add i6 %add_ln39_103, i6 %zext_ln39_148" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3908 'add' 'add_ln39_110' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3909 [1/1] (0.00ns)   --->   "%zext_ln39_195 = zext i6 %add_ln39_110" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3909 'zext' 'zext_ln39_195' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3910 [1/1] (0.00ns)   --->   "%pad_img_0_0_addr_96 = getelementptr i24 %pad_img_0_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3910 'getelementptr' 'pad_img_0_0_addr_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3911 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_90 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3911 'getelementptr' 'pad_img_0_1_addr_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3912 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_91 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3912 'getelementptr' 'pad_img_0_1_addr_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3913 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_92 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3913 'getelementptr' 'pad_img_0_1_addr_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3914 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_93 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3914 'getelementptr' 'pad_img_0_1_addr_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3915 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_94 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3915 'getelementptr' 'pad_img_0_1_addr_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3916 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_95 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3916 'getelementptr' 'pad_img_0_1_addr_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3917 [1/1] (0.00ns)   --->   "%pad_img_0_1_addr_96 = getelementptr i24 %pad_img_0_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3917 'getelementptr' 'pad_img_0_1_addr_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3918 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_90 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3918 'getelementptr' 'pad_img_0_2_addr_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3919 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_91 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3919 'getelementptr' 'pad_img_0_2_addr_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3920 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_92 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3920 'getelementptr' 'pad_img_0_2_addr_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3921 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_93 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3921 'getelementptr' 'pad_img_0_2_addr_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3922 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_94 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3922 'getelementptr' 'pad_img_0_2_addr_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3923 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_95 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3923 'getelementptr' 'pad_img_0_2_addr_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3924 [1/1] (0.00ns)   --->   "%pad_img_0_2_addr_96 = getelementptr i24 %pad_img_0_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3924 'getelementptr' 'pad_img_0_2_addr_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3925 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_90 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3925 'getelementptr' 'pad_img_0_3_addr_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3926 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_91 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3926 'getelementptr' 'pad_img_0_3_addr_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3927 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_92 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3927 'getelementptr' 'pad_img_0_3_addr_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3928 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_93 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3928 'getelementptr' 'pad_img_0_3_addr_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3929 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_94 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3929 'getelementptr' 'pad_img_0_3_addr_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3930 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_95 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3930 'getelementptr' 'pad_img_0_3_addr_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3931 [1/1] (0.00ns)   --->   "%pad_img_0_3_addr_96 = getelementptr i24 %pad_img_0_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3931 'getelementptr' 'pad_img_0_3_addr_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3932 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_90 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3932 'getelementptr' 'pad_img_0_4_addr_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3933 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_91 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3933 'getelementptr' 'pad_img_0_4_addr_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3934 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_92 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3934 'getelementptr' 'pad_img_0_4_addr_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3935 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_93 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3935 'getelementptr' 'pad_img_0_4_addr_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3936 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_94 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3936 'getelementptr' 'pad_img_0_4_addr_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3937 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_95 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3937 'getelementptr' 'pad_img_0_4_addr_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3938 [1/1] (0.00ns)   --->   "%pad_img_0_4_addr_96 = getelementptr i24 %pad_img_0_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3938 'getelementptr' 'pad_img_0_4_addr_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3939 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_90 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3939 'getelementptr' 'pad_img_0_5_addr_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3940 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_91 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3940 'getelementptr' 'pad_img_0_5_addr_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3941 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_92 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3941 'getelementptr' 'pad_img_0_5_addr_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3942 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_93 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3942 'getelementptr' 'pad_img_0_5_addr_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3943 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_94 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3943 'getelementptr' 'pad_img_0_5_addr_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3944 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_95 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3944 'getelementptr' 'pad_img_0_5_addr_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3945 [1/1] (0.00ns)   --->   "%pad_img_0_5_addr_96 = getelementptr i24 %pad_img_0_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3945 'getelementptr' 'pad_img_0_5_addr_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3946 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_90 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3946 'getelementptr' 'pad_img_0_6_addr_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3947 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_91 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3947 'getelementptr' 'pad_img_0_6_addr_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3948 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_92 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3948 'getelementptr' 'pad_img_0_6_addr_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3949 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_93 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3949 'getelementptr' 'pad_img_0_6_addr_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3950 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_94 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3950 'getelementptr' 'pad_img_0_6_addr_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3951 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_95 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3951 'getelementptr' 'pad_img_0_6_addr_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3952 [1/1] (0.00ns)   --->   "%pad_img_0_6_addr_96 = getelementptr i24 %pad_img_0_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3952 'getelementptr' 'pad_img_0_6_addr_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 0.00>
ST_14 : Operation 3953 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_90 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3953 'getelementptr' 'pad_img_1_0_addr_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3954 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_91 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3954 'getelementptr' 'pad_img_1_0_addr_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3955 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_92 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3955 'getelementptr' 'pad_img_1_0_addr_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3956 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_93 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3956 'getelementptr' 'pad_img_1_0_addr_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3957 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_94 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3957 'getelementptr' 'pad_img_1_0_addr_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3958 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_95 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3958 'getelementptr' 'pad_img_1_0_addr_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3959 [1/1] (0.00ns)   --->   "%pad_img_1_0_addr_96 = getelementptr i24 %pad_img_1_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3959 'getelementptr' 'pad_img_1_0_addr_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3960 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_90 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3960 'getelementptr' 'pad_img_1_1_addr_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3961 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_91 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3961 'getelementptr' 'pad_img_1_1_addr_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3962 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_92 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3962 'getelementptr' 'pad_img_1_1_addr_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3963 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_93 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3963 'getelementptr' 'pad_img_1_1_addr_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3964 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_94 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3964 'getelementptr' 'pad_img_1_1_addr_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3965 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_95 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3965 'getelementptr' 'pad_img_1_1_addr_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3966 [1/1] (0.00ns)   --->   "%pad_img_1_1_addr_96 = getelementptr i24 %pad_img_1_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3966 'getelementptr' 'pad_img_1_1_addr_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3967 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_90 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3967 'getelementptr' 'pad_img_1_2_addr_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3968 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_91 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3968 'getelementptr' 'pad_img_1_2_addr_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3969 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_92 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3969 'getelementptr' 'pad_img_1_2_addr_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3970 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_93 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3970 'getelementptr' 'pad_img_1_2_addr_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3971 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_94 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3971 'getelementptr' 'pad_img_1_2_addr_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3972 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_95 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3972 'getelementptr' 'pad_img_1_2_addr_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3973 [1/1] (0.00ns)   --->   "%pad_img_1_2_addr_96 = getelementptr i24 %pad_img_1_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3973 'getelementptr' 'pad_img_1_2_addr_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3974 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_90 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3974 'getelementptr' 'pad_img_1_3_addr_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3975 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_91 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3975 'getelementptr' 'pad_img_1_3_addr_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3976 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_92 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3976 'getelementptr' 'pad_img_1_3_addr_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3977 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_93 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3977 'getelementptr' 'pad_img_1_3_addr_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3978 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_94 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3978 'getelementptr' 'pad_img_1_3_addr_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3979 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_95 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3979 'getelementptr' 'pad_img_1_3_addr_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3980 [1/1] (0.00ns)   --->   "%pad_img_1_3_addr_96 = getelementptr i24 %pad_img_1_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3980 'getelementptr' 'pad_img_1_3_addr_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3981 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_90 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3981 'getelementptr' 'pad_img_1_4_addr_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3982 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_91 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3982 'getelementptr' 'pad_img_1_4_addr_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3983 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_92 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3983 'getelementptr' 'pad_img_1_4_addr_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3984 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_93 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3984 'getelementptr' 'pad_img_1_4_addr_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3985 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_94 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3985 'getelementptr' 'pad_img_1_4_addr_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3986 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_95 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3986 'getelementptr' 'pad_img_1_4_addr_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3987 [1/1] (0.00ns)   --->   "%pad_img_1_4_addr_96 = getelementptr i24 %pad_img_1_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3987 'getelementptr' 'pad_img_1_4_addr_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3988 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_90 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3988 'getelementptr' 'pad_img_1_5_addr_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3989 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_91 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3989 'getelementptr' 'pad_img_1_5_addr_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3990 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_92 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3990 'getelementptr' 'pad_img_1_5_addr_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3991 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_93 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3991 'getelementptr' 'pad_img_1_5_addr_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3992 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_94 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3992 'getelementptr' 'pad_img_1_5_addr_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3993 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_95 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3993 'getelementptr' 'pad_img_1_5_addr_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3994 [1/1] (0.00ns)   --->   "%pad_img_1_5_addr_96 = getelementptr i24 %pad_img_1_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3994 'getelementptr' 'pad_img_1_5_addr_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3995 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_90 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3995 'getelementptr' 'pad_img_1_6_addr_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3996 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_91 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3996 'getelementptr' 'pad_img_1_6_addr_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3997 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_92 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3997 'getelementptr' 'pad_img_1_6_addr_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3998 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_93 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3998 'getelementptr' 'pad_img_1_6_addr_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 3999 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_94 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 3999 'getelementptr' 'pad_img_1_6_addr_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 4000 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_95 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4000 'getelementptr' 'pad_img_1_6_addr_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 4001 [1/1] (0.00ns)   --->   "%pad_img_1_6_addr_96 = getelementptr i24 %pad_img_1_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4001 'getelementptr' 'pad_img_1_6_addr_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 0.00>
ST_14 : Operation 4002 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_90 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4002 'getelementptr' 'pad_img_2_0_addr_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4003 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_91 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4003 'getelementptr' 'pad_img_2_0_addr_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4004 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_92 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4004 'getelementptr' 'pad_img_2_0_addr_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4005 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_93 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4005 'getelementptr' 'pad_img_2_0_addr_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4006 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_94 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4006 'getelementptr' 'pad_img_2_0_addr_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4007 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_95 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4007 'getelementptr' 'pad_img_2_0_addr_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4008 [1/1] (0.00ns)   --->   "%pad_img_2_0_addr_96 = getelementptr i24 %pad_img_2_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4008 'getelementptr' 'pad_img_2_0_addr_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4009 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_90 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4009 'getelementptr' 'pad_img_2_1_addr_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4010 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_91 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4010 'getelementptr' 'pad_img_2_1_addr_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4011 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_92 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4011 'getelementptr' 'pad_img_2_1_addr_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4012 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_93 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4012 'getelementptr' 'pad_img_2_1_addr_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4013 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_94 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4013 'getelementptr' 'pad_img_2_1_addr_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4014 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_95 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4014 'getelementptr' 'pad_img_2_1_addr_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4015 [1/1] (0.00ns)   --->   "%pad_img_2_1_addr_96 = getelementptr i24 %pad_img_2_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4015 'getelementptr' 'pad_img_2_1_addr_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4016 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_90 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4016 'getelementptr' 'pad_img_2_2_addr_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4017 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_91 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4017 'getelementptr' 'pad_img_2_2_addr_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4018 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_92 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4018 'getelementptr' 'pad_img_2_2_addr_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4019 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_93 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4019 'getelementptr' 'pad_img_2_2_addr_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4020 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_94 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4020 'getelementptr' 'pad_img_2_2_addr_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4021 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_95 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4021 'getelementptr' 'pad_img_2_2_addr_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4022 [1/1] (0.00ns)   --->   "%pad_img_2_2_addr_96 = getelementptr i24 %pad_img_2_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4022 'getelementptr' 'pad_img_2_2_addr_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4023 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_90 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4023 'getelementptr' 'pad_img_2_3_addr_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4024 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_91 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4024 'getelementptr' 'pad_img_2_3_addr_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4025 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_92 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4025 'getelementptr' 'pad_img_2_3_addr_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4026 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_93 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4026 'getelementptr' 'pad_img_2_3_addr_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4027 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_94 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4027 'getelementptr' 'pad_img_2_3_addr_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4028 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_95 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4028 'getelementptr' 'pad_img_2_3_addr_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4029 [1/1] (0.00ns)   --->   "%pad_img_2_3_addr_96 = getelementptr i24 %pad_img_2_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4029 'getelementptr' 'pad_img_2_3_addr_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4030 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_90 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4030 'getelementptr' 'pad_img_2_4_addr_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4031 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_91 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4031 'getelementptr' 'pad_img_2_4_addr_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4032 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_92 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4032 'getelementptr' 'pad_img_2_4_addr_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4033 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_93 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4033 'getelementptr' 'pad_img_2_4_addr_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4034 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_94 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4034 'getelementptr' 'pad_img_2_4_addr_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4035 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_95 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4035 'getelementptr' 'pad_img_2_4_addr_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4036 [1/1] (0.00ns)   --->   "%pad_img_2_4_addr_96 = getelementptr i24 %pad_img_2_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4036 'getelementptr' 'pad_img_2_4_addr_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4037 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_90 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4037 'getelementptr' 'pad_img_2_5_addr_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4038 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_91 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4038 'getelementptr' 'pad_img_2_5_addr_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4039 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_92 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4039 'getelementptr' 'pad_img_2_5_addr_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4040 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_93 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4040 'getelementptr' 'pad_img_2_5_addr_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4041 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_94 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4041 'getelementptr' 'pad_img_2_5_addr_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4042 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_95 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4042 'getelementptr' 'pad_img_2_5_addr_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4043 [1/1] (0.00ns)   --->   "%pad_img_2_5_addr_96 = getelementptr i24 %pad_img_2_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4043 'getelementptr' 'pad_img_2_5_addr_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4044 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_90 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4044 'getelementptr' 'pad_img_2_6_addr_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4045 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_91 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4045 'getelementptr' 'pad_img_2_6_addr_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4046 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_92 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4046 'getelementptr' 'pad_img_2_6_addr_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4047 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_93 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4047 'getelementptr' 'pad_img_2_6_addr_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4048 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_94 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4048 'getelementptr' 'pad_img_2_6_addr_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4049 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_95 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4049 'getelementptr' 'pad_img_2_6_addr_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4050 [1/1] (0.00ns)   --->   "%pad_img_2_6_addr_96 = getelementptr i24 %pad_img_2_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4050 'getelementptr' 'pad_img_2_6_addr_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 0.00>
ST_14 : Operation 4051 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_90 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4051 'getelementptr' 'pad_img_3_0_addr_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4052 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_91 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4052 'getelementptr' 'pad_img_3_0_addr_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4053 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_92 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4053 'getelementptr' 'pad_img_3_0_addr_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4054 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_93 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4054 'getelementptr' 'pad_img_3_0_addr_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4055 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_94 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4055 'getelementptr' 'pad_img_3_0_addr_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4056 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_95 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4056 'getelementptr' 'pad_img_3_0_addr_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4057 [1/1] (0.00ns)   --->   "%pad_img_3_0_addr_96 = getelementptr i24 %pad_img_3_0, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4057 'getelementptr' 'pad_img_3_0_addr_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4058 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_90 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4058 'getelementptr' 'pad_img_3_1_addr_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4059 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_91 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4059 'getelementptr' 'pad_img_3_1_addr_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4060 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_92 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4060 'getelementptr' 'pad_img_3_1_addr_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4061 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_93 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4061 'getelementptr' 'pad_img_3_1_addr_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4062 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_94 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4062 'getelementptr' 'pad_img_3_1_addr_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4063 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_95 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4063 'getelementptr' 'pad_img_3_1_addr_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4064 [1/1] (0.00ns)   --->   "%pad_img_3_1_addr_96 = getelementptr i24 %pad_img_3_1, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4064 'getelementptr' 'pad_img_3_1_addr_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4065 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_90 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4065 'getelementptr' 'pad_img_3_2_addr_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4066 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_91 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4066 'getelementptr' 'pad_img_3_2_addr_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4067 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_92 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4067 'getelementptr' 'pad_img_3_2_addr_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4068 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_93 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4068 'getelementptr' 'pad_img_3_2_addr_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4069 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_94 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4069 'getelementptr' 'pad_img_3_2_addr_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4070 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_95 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4070 'getelementptr' 'pad_img_3_2_addr_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4071 [1/1] (0.00ns)   --->   "%pad_img_3_2_addr_96 = getelementptr i24 %pad_img_3_2, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4071 'getelementptr' 'pad_img_3_2_addr_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4072 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_90 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4072 'getelementptr' 'pad_img_3_3_addr_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4073 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_91 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4073 'getelementptr' 'pad_img_3_3_addr_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4074 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_92 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4074 'getelementptr' 'pad_img_3_3_addr_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4075 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_93 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4075 'getelementptr' 'pad_img_3_3_addr_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4076 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_94 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4076 'getelementptr' 'pad_img_3_3_addr_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4077 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_95 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4077 'getelementptr' 'pad_img_3_3_addr_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4078 [1/1] (0.00ns)   --->   "%pad_img_3_3_addr_96 = getelementptr i24 %pad_img_3_3, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4078 'getelementptr' 'pad_img_3_3_addr_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4079 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_90 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4079 'getelementptr' 'pad_img_3_4_addr_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4080 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_91 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4080 'getelementptr' 'pad_img_3_4_addr_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4081 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_92 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4081 'getelementptr' 'pad_img_3_4_addr_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4082 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_93 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4082 'getelementptr' 'pad_img_3_4_addr_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4083 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_94 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4083 'getelementptr' 'pad_img_3_4_addr_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4084 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_95 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4084 'getelementptr' 'pad_img_3_4_addr_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4085 [1/1] (0.00ns)   --->   "%pad_img_3_4_addr_96 = getelementptr i24 %pad_img_3_4, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4085 'getelementptr' 'pad_img_3_4_addr_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4086 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_90 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4086 'getelementptr' 'pad_img_3_5_addr_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4087 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_91 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4087 'getelementptr' 'pad_img_3_5_addr_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4088 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_92 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4088 'getelementptr' 'pad_img_3_5_addr_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4089 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_93 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4089 'getelementptr' 'pad_img_3_5_addr_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4090 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_94 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4090 'getelementptr' 'pad_img_3_5_addr_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4091 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_95 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4091 'getelementptr' 'pad_img_3_5_addr_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4092 [1/1] (0.00ns)   --->   "%pad_img_3_5_addr_96 = getelementptr i24 %pad_img_3_5, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4092 'getelementptr' 'pad_img_3_5_addr_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4093 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_90 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_189" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4093 'getelementptr' 'pad_img_3_6_addr_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4094 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_91 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_190" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4094 'getelementptr' 'pad_img_3_6_addr_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4095 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_92 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_191" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4095 'getelementptr' 'pad_img_3_6_addr_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4096 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_93 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_192" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4096 'getelementptr' 'pad_img_3_6_addr_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4097 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_94 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_193" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4097 'getelementptr' 'pad_img_3_6_addr_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4098 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_95 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_194" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4098 'getelementptr' 'pad_img_3_6_addr_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4099 [1/1] (0.00ns)   --->   "%pad_img_3_6_addr_96 = getelementptr i24 %pad_img_3_6, i64 0, i64 %zext_ln39_195" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4099 'getelementptr' 'pad_img_3_6_addr_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 0.00>
ST_14 : Operation 4100 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_90 = load i6 %pad_img_0_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4100 'load' 'pad_img_0_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4101 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_90 = load i6 %pad_img_0_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4101 'load' 'pad_img_0_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4102 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_90 = load i6 %pad_img_0_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4102 'load' 'pad_img_0_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4103 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_90 = load i6 %pad_img_0_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4103 'load' 'pad_img_0_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4104 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_90 = load i6 %pad_img_0_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4104 'load' 'pad_img_0_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4105 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_90 = load i6 %pad_img_0_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4105 'load' 'pad_img_0_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4106 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_90 = load i6 %pad_img_0_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4106 'load' 'pad_img_0_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4107 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_90 = load i6 %pad_img_1_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4107 'load' 'pad_img_1_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4108 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_90 = load i6 %pad_img_1_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4108 'load' 'pad_img_1_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4109 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_90 = load i6 %pad_img_1_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4109 'load' 'pad_img_1_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4110 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_90 = load i6 %pad_img_1_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4110 'load' 'pad_img_1_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4111 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_90 = load i6 %pad_img_1_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4111 'load' 'pad_img_1_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4112 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_90 = load i6 %pad_img_1_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4112 'load' 'pad_img_1_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4113 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_90 = load i6 %pad_img_1_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4113 'load' 'pad_img_1_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4114 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_90 = load i6 %pad_img_2_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4114 'load' 'pad_img_2_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4115 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_90 = load i6 %pad_img_2_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4115 'load' 'pad_img_2_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4116 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_90 = load i6 %pad_img_2_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4116 'load' 'pad_img_2_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4117 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_90 = load i6 %pad_img_2_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4117 'load' 'pad_img_2_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4118 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_90 = load i6 %pad_img_2_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4118 'load' 'pad_img_2_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4119 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_90 = load i6 %pad_img_2_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4119 'load' 'pad_img_2_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4120 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_90 = load i6 %pad_img_2_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4120 'load' 'pad_img_2_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4121 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_90 = load i6 %pad_img_3_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4121 'load' 'pad_img_3_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4122 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_90 = load i6 %pad_img_3_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4122 'load' 'pad_img_3_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4123 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_90 = load i6 %pad_img_3_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4123 'load' 'pad_img_3_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4124 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_90 = load i6 %pad_img_3_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4124 'load' 'pad_img_3_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4125 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_90 = load i6 %pad_img_3_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4125 'load' 'pad_img_3_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4126 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_90 = load i6 %pad_img_3_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4126 'load' 'pad_img_3_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4127 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_90 = load i6 %pad_img_3_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4127 'load' 'pad_img_3_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4128 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_91 = load i6 %pad_img_0_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4128 'load' 'pad_img_0_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4129 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_91 = load i6 %pad_img_0_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4129 'load' 'pad_img_0_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4130 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_91 = load i6 %pad_img_0_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4130 'load' 'pad_img_0_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4131 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_91 = load i6 %pad_img_0_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4131 'load' 'pad_img_0_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4132 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_91 = load i6 %pad_img_0_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4132 'load' 'pad_img_0_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4133 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_91 = load i6 %pad_img_0_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4133 'load' 'pad_img_0_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4134 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_91 = load i6 %pad_img_0_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4134 'load' 'pad_img_0_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4135 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_91 = load i6 %pad_img_1_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4135 'load' 'pad_img_1_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4136 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_91 = load i6 %pad_img_1_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4136 'load' 'pad_img_1_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4137 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_91 = load i6 %pad_img_1_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4137 'load' 'pad_img_1_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4138 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_91 = load i6 %pad_img_1_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4138 'load' 'pad_img_1_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4139 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_91 = load i6 %pad_img_1_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4139 'load' 'pad_img_1_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4140 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_91 = load i6 %pad_img_1_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4140 'load' 'pad_img_1_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4141 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_91 = load i6 %pad_img_1_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4141 'load' 'pad_img_1_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4142 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_91 = load i6 %pad_img_2_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4142 'load' 'pad_img_2_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4143 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_91 = load i6 %pad_img_2_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4143 'load' 'pad_img_2_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4144 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_91 = load i6 %pad_img_2_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4144 'load' 'pad_img_2_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4145 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_91 = load i6 %pad_img_2_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4145 'load' 'pad_img_2_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4146 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_91 = load i6 %pad_img_2_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4146 'load' 'pad_img_2_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4147 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_91 = load i6 %pad_img_2_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4147 'load' 'pad_img_2_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4148 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_91 = load i6 %pad_img_2_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4148 'load' 'pad_img_2_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4149 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_91 = load i6 %pad_img_3_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4149 'load' 'pad_img_3_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4150 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_91 = load i6 %pad_img_3_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4150 'load' 'pad_img_3_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4151 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_91 = load i6 %pad_img_3_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4151 'load' 'pad_img_3_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4152 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_91 = load i6 %pad_img_3_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4152 'load' 'pad_img_3_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4153 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_91 = load i6 %pad_img_3_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4153 'load' 'pad_img_3_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4154 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_91 = load i6 %pad_img_3_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4154 'load' 'pad_img_3_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4155 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_91 = load i6 %pad_img_3_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4155 'load' 'pad_img_3_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4156 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_92 = load i6 %pad_img_0_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4156 'load' 'pad_img_0_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4157 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_92 = load i6 %pad_img_0_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4157 'load' 'pad_img_0_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4158 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_92 = load i6 %pad_img_0_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4158 'load' 'pad_img_0_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4159 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_92 = load i6 %pad_img_0_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4159 'load' 'pad_img_0_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4160 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_92 = load i6 %pad_img_0_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4160 'load' 'pad_img_0_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4161 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_92 = load i6 %pad_img_0_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4161 'load' 'pad_img_0_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4162 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_92 = load i6 %pad_img_0_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4162 'load' 'pad_img_0_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4163 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_92 = load i6 %pad_img_1_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4163 'load' 'pad_img_1_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4164 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_92 = load i6 %pad_img_1_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4164 'load' 'pad_img_1_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4165 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_92 = load i6 %pad_img_1_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4165 'load' 'pad_img_1_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4166 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_92 = load i6 %pad_img_1_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4166 'load' 'pad_img_1_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4167 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_92 = load i6 %pad_img_1_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4167 'load' 'pad_img_1_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4168 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_92 = load i6 %pad_img_1_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4168 'load' 'pad_img_1_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4169 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_92 = load i6 %pad_img_1_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4169 'load' 'pad_img_1_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4170 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_92 = load i6 %pad_img_2_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4170 'load' 'pad_img_2_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4171 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_92 = load i6 %pad_img_2_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4171 'load' 'pad_img_2_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4172 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_92 = load i6 %pad_img_2_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4172 'load' 'pad_img_2_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4173 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_92 = load i6 %pad_img_2_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4173 'load' 'pad_img_2_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4174 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_92 = load i6 %pad_img_2_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4174 'load' 'pad_img_2_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4175 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_92 = load i6 %pad_img_2_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4175 'load' 'pad_img_2_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4176 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_92 = load i6 %pad_img_2_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4176 'load' 'pad_img_2_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4177 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_92 = load i6 %pad_img_3_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4177 'load' 'pad_img_3_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4178 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_92 = load i6 %pad_img_3_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4178 'load' 'pad_img_3_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4179 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_92 = load i6 %pad_img_3_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4179 'load' 'pad_img_3_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4180 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_92 = load i6 %pad_img_3_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4180 'load' 'pad_img_3_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4181 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_92 = load i6 %pad_img_3_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4181 'load' 'pad_img_3_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4182 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_92 = load i6 %pad_img_3_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4182 'load' 'pad_img_3_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4183 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_92 = load i6 %pad_img_3_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4183 'load' 'pad_img_3_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4184 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_93 = load i6 %pad_img_0_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4184 'load' 'pad_img_0_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4185 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_93 = load i6 %pad_img_0_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4185 'load' 'pad_img_0_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4186 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_93 = load i6 %pad_img_0_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4186 'load' 'pad_img_0_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4187 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_93 = load i6 %pad_img_0_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4187 'load' 'pad_img_0_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4188 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_93 = load i6 %pad_img_0_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4188 'load' 'pad_img_0_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4189 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_93 = load i6 %pad_img_0_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4189 'load' 'pad_img_0_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4190 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_93 = load i6 %pad_img_0_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4190 'load' 'pad_img_0_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4191 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_93 = load i6 %pad_img_1_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4191 'load' 'pad_img_1_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4192 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_93 = load i6 %pad_img_1_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4192 'load' 'pad_img_1_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4193 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_93 = load i6 %pad_img_1_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4193 'load' 'pad_img_1_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4194 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_93 = load i6 %pad_img_1_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4194 'load' 'pad_img_1_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4195 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_93 = load i6 %pad_img_1_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4195 'load' 'pad_img_1_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4196 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_93 = load i6 %pad_img_1_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4196 'load' 'pad_img_1_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4197 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_93 = load i6 %pad_img_1_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4197 'load' 'pad_img_1_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4198 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_93 = load i6 %pad_img_2_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4198 'load' 'pad_img_2_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4199 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_93 = load i6 %pad_img_2_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4199 'load' 'pad_img_2_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4200 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_93 = load i6 %pad_img_2_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4200 'load' 'pad_img_2_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4201 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_93 = load i6 %pad_img_2_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4201 'load' 'pad_img_2_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4202 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_93 = load i6 %pad_img_2_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4202 'load' 'pad_img_2_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4203 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_93 = load i6 %pad_img_2_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4203 'load' 'pad_img_2_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4204 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_93 = load i6 %pad_img_2_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4204 'load' 'pad_img_2_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4205 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_93 = load i6 %pad_img_3_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4205 'load' 'pad_img_3_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4206 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_93 = load i6 %pad_img_3_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4206 'load' 'pad_img_3_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4207 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_93 = load i6 %pad_img_3_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4207 'load' 'pad_img_3_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4208 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_93 = load i6 %pad_img_3_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4208 'load' 'pad_img_3_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4209 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_93 = load i6 %pad_img_3_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4209 'load' 'pad_img_3_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4210 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_93 = load i6 %pad_img_3_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4210 'load' 'pad_img_3_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4211 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_93 = load i6 %pad_img_3_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4211 'load' 'pad_img_3_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4212 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_94 = load i6 %pad_img_0_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4212 'load' 'pad_img_0_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4213 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_94 = load i6 %pad_img_0_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4213 'load' 'pad_img_0_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4214 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_94 = load i6 %pad_img_0_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4214 'load' 'pad_img_0_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4215 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_94 = load i6 %pad_img_0_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4215 'load' 'pad_img_0_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4216 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_94 = load i6 %pad_img_0_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4216 'load' 'pad_img_0_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4217 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_94 = load i6 %pad_img_0_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4217 'load' 'pad_img_0_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4218 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_94 = load i6 %pad_img_0_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4218 'load' 'pad_img_0_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4219 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_94 = load i6 %pad_img_1_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4219 'load' 'pad_img_1_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4220 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_94 = load i6 %pad_img_1_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4220 'load' 'pad_img_1_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4221 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_94 = load i6 %pad_img_1_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4221 'load' 'pad_img_1_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4222 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_94 = load i6 %pad_img_1_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4222 'load' 'pad_img_1_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4223 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_94 = load i6 %pad_img_1_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4223 'load' 'pad_img_1_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4224 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_94 = load i6 %pad_img_1_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4224 'load' 'pad_img_1_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4225 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_94 = load i6 %pad_img_1_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4225 'load' 'pad_img_1_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4226 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_94 = load i6 %pad_img_2_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4226 'load' 'pad_img_2_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4227 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_94 = load i6 %pad_img_2_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4227 'load' 'pad_img_2_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4228 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_94 = load i6 %pad_img_2_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4228 'load' 'pad_img_2_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4229 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_94 = load i6 %pad_img_2_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4229 'load' 'pad_img_2_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4230 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_94 = load i6 %pad_img_2_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4230 'load' 'pad_img_2_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4231 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_94 = load i6 %pad_img_2_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4231 'load' 'pad_img_2_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4232 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_94 = load i6 %pad_img_2_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4232 'load' 'pad_img_2_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4233 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_94 = load i6 %pad_img_3_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4233 'load' 'pad_img_3_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4234 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_94 = load i6 %pad_img_3_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4234 'load' 'pad_img_3_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4235 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_94 = load i6 %pad_img_3_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4235 'load' 'pad_img_3_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4236 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_94 = load i6 %pad_img_3_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4236 'load' 'pad_img_3_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4237 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_94 = load i6 %pad_img_3_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4237 'load' 'pad_img_3_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4238 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_94 = load i6 %pad_img_3_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4238 'load' 'pad_img_3_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4239 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_94 = load i6 %pad_img_3_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4239 'load' 'pad_img_3_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4240 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_95 = load i6 %pad_img_0_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4240 'load' 'pad_img_0_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4241 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_95 = load i6 %pad_img_0_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4241 'load' 'pad_img_0_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4242 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_95 = load i6 %pad_img_0_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4242 'load' 'pad_img_0_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4243 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_95 = load i6 %pad_img_0_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4243 'load' 'pad_img_0_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4244 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_95 = load i6 %pad_img_0_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4244 'load' 'pad_img_0_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4245 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_95 = load i6 %pad_img_0_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4245 'load' 'pad_img_0_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4246 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_95 = load i6 %pad_img_0_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4246 'load' 'pad_img_0_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4247 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_95 = load i6 %pad_img_1_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4247 'load' 'pad_img_1_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4248 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_95 = load i6 %pad_img_1_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4248 'load' 'pad_img_1_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4249 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_95 = load i6 %pad_img_1_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4249 'load' 'pad_img_1_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4250 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_95 = load i6 %pad_img_1_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4250 'load' 'pad_img_1_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4251 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_95 = load i6 %pad_img_1_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4251 'load' 'pad_img_1_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4252 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_95 = load i6 %pad_img_1_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4252 'load' 'pad_img_1_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4253 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_95 = load i6 %pad_img_1_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4253 'load' 'pad_img_1_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4254 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_95 = load i6 %pad_img_2_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4254 'load' 'pad_img_2_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4255 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_95 = load i6 %pad_img_2_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4255 'load' 'pad_img_2_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4256 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_95 = load i6 %pad_img_2_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4256 'load' 'pad_img_2_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4257 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_95 = load i6 %pad_img_2_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4257 'load' 'pad_img_2_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4258 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_95 = load i6 %pad_img_2_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4258 'load' 'pad_img_2_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4259 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_95 = load i6 %pad_img_2_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4259 'load' 'pad_img_2_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4260 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_95 = load i6 %pad_img_2_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4260 'load' 'pad_img_2_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4261 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_95 = load i6 %pad_img_3_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4261 'load' 'pad_img_3_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4262 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_95 = load i6 %pad_img_3_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4262 'load' 'pad_img_3_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4263 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_95 = load i6 %pad_img_3_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4263 'load' 'pad_img_3_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4264 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_95 = load i6 %pad_img_3_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4264 'load' 'pad_img_3_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4265 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_95 = load i6 %pad_img_3_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4265 'load' 'pad_img_3_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4266 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_95 = load i6 %pad_img_3_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4266 'load' 'pad_img_3_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4267 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_95 = load i6 %pad_img_3_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4267 'load' 'pad_img_3_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4268 [2/2] (3.25ns)   --->   "%pad_img_0_0_load_96 = load i6 %pad_img_0_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4268 'load' 'pad_img_0_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4269 [2/2] (3.25ns)   --->   "%pad_img_0_1_load_96 = load i6 %pad_img_0_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4269 'load' 'pad_img_0_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4270 [2/2] (3.25ns)   --->   "%pad_img_0_2_load_96 = load i6 %pad_img_0_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4270 'load' 'pad_img_0_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4271 [2/2] (3.25ns)   --->   "%pad_img_0_3_load_96 = load i6 %pad_img_0_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4271 'load' 'pad_img_0_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4272 [2/2] (3.25ns)   --->   "%pad_img_0_4_load_96 = load i6 %pad_img_0_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4272 'load' 'pad_img_0_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4273 [2/2] (3.25ns)   --->   "%pad_img_0_5_load_96 = load i6 %pad_img_0_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4273 'load' 'pad_img_0_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4274 [2/2] (3.25ns)   --->   "%pad_img_0_6_load_96 = load i6 %pad_img_0_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4274 'load' 'pad_img_0_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4275 [2/2] (3.25ns)   --->   "%pad_img_1_0_load_96 = load i6 %pad_img_1_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4275 'load' 'pad_img_1_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4276 [2/2] (3.25ns)   --->   "%pad_img_1_1_load_96 = load i6 %pad_img_1_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4276 'load' 'pad_img_1_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4277 [2/2] (3.25ns)   --->   "%pad_img_1_2_load_96 = load i6 %pad_img_1_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4277 'load' 'pad_img_1_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4278 [2/2] (3.25ns)   --->   "%pad_img_1_3_load_96 = load i6 %pad_img_1_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4278 'load' 'pad_img_1_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4279 [2/2] (3.25ns)   --->   "%pad_img_1_4_load_96 = load i6 %pad_img_1_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4279 'load' 'pad_img_1_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4280 [2/2] (3.25ns)   --->   "%pad_img_1_5_load_96 = load i6 %pad_img_1_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4280 'load' 'pad_img_1_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4281 [2/2] (3.25ns)   --->   "%pad_img_1_6_load_96 = load i6 %pad_img_1_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4281 'load' 'pad_img_1_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4282 [2/2] (3.25ns)   --->   "%pad_img_2_0_load_96 = load i6 %pad_img_2_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4282 'load' 'pad_img_2_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4283 [2/2] (3.25ns)   --->   "%pad_img_2_1_load_96 = load i6 %pad_img_2_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4283 'load' 'pad_img_2_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4284 [2/2] (3.25ns)   --->   "%pad_img_2_2_load_96 = load i6 %pad_img_2_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4284 'load' 'pad_img_2_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4285 [2/2] (3.25ns)   --->   "%pad_img_2_3_load_96 = load i6 %pad_img_2_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4285 'load' 'pad_img_2_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4286 [2/2] (3.25ns)   --->   "%pad_img_2_4_load_96 = load i6 %pad_img_2_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4286 'load' 'pad_img_2_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4287 [2/2] (3.25ns)   --->   "%pad_img_2_5_load_96 = load i6 %pad_img_2_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4287 'load' 'pad_img_2_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4288 [2/2] (3.25ns)   --->   "%pad_img_2_6_load_96 = load i6 %pad_img_2_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4288 'load' 'pad_img_2_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4289 [2/2] (3.25ns)   --->   "%pad_img_3_0_load_96 = load i6 %pad_img_3_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4289 'load' 'pad_img_3_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4290 [2/2] (3.25ns)   --->   "%pad_img_3_1_load_96 = load i6 %pad_img_3_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4290 'load' 'pad_img_3_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4291 [2/2] (3.25ns)   --->   "%pad_img_3_2_load_96 = load i6 %pad_img_3_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4291 'load' 'pad_img_3_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4292 [2/2] (3.25ns)   --->   "%pad_img_3_3_load_96 = load i6 %pad_img_3_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4292 'load' 'pad_img_3_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4293 [2/2] (3.25ns)   --->   "%pad_img_3_4_load_96 = load i6 %pad_img_3_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4293 'load' 'pad_img_3_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4294 [2/2] (3.25ns)   --->   "%pad_img_3_5_load_96 = load i6 %pad_img_3_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4294 'load' 'pad_img_3_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_14 : Operation 4295 [2/2] (3.25ns)   --->   "%pad_img_3_6_load_96 = load i6 %pad_img_3_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4295 'load' 'pad_img_3_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>

State 15 <SV = 14> <Delay = 7.26>
ST_15 : Operation 4296 [1/1] (0.00ns)   --->   "%shl_ln40_s = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4296 'bitconcatenate' 'shl_ln40_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i27 %shl_ln40_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4297 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4298 [1/1] (0.00ns)   --->   "%shl_ln40_30 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4298 'bitconcatenate' 'shl_ln40_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln40_86 = sext i25 %shl_ln40_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4299 'sext' 'sext_ln40_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4300 [1/1] (2.40ns)   --->   "%sub_ln40_17 = sub i28 %sext_ln40_86, i28 %sext_ln40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4300 'sub' 'sub_ln40_17' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4301 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i20 @_ssdm_op_PartSelect.i20.i28.i32.i32, i28 %sub_ln40_17, i32 8, i32 27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4301 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4302 [1/1] (0.00ns)   --->   "%sext_ln40_87 = sext i24 %pixel_97" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4302 'sext' 'sext_ln40_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 4303 [3/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40 = mul i30 %sext_ln40_87, i30 22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4303 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 4304 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_83 = load i6 %pad_img_0_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4304 'load' 'pad_img_0_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4305 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_83 = load i6 %pad_img_0_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4305 'load' 'pad_img_0_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4306 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_83 = load i6 %pad_img_0_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4306 'load' 'pad_img_0_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4307 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_83 = load i6 %pad_img_0_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4307 'load' 'pad_img_0_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4308 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_83 = load i6 %pad_img_0_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4308 'load' 'pad_img_0_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4309 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_83 = load i6 %pad_img_0_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4309 'load' 'pad_img_0_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4310 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_83 = load i6 %pad_img_0_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4310 'load' 'pad_img_0_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4311 [1/1] (2.18ns)   --->   "%tmp_484 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_83, i3 1, i24 %pad_img_0_1_load_83, i3 2, i24 %pad_img_0_2_load_83, i3 3, i24 %pad_img_0_3_load_83, i3 4, i24 %pad_img_0_4_load_83, i3 5, i24 %pad_img_0_5_load_83, i3 6, i24 %pad_img_0_6_load_83, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4311 'sparsemux' 'tmp_484' <Predicate = (trunc_ln36_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4312 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_83 = load i6 %pad_img_1_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4312 'load' 'pad_img_1_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4313 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_83 = load i6 %pad_img_1_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4313 'load' 'pad_img_1_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4314 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_83 = load i6 %pad_img_1_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4314 'load' 'pad_img_1_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4315 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_83 = load i6 %pad_img_1_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4315 'load' 'pad_img_1_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4316 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_83 = load i6 %pad_img_1_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4316 'load' 'pad_img_1_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4317 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_83 = load i6 %pad_img_1_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4317 'load' 'pad_img_1_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4318 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_83 = load i6 %pad_img_1_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4318 'load' 'pad_img_1_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4319 [1/1] (2.18ns)   --->   "%tmp_485 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_83, i3 1, i24 %pad_img_1_1_load_83, i3 2, i24 %pad_img_1_2_load_83, i3 3, i24 %pad_img_1_3_load_83, i3 4, i24 %pad_img_1_4_load_83, i3 5, i24 %pad_img_1_5_load_83, i3 6, i24 %pad_img_1_6_load_83, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4319 'sparsemux' 'tmp_485' <Predicate = (trunc_ln36_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4320 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_83 = load i6 %pad_img_2_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4320 'load' 'pad_img_2_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4321 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_83 = load i6 %pad_img_2_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4321 'load' 'pad_img_2_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4322 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_83 = load i6 %pad_img_2_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4322 'load' 'pad_img_2_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4323 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_83 = load i6 %pad_img_2_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4323 'load' 'pad_img_2_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4324 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_83 = load i6 %pad_img_2_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4324 'load' 'pad_img_2_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4325 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_83 = load i6 %pad_img_2_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4325 'load' 'pad_img_2_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4326 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_83 = load i6 %pad_img_2_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4326 'load' 'pad_img_2_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4327 [1/1] (2.18ns)   --->   "%tmp_486 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_83, i3 1, i24 %pad_img_2_1_load_83, i3 2, i24 %pad_img_2_2_load_83, i3 3, i24 %pad_img_2_3_load_83, i3 4, i24 %pad_img_2_4_load_83, i3 5, i24 %pad_img_2_5_load_83, i3 6, i24 %pad_img_2_6_load_83, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4327 'sparsemux' 'tmp_486' <Predicate = (trunc_ln36_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4328 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_83 = load i6 %pad_img_3_0_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4328 'load' 'pad_img_3_0_load_83' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4329 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_83 = load i6 %pad_img_3_1_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4329 'load' 'pad_img_3_1_load_83' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4330 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_83 = load i6 %pad_img_3_2_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4330 'load' 'pad_img_3_2_load_83' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4331 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_83 = load i6 %pad_img_3_3_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4331 'load' 'pad_img_3_3_load_83' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4332 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_83 = load i6 %pad_img_3_4_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4332 'load' 'pad_img_3_4_load_83' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4333 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_83 = load i6 %pad_img_3_5_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4333 'load' 'pad_img_3_5_load_83' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4334 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_83 = load i6 %pad_img_3_6_addr_83" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4334 'load' 'pad_img_3_6_load_83' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4335 [1/1] (2.18ns)   --->   "%tmp_487 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_83, i3 1, i24 %pad_img_3_1_load_83, i3 2, i24 %pad_img_3_2_load_83, i3 3, i24 %pad_img_3_3_load_83, i3 4, i24 %pad_img_3_4_load_83, i3 5, i24 %pad_img_3_5_load_83, i3 6, i24 %pad_img_3_6_load_83, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4335 'sparsemux' 'tmp_487' <Predicate = (trunc_ln36_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4336 [1/1] (1.82ns)   --->   "%pixel_131 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_484, i2 1, i24 %tmp_485, i2 2, i24 %tmp_486, i2 3, i24 %tmp_487, i24 0, i2 %trunc_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4336 'sparsemux' 'pixel_131' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4337 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_84 = load i6 %pad_img_0_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4337 'load' 'pad_img_0_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4338 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_84 = load i6 %pad_img_0_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4338 'load' 'pad_img_0_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4339 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_84 = load i6 %pad_img_0_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4339 'load' 'pad_img_0_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4340 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_84 = load i6 %pad_img_0_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4340 'load' 'pad_img_0_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4341 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_84 = load i6 %pad_img_0_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4341 'load' 'pad_img_0_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4342 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_84 = load i6 %pad_img_0_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4342 'load' 'pad_img_0_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4343 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_84 = load i6 %pad_img_0_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4343 'load' 'pad_img_0_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4344 [1/1] (2.18ns)   --->   "%tmp_488 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_84, i3 0, i24 %pad_img_0_1_load_84, i3 1, i24 %pad_img_0_2_load_84, i3 2, i24 %pad_img_0_3_load_84, i3 3, i24 %pad_img_0_4_load_84, i3 4, i24 %pad_img_0_5_load_84, i3 5, i24 %pad_img_0_6_load_84, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4344 'sparsemux' 'tmp_488' <Predicate = (trunc_ln36_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4345 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_84 = load i6 %pad_img_1_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4345 'load' 'pad_img_1_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4346 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_84 = load i6 %pad_img_1_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4346 'load' 'pad_img_1_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4347 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_84 = load i6 %pad_img_1_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4347 'load' 'pad_img_1_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4348 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_84 = load i6 %pad_img_1_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4348 'load' 'pad_img_1_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4349 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_84 = load i6 %pad_img_1_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4349 'load' 'pad_img_1_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4350 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_84 = load i6 %pad_img_1_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4350 'load' 'pad_img_1_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4351 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_84 = load i6 %pad_img_1_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4351 'load' 'pad_img_1_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4352 [1/1] (2.18ns)   --->   "%tmp_489 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_84, i3 0, i24 %pad_img_1_1_load_84, i3 1, i24 %pad_img_1_2_load_84, i3 2, i24 %pad_img_1_3_load_84, i3 3, i24 %pad_img_1_4_load_84, i3 4, i24 %pad_img_1_5_load_84, i3 5, i24 %pad_img_1_6_load_84, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4352 'sparsemux' 'tmp_489' <Predicate = (trunc_ln36_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4353 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_84 = load i6 %pad_img_2_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4353 'load' 'pad_img_2_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4354 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_84 = load i6 %pad_img_2_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4354 'load' 'pad_img_2_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4355 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_84 = load i6 %pad_img_2_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4355 'load' 'pad_img_2_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4356 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_84 = load i6 %pad_img_2_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4356 'load' 'pad_img_2_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4357 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_84 = load i6 %pad_img_2_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4357 'load' 'pad_img_2_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4358 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_84 = load i6 %pad_img_2_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4358 'load' 'pad_img_2_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4359 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_84 = load i6 %pad_img_2_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4359 'load' 'pad_img_2_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4360 [1/1] (2.18ns)   --->   "%tmp_490 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_84, i3 0, i24 %pad_img_2_1_load_84, i3 1, i24 %pad_img_2_2_load_84, i3 2, i24 %pad_img_2_3_load_84, i3 3, i24 %pad_img_2_4_load_84, i3 4, i24 %pad_img_2_5_load_84, i3 5, i24 %pad_img_2_6_load_84, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4360 'sparsemux' 'tmp_490' <Predicate = (trunc_ln36_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4361 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_84 = load i6 %pad_img_3_0_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4361 'load' 'pad_img_3_0_load_84' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4362 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_84 = load i6 %pad_img_3_1_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4362 'load' 'pad_img_3_1_load_84' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4363 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_84 = load i6 %pad_img_3_2_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4363 'load' 'pad_img_3_2_load_84' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4364 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_84 = load i6 %pad_img_3_3_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4364 'load' 'pad_img_3_3_load_84' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4365 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_84 = load i6 %pad_img_3_4_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4365 'load' 'pad_img_3_4_load_84' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4366 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_84 = load i6 %pad_img_3_5_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4366 'load' 'pad_img_3_5_load_84' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4367 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_84 = load i6 %pad_img_3_6_addr_84" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4367 'load' 'pad_img_3_6_load_84' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4368 [1/1] (2.18ns)   --->   "%tmp_491 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_84, i3 0, i24 %pad_img_3_1_load_84, i3 1, i24 %pad_img_3_2_load_84, i3 2, i24 %pad_img_3_3_load_84, i3 3, i24 %pad_img_3_4_load_84, i3 4, i24 %pad_img_3_5_load_84, i3 5, i24 %pad_img_3_6_load_84, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4368 'sparsemux' 'tmp_491' <Predicate = (trunc_ln36_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4369 [1/1] (1.82ns)   --->   "%pixel_132 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_488, i2 1, i24 %tmp_489, i2 2, i24 %tmp_490, i2 3, i24 %tmp_491, i24 0, i2 %trunc_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4369 'sparsemux' 'pixel_132' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4370 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_85 = load i6 %pad_img_0_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4370 'load' 'pad_img_0_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4371 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_85 = load i6 %pad_img_0_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4371 'load' 'pad_img_0_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4372 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_85 = load i6 %pad_img_0_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4372 'load' 'pad_img_0_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4373 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_85 = load i6 %pad_img_0_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4373 'load' 'pad_img_0_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4374 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_85 = load i6 %pad_img_0_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4374 'load' 'pad_img_0_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4375 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_85 = load i6 %pad_img_0_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4375 'load' 'pad_img_0_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4376 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_85 = load i6 %pad_img_0_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4376 'load' 'pad_img_0_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4377 [1/1] (2.18ns)   --->   "%tmp_492 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_85, i3 6, i24 %pad_img_0_1_load_85, i3 0, i24 %pad_img_0_2_load_85, i3 1, i24 %pad_img_0_3_load_85, i3 2, i24 %pad_img_0_4_load_85, i3 3, i24 %pad_img_0_5_load_85, i3 4, i24 %pad_img_0_6_load_85, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4377 'sparsemux' 'tmp_492' <Predicate = (trunc_ln36_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4378 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_85 = load i6 %pad_img_1_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4378 'load' 'pad_img_1_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4379 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_85 = load i6 %pad_img_1_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4379 'load' 'pad_img_1_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4380 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_85 = load i6 %pad_img_1_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4380 'load' 'pad_img_1_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4381 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_85 = load i6 %pad_img_1_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4381 'load' 'pad_img_1_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4382 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_85 = load i6 %pad_img_1_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4382 'load' 'pad_img_1_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4383 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_85 = load i6 %pad_img_1_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4383 'load' 'pad_img_1_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4384 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_85 = load i6 %pad_img_1_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4384 'load' 'pad_img_1_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4385 [1/1] (2.18ns)   --->   "%tmp_493 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_85, i3 6, i24 %pad_img_1_1_load_85, i3 0, i24 %pad_img_1_2_load_85, i3 1, i24 %pad_img_1_3_load_85, i3 2, i24 %pad_img_1_4_load_85, i3 3, i24 %pad_img_1_5_load_85, i3 4, i24 %pad_img_1_6_load_85, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4385 'sparsemux' 'tmp_493' <Predicate = (trunc_ln36_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4386 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_85 = load i6 %pad_img_2_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4386 'load' 'pad_img_2_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4387 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_85 = load i6 %pad_img_2_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4387 'load' 'pad_img_2_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4388 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_85 = load i6 %pad_img_2_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4388 'load' 'pad_img_2_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4389 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_85 = load i6 %pad_img_2_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4389 'load' 'pad_img_2_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4390 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_85 = load i6 %pad_img_2_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4390 'load' 'pad_img_2_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4391 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_85 = load i6 %pad_img_2_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4391 'load' 'pad_img_2_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4392 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_85 = load i6 %pad_img_2_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4392 'load' 'pad_img_2_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4393 [1/1] (2.18ns)   --->   "%tmp_494 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_85, i3 6, i24 %pad_img_2_1_load_85, i3 0, i24 %pad_img_2_2_load_85, i3 1, i24 %pad_img_2_3_load_85, i3 2, i24 %pad_img_2_4_load_85, i3 3, i24 %pad_img_2_5_load_85, i3 4, i24 %pad_img_2_6_load_85, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4393 'sparsemux' 'tmp_494' <Predicate = (trunc_ln36_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4394 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_85 = load i6 %pad_img_3_0_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4394 'load' 'pad_img_3_0_load_85' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4395 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_85 = load i6 %pad_img_3_1_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4395 'load' 'pad_img_3_1_load_85' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4396 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_85 = load i6 %pad_img_3_2_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4396 'load' 'pad_img_3_2_load_85' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4397 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_85 = load i6 %pad_img_3_3_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4397 'load' 'pad_img_3_3_load_85' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4398 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_85 = load i6 %pad_img_3_4_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4398 'load' 'pad_img_3_4_load_85' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4399 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_85 = load i6 %pad_img_3_5_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4399 'load' 'pad_img_3_5_load_85' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4400 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_85 = load i6 %pad_img_3_6_addr_85" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4400 'load' 'pad_img_3_6_load_85' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4401 [1/1] (2.18ns)   --->   "%tmp_495 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_85, i3 6, i24 %pad_img_3_1_load_85, i3 0, i24 %pad_img_3_2_load_85, i3 1, i24 %pad_img_3_3_load_85, i3 2, i24 %pad_img_3_4_load_85, i3 3, i24 %pad_img_3_5_load_85, i3 4, i24 %pad_img_3_6_load_85, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4401 'sparsemux' 'tmp_495' <Predicate = (trunc_ln36_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4402 [1/1] (1.82ns)   --->   "%pixel_133 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_492, i2 1, i24 %tmp_493, i2 2, i24 %tmp_494, i2 3, i24 %tmp_495, i24 0, i2 %trunc_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4402 'sparsemux' 'pixel_133' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4403 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_86 = load i6 %pad_img_0_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4403 'load' 'pad_img_0_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4404 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_86 = load i6 %pad_img_0_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4404 'load' 'pad_img_0_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4405 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_86 = load i6 %pad_img_0_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4405 'load' 'pad_img_0_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4406 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_86 = load i6 %pad_img_0_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4406 'load' 'pad_img_0_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4407 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_86 = load i6 %pad_img_0_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4407 'load' 'pad_img_0_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4408 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_86 = load i6 %pad_img_0_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4408 'load' 'pad_img_0_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4409 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_86 = load i6 %pad_img_0_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4409 'load' 'pad_img_0_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4410 [1/1] (2.18ns)   --->   "%tmp_496 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_86, i3 5, i24 %pad_img_0_1_load_86, i3 6, i24 %pad_img_0_2_load_86, i3 0, i24 %pad_img_0_3_load_86, i3 1, i24 %pad_img_0_4_load_86, i3 2, i24 %pad_img_0_5_load_86, i3 3, i24 %pad_img_0_6_load_86, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4410 'sparsemux' 'tmp_496' <Predicate = (trunc_ln36_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4411 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_86 = load i6 %pad_img_1_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4411 'load' 'pad_img_1_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4412 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_86 = load i6 %pad_img_1_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4412 'load' 'pad_img_1_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4413 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_86 = load i6 %pad_img_1_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4413 'load' 'pad_img_1_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4414 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_86 = load i6 %pad_img_1_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4414 'load' 'pad_img_1_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4415 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_86 = load i6 %pad_img_1_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4415 'load' 'pad_img_1_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4416 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_86 = load i6 %pad_img_1_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4416 'load' 'pad_img_1_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4417 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_86 = load i6 %pad_img_1_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4417 'load' 'pad_img_1_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4418 [1/1] (2.18ns)   --->   "%tmp_497 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_86, i3 5, i24 %pad_img_1_1_load_86, i3 6, i24 %pad_img_1_2_load_86, i3 0, i24 %pad_img_1_3_load_86, i3 1, i24 %pad_img_1_4_load_86, i3 2, i24 %pad_img_1_5_load_86, i3 3, i24 %pad_img_1_6_load_86, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4418 'sparsemux' 'tmp_497' <Predicate = (trunc_ln36_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4419 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_86 = load i6 %pad_img_2_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4419 'load' 'pad_img_2_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4420 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_86 = load i6 %pad_img_2_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4420 'load' 'pad_img_2_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4421 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_86 = load i6 %pad_img_2_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4421 'load' 'pad_img_2_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4422 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_86 = load i6 %pad_img_2_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4422 'load' 'pad_img_2_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4423 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_86 = load i6 %pad_img_2_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4423 'load' 'pad_img_2_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4424 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_86 = load i6 %pad_img_2_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4424 'load' 'pad_img_2_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4425 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_86 = load i6 %pad_img_2_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4425 'load' 'pad_img_2_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4426 [1/1] (2.18ns)   --->   "%tmp_498 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_86, i3 5, i24 %pad_img_2_1_load_86, i3 6, i24 %pad_img_2_2_load_86, i3 0, i24 %pad_img_2_3_load_86, i3 1, i24 %pad_img_2_4_load_86, i3 2, i24 %pad_img_2_5_load_86, i3 3, i24 %pad_img_2_6_load_86, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4426 'sparsemux' 'tmp_498' <Predicate = (trunc_ln36_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4427 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_86 = load i6 %pad_img_3_0_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4427 'load' 'pad_img_3_0_load_86' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4428 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_86 = load i6 %pad_img_3_1_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4428 'load' 'pad_img_3_1_load_86' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4429 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_86 = load i6 %pad_img_3_2_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4429 'load' 'pad_img_3_2_load_86' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4430 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_86 = load i6 %pad_img_3_3_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4430 'load' 'pad_img_3_3_load_86' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4431 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_86 = load i6 %pad_img_3_4_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4431 'load' 'pad_img_3_4_load_86' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4432 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_86 = load i6 %pad_img_3_5_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4432 'load' 'pad_img_3_5_load_86' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4433 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_86 = load i6 %pad_img_3_6_addr_86" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4433 'load' 'pad_img_3_6_load_86' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4434 [1/1] (2.18ns)   --->   "%tmp_499 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_86, i3 5, i24 %pad_img_3_1_load_86, i3 6, i24 %pad_img_3_2_load_86, i3 0, i24 %pad_img_3_3_load_86, i3 1, i24 %pad_img_3_4_load_86, i3 2, i24 %pad_img_3_5_load_86, i3 3, i24 %pad_img_3_6_load_86, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4434 'sparsemux' 'tmp_499' <Predicate = (trunc_ln36_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4435 [1/1] (1.82ns)   --->   "%pixel_134 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_496, i2 1, i24 %tmp_497, i2 2, i24 %tmp_498, i2 3, i24 %tmp_499, i24 0, i2 %trunc_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4435 'sparsemux' 'pixel_134' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4436 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_87 = load i6 %pad_img_0_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4436 'load' 'pad_img_0_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4437 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_87 = load i6 %pad_img_0_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4437 'load' 'pad_img_0_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4438 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_87 = load i6 %pad_img_0_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4438 'load' 'pad_img_0_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4439 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_87 = load i6 %pad_img_0_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4439 'load' 'pad_img_0_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4440 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_87 = load i6 %pad_img_0_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4440 'load' 'pad_img_0_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4441 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_87 = load i6 %pad_img_0_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4441 'load' 'pad_img_0_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4442 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_87 = load i6 %pad_img_0_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4442 'load' 'pad_img_0_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4443 [1/1] (2.18ns)   --->   "%tmp_500 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_87, i3 4, i24 %pad_img_0_1_load_87, i3 5, i24 %pad_img_0_2_load_87, i3 6, i24 %pad_img_0_3_load_87, i3 0, i24 %pad_img_0_4_load_87, i3 1, i24 %pad_img_0_5_load_87, i3 2, i24 %pad_img_0_6_load_87, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4443 'sparsemux' 'tmp_500' <Predicate = (trunc_ln36_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4444 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_87 = load i6 %pad_img_1_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4444 'load' 'pad_img_1_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4445 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_87 = load i6 %pad_img_1_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4445 'load' 'pad_img_1_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4446 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_87 = load i6 %pad_img_1_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4446 'load' 'pad_img_1_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4447 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_87 = load i6 %pad_img_1_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4447 'load' 'pad_img_1_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4448 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_87 = load i6 %pad_img_1_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4448 'load' 'pad_img_1_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4449 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_87 = load i6 %pad_img_1_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4449 'load' 'pad_img_1_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4450 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_87 = load i6 %pad_img_1_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4450 'load' 'pad_img_1_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4451 [1/1] (2.18ns)   --->   "%tmp_501 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_87, i3 4, i24 %pad_img_1_1_load_87, i3 5, i24 %pad_img_1_2_load_87, i3 6, i24 %pad_img_1_3_load_87, i3 0, i24 %pad_img_1_4_load_87, i3 1, i24 %pad_img_1_5_load_87, i3 2, i24 %pad_img_1_6_load_87, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4451 'sparsemux' 'tmp_501' <Predicate = (trunc_ln36_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4452 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_87 = load i6 %pad_img_2_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4452 'load' 'pad_img_2_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4453 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_87 = load i6 %pad_img_2_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4453 'load' 'pad_img_2_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4454 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_87 = load i6 %pad_img_2_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4454 'load' 'pad_img_2_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4455 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_87 = load i6 %pad_img_2_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4455 'load' 'pad_img_2_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4456 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_87 = load i6 %pad_img_2_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4456 'load' 'pad_img_2_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4457 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_87 = load i6 %pad_img_2_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4457 'load' 'pad_img_2_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4458 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_87 = load i6 %pad_img_2_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4458 'load' 'pad_img_2_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4459 [1/1] (2.18ns)   --->   "%tmp_502 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_87, i3 4, i24 %pad_img_2_1_load_87, i3 5, i24 %pad_img_2_2_load_87, i3 6, i24 %pad_img_2_3_load_87, i3 0, i24 %pad_img_2_4_load_87, i3 1, i24 %pad_img_2_5_load_87, i3 2, i24 %pad_img_2_6_load_87, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4459 'sparsemux' 'tmp_502' <Predicate = (trunc_ln36_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4460 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_87 = load i6 %pad_img_3_0_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4460 'load' 'pad_img_3_0_load_87' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4461 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_87 = load i6 %pad_img_3_1_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4461 'load' 'pad_img_3_1_load_87' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4462 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_87 = load i6 %pad_img_3_2_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4462 'load' 'pad_img_3_2_load_87' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4463 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_87 = load i6 %pad_img_3_3_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4463 'load' 'pad_img_3_3_load_87' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4464 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_87 = load i6 %pad_img_3_4_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4464 'load' 'pad_img_3_4_load_87' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4465 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_87 = load i6 %pad_img_3_5_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4465 'load' 'pad_img_3_5_load_87' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4466 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_87 = load i6 %pad_img_3_6_addr_87" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4466 'load' 'pad_img_3_6_load_87' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4467 [1/1] (2.18ns)   --->   "%tmp_503 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_87, i3 4, i24 %pad_img_3_1_load_87, i3 5, i24 %pad_img_3_2_load_87, i3 6, i24 %pad_img_3_3_load_87, i3 0, i24 %pad_img_3_4_load_87, i3 1, i24 %pad_img_3_5_load_87, i3 2, i24 %pad_img_3_6_load_87, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4467 'sparsemux' 'tmp_503' <Predicate = (trunc_ln36_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4468 [1/1] (1.82ns)   --->   "%pixel_135 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_500, i2 1, i24 %tmp_501, i2 2, i24 %tmp_502, i2 3, i24 %tmp_503, i24 0, i2 %trunc_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4468 'sparsemux' 'pixel_135' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4469 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_88 = load i6 %pad_img_0_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4469 'load' 'pad_img_0_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4470 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_88 = load i6 %pad_img_0_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4470 'load' 'pad_img_0_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4471 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_88 = load i6 %pad_img_0_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4471 'load' 'pad_img_0_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4472 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_88 = load i6 %pad_img_0_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4472 'load' 'pad_img_0_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4473 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_88 = load i6 %pad_img_0_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4473 'load' 'pad_img_0_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4474 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_88 = load i6 %pad_img_0_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4474 'load' 'pad_img_0_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4475 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_88 = load i6 %pad_img_0_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4475 'load' 'pad_img_0_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4476 [1/1] (2.18ns)   --->   "%tmp_504 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_88, i3 3, i24 %pad_img_0_1_load_88, i3 4, i24 %pad_img_0_2_load_88, i3 5, i24 %pad_img_0_3_load_88, i3 6, i24 %pad_img_0_4_load_88, i3 0, i24 %pad_img_0_5_load_88, i3 1, i24 %pad_img_0_6_load_88, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4476 'sparsemux' 'tmp_504' <Predicate = (trunc_ln36_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4477 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_88 = load i6 %pad_img_1_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4477 'load' 'pad_img_1_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4478 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_88 = load i6 %pad_img_1_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4478 'load' 'pad_img_1_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4479 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_88 = load i6 %pad_img_1_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4479 'load' 'pad_img_1_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4480 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_88 = load i6 %pad_img_1_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4480 'load' 'pad_img_1_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4481 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_88 = load i6 %pad_img_1_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4481 'load' 'pad_img_1_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4482 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_88 = load i6 %pad_img_1_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4482 'load' 'pad_img_1_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4483 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_88 = load i6 %pad_img_1_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4483 'load' 'pad_img_1_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4484 [1/1] (2.18ns)   --->   "%tmp_505 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_88, i3 3, i24 %pad_img_1_1_load_88, i3 4, i24 %pad_img_1_2_load_88, i3 5, i24 %pad_img_1_3_load_88, i3 6, i24 %pad_img_1_4_load_88, i3 0, i24 %pad_img_1_5_load_88, i3 1, i24 %pad_img_1_6_load_88, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4484 'sparsemux' 'tmp_505' <Predicate = (trunc_ln36_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4485 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_88 = load i6 %pad_img_2_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4485 'load' 'pad_img_2_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4486 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_88 = load i6 %pad_img_2_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4486 'load' 'pad_img_2_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4487 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_88 = load i6 %pad_img_2_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4487 'load' 'pad_img_2_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4488 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_88 = load i6 %pad_img_2_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4488 'load' 'pad_img_2_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4489 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_88 = load i6 %pad_img_2_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4489 'load' 'pad_img_2_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4490 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_88 = load i6 %pad_img_2_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4490 'load' 'pad_img_2_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4491 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_88 = load i6 %pad_img_2_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4491 'load' 'pad_img_2_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4492 [1/1] (2.18ns)   --->   "%tmp_506 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_88, i3 3, i24 %pad_img_2_1_load_88, i3 4, i24 %pad_img_2_2_load_88, i3 5, i24 %pad_img_2_3_load_88, i3 6, i24 %pad_img_2_4_load_88, i3 0, i24 %pad_img_2_5_load_88, i3 1, i24 %pad_img_2_6_load_88, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4492 'sparsemux' 'tmp_506' <Predicate = (trunc_ln36_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4493 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_88 = load i6 %pad_img_3_0_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4493 'load' 'pad_img_3_0_load_88' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4494 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_88 = load i6 %pad_img_3_1_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4494 'load' 'pad_img_3_1_load_88' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4495 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_88 = load i6 %pad_img_3_2_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4495 'load' 'pad_img_3_2_load_88' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4496 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_88 = load i6 %pad_img_3_3_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4496 'load' 'pad_img_3_3_load_88' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4497 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_88 = load i6 %pad_img_3_4_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4497 'load' 'pad_img_3_4_load_88' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4498 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_88 = load i6 %pad_img_3_5_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4498 'load' 'pad_img_3_5_load_88' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4499 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_88 = load i6 %pad_img_3_6_addr_88" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4499 'load' 'pad_img_3_6_load_88' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4500 [1/1] (2.18ns)   --->   "%tmp_507 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_88, i3 3, i24 %pad_img_3_1_load_88, i3 4, i24 %pad_img_3_2_load_88, i3 5, i24 %pad_img_3_3_load_88, i3 6, i24 %pad_img_3_4_load_88, i3 0, i24 %pad_img_3_5_load_88, i3 1, i24 %pad_img_3_6_load_88, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4500 'sparsemux' 'tmp_507' <Predicate = (trunc_ln36_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4501 [1/1] (1.82ns)   --->   "%pixel_136 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_504, i2 1, i24 %tmp_505, i2 2, i24 %tmp_506, i2 3, i24 %tmp_507, i24 0, i2 %trunc_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4501 'sparsemux' 'pixel_136' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4502 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_89 = load i6 %pad_img_0_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4502 'load' 'pad_img_0_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4503 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_89 = load i6 %pad_img_0_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4503 'load' 'pad_img_0_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4504 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_89 = load i6 %pad_img_0_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4504 'load' 'pad_img_0_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4505 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_89 = load i6 %pad_img_0_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4505 'load' 'pad_img_0_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4506 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_89 = load i6 %pad_img_0_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4506 'load' 'pad_img_0_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4507 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_89 = load i6 %pad_img_0_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4507 'load' 'pad_img_0_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4508 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_89 = load i6 %pad_img_0_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4508 'load' 'pad_img_0_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4509 [1/1] (2.18ns)   --->   "%tmp_508 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_89, i3 2, i24 %pad_img_0_1_load_89, i3 3, i24 %pad_img_0_2_load_89, i3 4, i24 %pad_img_0_3_load_89, i3 5, i24 %pad_img_0_4_load_89, i3 6, i24 %pad_img_0_5_load_89, i3 0, i24 %pad_img_0_6_load_89, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4509 'sparsemux' 'tmp_508' <Predicate = (trunc_ln36_5 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4510 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_89 = load i6 %pad_img_1_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4510 'load' 'pad_img_1_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4511 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_89 = load i6 %pad_img_1_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4511 'load' 'pad_img_1_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4512 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_89 = load i6 %pad_img_1_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4512 'load' 'pad_img_1_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4513 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_89 = load i6 %pad_img_1_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4513 'load' 'pad_img_1_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4514 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_89 = load i6 %pad_img_1_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4514 'load' 'pad_img_1_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4515 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_89 = load i6 %pad_img_1_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4515 'load' 'pad_img_1_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4516 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_89 = load i6 %pad_img_1_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4516 'load' 'pad_img_1_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4517 [1/1] (2.18ns)   --->   "%tmp_509 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_89, i3 2, i24 %pad_img_1_1_load_89, i3 3, i24 %pad_img_1_2_load_89, i3 4, i24 %pad_img_1_3_load_89, i3 5, i24 %pad_img_1_4_load_89, i3 6, i24 %pad_img_1_5_load_89, i3 0, i24 %pad_img_1_6_load_89, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4517 'sparsemux' 'tmp_509' <Predicate = (trunc_ln36_5 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4518 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_89 = load i6 %pad_img_2_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4518 'load' 'pad_img_2_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4519 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_89 = load i6 %pad_img_2_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4519 'load' 'pad_img_2_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4520 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_89 = load i6 %pad_img_2_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4520 'load' 'pad_img_2_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4521 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_89 = load i6 %pad_img_2_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4521 'load' 'pad_img_2_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4522 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_89 = load i6 %pad_img_2_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4522 'load' 'pad_img_2_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4523 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_89 = load i6 %pad_img_2_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4523 'load' 'pad_img_2_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4524 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_89 = load i6 %pad_img_2_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4524 'load' 'pad_img_2_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4525 [1/1] (2.18ns)   --->   "%tmp_510 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_89, i3 2, i24 %pad_img_2_1_load_89, i3 3, i24 %pad_img_2_2_load_89, i3 4, i24 %pad_img_2_3_load_89, i3 5, i24 %pad_img_2_4_load_89, i3 6, i24 %pad_img_2_5_load_89, i3 0, i24 %pad_img_2_6_load_89, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4525 'sparsemux' 'tmp_510' <Predicate = (trunc_ln36_5 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4526 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_89 = load i6 %pad_img_3_0_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4526 'load' 'pad_img_3_0_load_89' <Predicate = (trunc_ln36 == 1 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4527 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_89 = load i6 %pad_img_3_1_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4527 'load' 'pad_img_3_1_load_89' <Predicate = (trunc_ln36 == 2 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4528 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_89 = load i6 %pad_img_3_2_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4528 'load' 'pad_img_3_2_load_89' <Predicate = (trunc_ln36 == 3 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4529 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_89 = load i6 %pad_img_3_3_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4529 'load' 'pad_img_3_3_load_89' <Predicate = (trunc_ln36 == 4 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4530 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_89 = load i6 %pad_img_3_4_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4530 'load' 'pad_img_3_4_load_89' <Predicate = (trunc_ln36 == 5 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4531 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_89 = load i6 %pad_img_3_5_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4531 'load' 'pad_img_3_5_load_89' <Predicate = (trunc_ln36 == 6 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4532 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_89 = load i6 %pad_img_3_6_addr_89" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4532 'load' 'pad_img_3_6_load_89' <Predicate = (trunc_ln36 == 0 & trunc_ln36_5 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4533 [1/1] (2.18ns)   --->   "%tmp_511 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_89, i3 2, i24 %pad_img_3_1_load_89, i3 3, i24 %pad_img_3_2_load_89, i3 4, i24 %pad_img_3_3_load_89, i3 5, i24 %pad_img_3_4_load_89, i3 6, i24 %pad_img_3_5_load_89, i3 0, i24 %pad_img_3_6_load_89, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4533 'sparsemux' 'tmp_511' <Predicate = (trunc_ln36_5 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4534 [1/1] (1.82ns)   --->   "%pixel_137 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_508, i2 1, i24 %tmp_509, i2 2, i24 %tmp_510, i2 3, i24 %tmp_511, i24 0, i2 %trunc_ln36_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4534 'sparsemux' 'pixel_137' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4535 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_90 = load i6 %pad_img_0_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4535 'load' 'pad_img_0_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4536 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_90 = load i6 %pad_img_0_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4536 'load' 'pad_img_0_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4537 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_90 = load i6 %pad_img_0_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4537 'load' 'pad_img_0_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4538 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_90 = load i6 %pad_img_0_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4538 'load' 'pad_img_0_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4539 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_90 = load i6 %pad_img_0_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4539 'load' 'pad_img_0_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4540 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_90 = load i6 %pad_img_0_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4540 'load' 'pad_img_0_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4541 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_90 = load i6 %pad_img_0_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4541 'load' 'pad_img_0_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4542 [1/1] (2.18ns)   --->   "%tmp_512 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_0_0_load_90, i3 1, i24 %pad_img_0_1_load_90, i3 2, i24 %pad_img_0_2_load_90, i3 3, i24 %pad_img_0_3_load_90, i3 4, i24 %pad_img_0_4_load_90, i3 5, i24 %pad_img_0_5_load_90, i3 6, i24 %pad_img_0_6_load_90, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4542 'sparsemux' 'tmp_512' <Predicate = (trunc_ln36_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4543 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_90 = load i6 %pad_img_1_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4543 'load' 'pad_img_1_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4544 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_90 = load i6 %pad_img_1_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4544 'load' 'pad_img_1_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4545 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_90 = load i6 %pad_img_1_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4545 'load' 'pad_img_1_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4546 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_90 = load i6 %pad_img_1_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4546 'load' 'pad_img_1_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4547 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_90 = load i6 %pad_img_1_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4547 'load' 'pad_img_1_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4548 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_90 = load i6 %pad_img_1_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4548 'load' 'pad_img_1_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4549 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_90 = load i6 %pad_img_1_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4549 'load' 'pad_img_1_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4550 [1/1] (2.18ns)   --->   "%tmp_513 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_1_0_load_90, i3 1, i24 %pad_img_1_1_load_90, i3 2, i24 %pad_img_1_2_load_90, i3 3, i24 %pad_img_1_3_load_90, i3 4, i24 %pad_img_1_4_load_90, i3 5, i24 %pad_img_1_5_load_90, i3 6, i24 %pad_img_1_6_load_90, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4550 'sparsemux' 'tmp_513' <Predicate = (trunc_ln36_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4551 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_90 = load i6 %pad_img_2_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4551 'load' 'pad_img_2_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4552 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_90 = load i6 %pad_img_2_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4552 'load' 'pad_img_2_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4553 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_90 = load i6 %pad_img_2_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4553 'load' 'pad_img_2_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4554 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_90 = load i6 %pad_img_2_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4554 'load' 'pad_img_2_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4555 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_90 = load i6 %pad_img_2_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4555 'load' 'pad_img_2_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4556 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_90 = load i6 %pad_img_2_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4556 'load' 'pad_img_2_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4557 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_90 = load i6 %pad_img_2_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4557 'load' 'pad_img_2_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4558 [1/1] (2.18ns)   --->   "%tmp_514 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_2_0_load_90, i3 1, i24 %pad_img_2_1_load_90, i3 2, i24 %pad_img_2_2_load_90, i3 3, i24 %pad_img_2_3_load_90, i3 4, i24 %pad_img_2_4_load_90, i3 5, i24 %pad_img_2_5_load_90, i3 6, i24 %pad_img_2_6_load_90, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4558 'sparsemux' 'tmp_514' <Predicate = (trunc_ln36_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4559 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_90 = load i6 %pad_img_3_0_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4559 'load' 'pad_img_3_0_load_90' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4560 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_90 = load i6 %pad_img_3_1_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4560 'load' 'pad_img_3_1_load_90' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4561 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_90 = load i6 %pad_img_3_2_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4561 'load' 'pad_img_3_2_load_90' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4562 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_90 = load i6 %pad_img_3_3_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4562 'load' 'pad_img_3_3_load_90' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4563 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_90 = load i6 %pad_img_3_4_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4563 'load' 'pad_img_3_4_load_90' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4564 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_90 = load i6 %pad_img_3_5_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4564 'load' 'pad_img_3_5_load_90' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4565 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_90 = load i6 %pad_img_3_6_addr_90" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4565 'load' 'pad_img_3_6_load_90' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4566 [1/1] (2.18ns)   --->   "%tmp_515 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 0, i24 %pad_img_3_0_load_90, i3 1, i24 %pad_img_3_1_load_90, i3 2, i24 %pad_img_3_2_load_90, i3 3, i24 %pad_img_3_3_load_90, i3 4, i24 %pad_img_3_4_load_90, i3 5, i24 %pad_img_3_5_load_90, i3 6, i24 %pad_img_3_6_load_90, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4566 'sparsemux' 'tmp_515' <Predicate = (trunc_ln36_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4567 [1/1] (1.82ns)   --->   "%pixel_138 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_512, i2 1, i24 %tmp_513, i2 2, i24 %tmp_514, i2 3, i24 %tmp_515, i24 0, i2 %trunc_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4567 'sparsemux' 'pixel_138' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4568 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_91 = load i6 %pad_img_0_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4568 'load' 'pad_img_0_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4569 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_91 = load i6 %pad_img_0_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4569 'load' 'pad_img_0_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4570 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_91 = load i6 %pad_img_0_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4570 'load' 'pad_img_0_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4571 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_91 = load i6 %pad_img_0_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4571 'load' 'pad_img_0_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4572 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_91 = load i6 %pad_img_0_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4572 'load' 'pad_img_0_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4573 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_91 = load i6 %pad_img_0_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4573 'load' 'pad_img_0_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4574 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_91 = load i6 %pad_img_0_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4574 'load' 'pad_img_0_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4575 [1/1] (2.18ns)   --->   "%tmp_516 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_0_0_load_91, i3 0, i24 %pad_img_0_1_load_91, i3 1, i24 %pad_img_0_2_load_91, i3 2, i24 %pad_img_0_3_load_91, i3 3, i24 %pad_img_0_4_load_91, i3 4, i24 %pad_img_0_5_load_91, i3 5, i24 %pad_img_0_6_load_91, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4575 'sparsemux' 'tmp_516' <Predicate = (trunc_ln36_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4576 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_91 = load i6 %pad_img_1_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4576 'load' 'pad_img_1_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4577 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_91 = load i6 %pad_img_1_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4577 'load' 'pad_img_1_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4578 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_91 = load i6 %pad_img_1_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4578 'load' 'pad_img_1_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4579 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_91 = load i6 %pad_img_1_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4579 'load' 'pad_img_1_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4580 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_91 = load i6 %pad_img_1_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4580 'load' 'pad_img_1_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4581 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_91 = load i6 %pad_img_1_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4581 'load' 'pad_img_1_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4582 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_91 = load i6 %pad_img_1_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4582 'load' 'pad_img_1_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4583 [1/1] (2.18ns)   --->   "%tmp_517 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_1_0_load_91, i3 0, i24 %pad_img_1_1_load_91, i3 1, i24 %pad_img_1_2_load_91, i3 2, i24 %pad_img_1_3_load_91, i3 3, i24 %pad_img_1_4_load_91, i3 4, i24 %pad_img_1_5_load_91, i3 5, i24 %pad_img_1_6_load_91, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4583 'sparsemux' 'tmp_517' <Predicate = (trunc_ln36_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4584 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_91 = load i6 %pad_img_2_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4584 'load' 'pad_img_2_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4585 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_91 = load i6 %pad_img_2_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4585 'load' 'pad_img_2_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4586 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_91 = load i6 %pad_img_2_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4586 'load' 'pad_img_2_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4587 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_91 = load i6 %pad_img_2_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4587 'load' 'pad_img_2_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4588 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_91 = load i6 %pad_img_2_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4588 'load' 'pad_img_2_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4589 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_91 = load i6 %pad_img_2_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4589 'load' 'pad_img_2_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4590 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_91 = load i6 %pad_img_2_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4590 'load' 'pad_img_2_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4591 [1/1] (2.18ns)   --->   "%tmp_518 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_2_0_load_91, i3 0, i24 %pad_img_2_1_load_91, i3 1, i24 %pad_img_2_2_load_91, i3 2, i24 %pad_img_2_3_load_91, i3 3, i24 %pad_img_2_4_load_91, i3 4, i24 %pad_img_2_5_load_91, i3 5, i24 %pad_img_2_6_load_91, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4591 'sparsemux' 'tmp_518' <Predicate = (trunc_ln36_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4592 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_91 = load i6 %pad_img_3_0_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4592 'load' 'pad_img_3_0_load_91' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4593 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_91 = load i6 %pad_img_3_1_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4593 'load' 'pad_img_3_1_load_91' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4594 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_91 = load i6 %pad_img_3_2_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4594 'load' 'pad_img_3_2_load_91' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4595 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_91 = load i6 %pad_img_3_3_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4595 'load' 'pad_img_3_3_load_91' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4596 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_91 = load i6 %pad_img_3_4_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4596 'load' 'pad_img_3_4_load_91' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4597 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_91 = load i6 %pad_img_3_5_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4597 'load' 'pad_img_3_5_load_91' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4598 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_91 = load i6 %pad_img_3_6_addr_91" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4598 'load' 'pad_img_3_6_load_91' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4599 [1/1] (2.18ns)   --->   "%tmp_519 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 6, i24 %pad_img_3_0_load_91, i3 0, i24 %pad_img_3_1_load_91, i3 1, i24 %pad_img_3_2_load_91, i3 2, i24 %pad_img_3_3_load_91, i3 3, i24 %pad_img_3_4_load_91, i3 4, i24 %pad_img_3_5_load_91, i3 5, i24 %pad_img_3_6_load_91, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4599 'sparsemux' 'tmp_519' <Predicate = (trunc_ln36_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4600 [1/1] (1.82ns)   --->   "%pixel_139 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_516, i2 1, i24 %tmp_517, i2 2, i24 %tmp_518, i2 3, i24 %tmp_519, i24 0, i2 %trunc_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4600 'sparsemux' 'pixel_139' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4601 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_92 = load i6 %pad_img_0_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4601 'load' 'pad_img_0_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4602 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_92 = load i6 %pad_img_0_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4602 'load' 'pad_img_0_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4603 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_92 = load i6 %pad_img_0_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4603 'load' 'pad_img_0_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4604 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_92 = load i6 %pad_img_0_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4604 'load' 'pad_img_0_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4605 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_92 = load i6 %pad_img_0_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4605 'load' 'pad_img_0_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4606 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_92 = load i6 %pad_img_0_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4606 'load' 'pad_img_0_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4607 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_92 = load i6 %pad_img_0_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4607 'load' 'pad_img_0_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4608 [1/1] (2.18ns)   --->   "%tmp_520 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_0_0_load_92, i3 6, i24 %pad_img_0_1_load_92, i3 0, i24 %pad_img_0_2_load_92, i3 1, i24 %pad_img_0_3_load_92, i3 2, i24 %pad_img_0_4_load_92, i3 3, i24 %pad_img_0_5_load_92, i3 4, i24 %pad_img_0_6_load_92, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4608 'sparsemux' 'tmp_520' <Predicate = (trunc_ln36_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4609 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_92 = load i6 %pad_img_1_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4609 'load' 'pad_img_1_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4610 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_92 = load i6 %pad_img_1_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4610 'load' 'pad_img_1_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4611 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_92 = load i6 %pad_img_1_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4611 'load' 'pad_img_1_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4612 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_92 = load i6 %pad_img_1_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4612 'load' 'pad_img_1_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4613 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_92 = load i6 %pad_img_1_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4613 'load' 'pad_img_1_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4614 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_92 = load i6 %pad_img_1_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4614 'load' 'pad_img_1_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4615 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_92 = load i6 %pad_img_1_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4615 'load' 'pad_img_1_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4616 [1/1] (2.18ns)   --->   "%tmp_521 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_1_0_load_92, i3 6, i24 %pad_img_1_1_load_92, i3 0, i24 %pad_img_1_2_load_92, i3 1, i24 %pad_img_1_3_load_92, i3 2, i24 %pad_img_1_4_load_92, i3 3, i24 %pad_img_1_5_load_92, i3 4, i24 %pad_img_1_6_load_92, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4616 'sparsemux' 'tmp_521' <Predicate = (trunc_ln36_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4617 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_92 = load i6 %pad_img_2_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4617 'load' 'pad_img_2_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4618 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_92 = load i6 %pad_img_2_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4618 'load' 'pad_img_2_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4619 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_92 = load i6 %pad_img_2_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4619 'load' 'pad_img_2_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4620 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_92 = load i6 %pad_img_2_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4620 'load' 'pad_img_2_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4621 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_92 = load i6 %pad_img_2_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4621 'load' 'pad_img_2_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4622 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_92 = load i6 %pad_img_2_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4622 'load' 'pad_img_2_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4623 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_92 = load i6 %pad_img_2_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4623 'load' 'pad_img_2_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4624 [1/1] (2.18ns)   --->   "%tmp_522 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_2_0_load_92, i3 6, i24 %pad_img_2_1_load_92, i3 0, i24 %pad_img_2_2_load_92, i3 1, i24 %pad_img_2_3_load_92, i3 2, i24 %pad_img_2_4_load_92, i3 3, i24 %pad_img_2_5_load_92, i3 4, i24 %pad_img_2_6_load_92, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4624 'sparsemux' 'tmp_522' <Predicate = (trunc_ln36_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4625 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_92 = load i6 %pad_img_3_0_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4625 'load' 'pad_img_3_0_load_92' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4626 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_92 = load i6 %pad_img_3_1_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4626 'load' 'pad_img_3_1_load_92' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4627 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_92 = load i6 %pad_img_3_2_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4627 'load' 'pad_img_3_2_load_92' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4628 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_92 = load i6 %pad_img_3_3_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4628 'load' 'pad_img_3_3_load_92' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4629 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_92 = load i6 %pad_img_3_4_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4629 'load' 'pad_img_3_4_load_92' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4630 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_92 = load i6 %pad_img_3_5_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4630 'load' 'pad_img_3_5_load_92' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4631 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_92 = load i6 %pad_img_3_6_addr_92" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4631 'load' 'pad_img_3_6_load_92' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4632 [1/1] (2.18ns)   --->   "%tmp_523 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 5, i24 %pad_img_3_0_load_92, i3 6, i24 %pad_img_3_1_load_92, i3 0, i24 %pad_img_3_2_load_92, i3 1, i24 %pad_img_3_3_load_92, i3 2, i24 %pad_img_3_4_load_92, i3 3, i24 %pad_img_3_5_load_92, i3 4, i24 %pad_img_3_6_load_92, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4632 'sparsemux' 'tmp_523' <Predicate = (trunc_ln36_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4633 [1/1] (1.82ns)   --->   "%pixel_140 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_520, i2 1, i24 %tmp_521, i2 2, i24 %tmp_522, i2 3, i24 %tmp_523, i24 0, i2 %trunc_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4633 'sparsemux' 'pixel_140' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4634 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_93 = load i6 %pad_img_0_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4634 'load' 'pad_img_0_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4635 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_93 = load i6 %pad_img_0_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4635 'load' 'pad_img_0_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4636 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_93 = load i6 %pad_img_0_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4636 'load' 'pad_img_0_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4637 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_93 = load i6 %pad_img_0_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4637 'load' 'pad_img_0_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4638 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_93 = load i6 %pad_img_0_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4638 'load' 'pad_img_0_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4639 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_93 = load i6 %pad_img_0_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4639 'load' 'pad_img_0_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4640 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_93 = load i6 %pad_img_0_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4640 'load' 'pad_img_0_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4641 [1/1] (2.18ns)   --->   "%tmp_524 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_0_0_load_93, i3 5, i24 %pad_img_0_1_load_93, i3 6, i24 %pad_img_0_2_load_93, i3 0, i24 %pad_img_0_3_load_93, i3 1, i24 %pad_img_0_4_load_93, i3 2, i24 %pad_img_0_5_load_93, i3 3, i24 %pad_img_0_6_load_93, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4641 'sparsemux' 'tmp_524' <Predicate = (trunc_ln36_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4642 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_93 = load i6 %pad_img_1_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4642 'load' 'pad_img_1_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4643 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_93 = load i6 %pad_img_1_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4643 'load' 'pad_img_1_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4644 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_93 = load i6 %pad_img_1_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4644 'load' 'pad_img_1_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4645 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_93 = load i6 %pad_img_1_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4645 'load' 'pad_img_1_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4646 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_93 = load i6 %pad_img_1_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4646 'load' 'pad_img_1_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4647 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_93 = load i6 %pad_img_1_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4647 'load' 'pad_img_1_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4648 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_93 = load i6 %pad_img_1_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4648 'load' 'pad_img_1_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4649 [1/1] (2.18ns)   --->   "%tmp_525 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_1_0_load_93, i3 5, i24 %pad_img_1_1_load_93, i3 6, i24 %pad_img_1_2_load_93, i3 0, i24 %pad_img_1_3_load_93, i3 1, i24 %pad_img_1_4_load_93, i3 2, i24 %pad_img_1_5_load_93, i3 3, i24 %pad_img_1_6_load_93, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4649 'sparsemux' 'tmp_525' <Predicate = (trunc_ln36_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4650 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_93 = load i6 %pad_img_2_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4650 'load' 'pad_img_2_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4651 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_93 = load i6 %pad_img_2_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4651 'load' 'pad_img_2_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4652 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_93 = load i6 %pad_img_2_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4652 'load' 'pad_img_2_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4653 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_93 = load i6 %pad_img_2_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4653 'load' 'pad_img_2_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4654 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_93 = load i6 %pad_img_2_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4654 'load' 'pad_img_2_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4655 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_93 = load i6 %pad_img_2_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4655 'load' 'pad_img_2_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4656 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_93 = load i6 %pad_img_2_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4656 'load' 'pad_img_2_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4657 [1/1] (2.18ns)   --->   "%tmp_526 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_2_0_load_93, i3 5, i24 %pad_img_2_1_load_93, i3 6, i24 %pad_img_2_2_load_93, i3 0, i24 %pad_img_2_3_load_93, i3 1, i24 %pad_img_2_4_load_93, i3 2, i24 %pad_img_2_5_load_93, i3 3, i24 %pad_img_2_6_load_93, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4657 'sparsemux' 'tmp_526' <Predicate = (trunc_ln36_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4658 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_93 = load i6 %pad_img_3_0_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4658 'load' 'pad_img_3_0_load_93' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4659 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_93 = load i6 %pad_img_3_1_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4659 'load' 'pad_img_3_1_load_93' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4660 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_93 = load i6 %pad_img_3_2_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4660 'load' 'pad_img_3_2_load_93' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4661 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_93 = load i6 %pad_img_3_3_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4661 'load' 'pad_img_3_3_load_93' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4662 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_93 = load i6 %pad_img_3_4_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4662 'load' 'pad_img_3_4_load_93' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4663 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_93 = load i6 %pad_img_3_5_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4663 'load' 'pad_img_3_5_load_93' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4664 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_93 = load i6 %pad_img_3_6_addr_93" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4664 'load' 'pad_img_3_6_load_93' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4665 [1/1] (2.18ns)   --->   "%tmp_527 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 4, i24 %pad_img_3_0_load_93, i3 5, i24 %pad_img_3_1_load_93, i3 6, i24 %pad_img_3_2_load_93, i3 0, i24 %pad_img_3_3_load_93, i3 1, i24 %pad_img_3_4_load_93, i3 2, i24 %pad_img_3_5_load_93, i3 3, i24 %pad_img_3_6_load_93, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4665 'sparsemux' 'tmp_527' <Predicate = (trunc_ln36_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4666 [1/1] (1.82ns)   --->   "%pixel_141 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_524, i2 1, i24 %tmp_525, i2 2, i24 %tmp_526, i2 3, i24 %tmp_527, i24 0, i2 %trunc_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4666 'sparsemux' 'pixel_141' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4667 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_94 = load i6 %pad_img_0_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4667 'load' 'pad_img_0_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4668 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_94 = load i6 %pad_img_0_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4668 'load' 'pad_img_0_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4669 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_94 = load i6 %pad_img_0_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4669 'load' 'pad_img_0_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4670 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_94 = load i6 %pad_img_0_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4670 'load' 'pad_img_0_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4671 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_94 = load i6 %pad_img_0_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4671 'load' 'pad_img_0_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4672 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_94 = load i6 %pad_img_0_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4672 'load' 'pad_img_0_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4673 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_94 = load i6 %pad_img_0_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4673 'load' 'pad_img_0_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4674 [1/1] (2.18ns)   --->   "%tmp_528 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_0_0_load_94, i3 4, i24 %pad_img_0_1_load_94, i3 5, i24 %pad_img_0_2_load_94, i3 6, i24 %pad_img_0_3_load_94, i3 0, i24 %pad_img_0_4_load_94, i3 1, i24 %pad_img_0_5_load_94, i3 2, i24 %pad_img_0_6_load_94, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4674 'sparsemux' 'tmp_528' <Predicate = (trunc_ln36_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4675 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_94 = load i6 %pad_img_1_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4675 'load' 'pad_img_1_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4676 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_94 = load i6 %pad_img_1_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4676 'load' 'pad_img_1_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4677 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_94 = load i6 %pad_img_1_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4677 'load' 'pad_img_1_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4678 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_94 = load i6 %pad_img_1_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4678 'load' 'pad_img_1_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4679 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_94 = load i6 %pad_img_1_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4679 'load' 'pad_img_1_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4680 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_94 = load i6 %pad_img_1_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4680 'load' 'pad_img_1_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4681 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_94 = load i6 %pad_img_1_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4681 'load' 'pad_img_1_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4682 [1/1] (2.18ns)   --->   "%tmp_529 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_1_0_load_94, i3 4, i24 %pad_img_1_1_load_94, i3 5, i24 %pad_img_1_2_load_94, i3 6, i24 %pad_img_1_3_load_94, i3 0, i24 %pad_img_1_4_load_94, i3 1, i24 %pad_img_1_5_load_94, i3 2, i24 %pad_img_1_6_load_94, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4682 'sparsemux' 'tmp_529' <Predicate = (trunc_ln36_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4683 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_94 = load i6 %pad_img_2_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4683 'load' 'pad_img_2_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4684 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_94 = load i6 %pad_img_2_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4684 'load' 'pad_img_2_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4685 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_94 = load i6 %pad_img_2_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4685 'load' 'pad_img_2_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4686 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_94 = load i6 %pad_img_2_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4686 'load' 'pad_img_2_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4687 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_94 = load i6 %pad_img_2_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4687 'load' 'pad_img_2_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4688 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_94 = load i6 %pad_img_2_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4688 'load' 'pad_img_2_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4689 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_94 = load i6 %pad_img_2_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4689 'load' 'pad_img_2_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4690 [1/1] (2.18ns)   --->   "%tmp_530 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_2_0_load_94, i3 4, i24 %pad_img_2_1_load_94, i3 5, i24 %pad_img_2_2_load_94, i3 6, i24 %pad_img_2_3_load_94, i3 0, i24 %pad_img_2_4_load_94, i3 1, i24 %pad_img_2_5_load_94, i3 2, i24 %pad_img_2_6_load_94, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4690 'sparsemux' 'tmp_530' <Predicate = (trunc_ln36_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4691 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_94 = load i6 %pad_img_3_0_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4691 'load' 'pad_img_3_0_load_94' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4692 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_94 = load i6 %pad_img_3_1_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4692 'load' 'pad_img_3_1_load_94' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4693 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_94 = load i6 %pad_img_3_2_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4693 'load' 'pad_img_3_2_load_94' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4694 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_94 = load i6 %pad_img_3_3_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4694 'load' 'pad_img_3_3_load_94' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4695 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_94 = load i6 %pad_img_3_4_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4695 'load' 'pad_img_3_4_load_94' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4696 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_94 = load i6 %pad_img_3_5_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4696 'load' 'pad_img_3_5_load_94' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4697 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_94 = load i6 %pad_img_3_6_addr_94" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4697 'load' 'pad_img_3_6_load_94' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4698 [1/1] (2.18ns)   --->   "%tmp_531 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 3, i24 %pad_img_3_0_load_94, i3 4, i24 %pad_img_3_1_load_94, i3 5, i24 %pad_img_3_2_load_94, i3 6, i24 %pad_img_3_3_load_94, i3 0, i24 %pad_img_3_4_load_94, i3 1, i24 %pad_img_3_5_load_94, i3 2, i24 %pad_img_3_6_load_94, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4698 'sparsemux' 'tmp_531' <Predicate = (trunc_ln36_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4699 [1/1] (1.82ns)   --->   "%pixel_142 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_528, i2 1, i24 %tmp_529, i2 2, i24 %tmp_530, i2 3, i24 %tmp_531, i24 0, i2 %trunc_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4699 'sparsemux' 'pixel_142' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4700 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_95 = load i6 %pad_img_0_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4700 'load' 'pad_img_0_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4701 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_95 = load i6 %pad_img_0_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4701 'load' 'pad_img_0_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4702 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_95 = load i6 %pad_img_0_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4702 'load' 'pad_img_0_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4703 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_95 = load i6 %pad_img_0_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4703 'load' 'pad_img_0_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4704 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_95 = load i6 %pad_img_0_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4704 'load' 'pad_img_0_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4705 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_95 = load i6 %pad_img_0_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4705 'load' 'pad_img_0_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4706 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_95 = load i6 %pad_img_0_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4706 'load' 'pad_img_0_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4707 [1/1] (2.18ns)   --->   "%tmp_532 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_0_0_load_95, i3 3, i24 %pad_img_0_1_load_95, i3 4, i24 %pad_img_0_2_load_95, i3 5, i24 %pad_img_0_3_load_95, i3 6, i24 %pad_img_0_4_load_95, i3 0, i24 %pad_img_0_5_load_95, i3 1, i24 %pad_img_0_6_load_95, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4707 'sparsemux' 'tmp_532' <Predicate = (trunc_ln36_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4708 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_95 = load i6 %pad_img_1_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4708 'load' 'pad_img_1_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4709 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_95 = load i6 %pad_img_1_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4709 'load' 'pad_img_1_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4710 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_95 = load i6 %pad_img_1_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4710 'load' 'pad_img_1_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4711 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_95 = load i6 %pad_img_1_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4711 'load' 'pad_img_1_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4712 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_95 = load i6 %pad_img_1_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4712 'load' 'pad_img_1_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4713 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_95 = load i6 %pad_img_1_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4713 'load' 'pad_img_1_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4714 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_95 = load i6 %pad_img_1_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4714 'load' 'pad_img_1_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4715 [1/1] (2.18ns)   --->   "%tmp_533 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_1_0_load_95, i3 3, i24 %pad_img_1_1_load_95, i3 4, i24 %pad_img_1_2_load_95, i3 5, i24 %pad_img_1_3_load_95, i3 6, i24 %pad_img_1_4_load_95, i3 0, i24 %pad_img_1_5_load_95, i3 1, i24 %pad_img_1_6_load_95, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4715 'sparsemux' 'tmp_533' <Predicate = (trunc_ln36_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4716 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_95 = load i6 %pad_img_2_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4716 'load' 'pad_img_2_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4717 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_95 = load i6 %pad_img_2_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4717 'load' 'pad_img_2_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4718 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_95 = load i6 %pad_img_2_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4718 'load' 'pad_img_2_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4719 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_95 = load i6 %pad_img_2_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4719 'load' 'pad_img_2_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4720 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_95 = load i6 %pad_img_2_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4720 'load' 'pad_img_2_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4721 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_95 = load i6 %pad_img_2_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4721 'load' 'pad_img_2_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4722 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_95 = load i6 %pad_img_2_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4722 'load' 'pad_img_2_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4723 [1/1] (2.18ns)   --->   "%tmp_534 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_2_0_load_95, i3 3, i24 %pad_img_2_1_load_95, i3 4, i24 %pad_img_2_2_load_95, i3 5, i24 %pad_img_2_3_load_95, i3 6, i24 %pad_img_2_4_load_95, i3 0, i24 %pad_img_2_5_load_95, i3 1, i24 %pad_img_2_6_load_95, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4723 'sparsemux' 'tmp_534' <Predicate = (trunc_ln36_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4724 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_95 = load i6 %pad_img_3_0_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4724 'load' 'pad_img_3_0_load_95' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4725 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_95 = load i6 %pad_img_3_1_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4725 'load' 'pad_img_3_1_load_95' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4726 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_95 = load i6 %pad_img_3_2_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4726 'load' 'pad_img_3_2_load_95' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4727 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_95 = load i6 %pad_img_3_3_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4727 'load' 'pad_img_3_3_load_95' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4728 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_95 = load i6 %pad_img_3_4_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4728 'load' 'pad_img_3_4_load_95' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4729 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_95 = load i6 %pad_img_3_5_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4729 'load' 'pad_img_3_5_load_95' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4730 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_95 = load i6 %pad_img_3_6_addr_95" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4730 'load' 'pad_img_3_6_load_95' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4731 [1/1] (2.18ns)   --->   "%tmp_535 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 2, i24 %pad_img_3_0_load_95, i3 3, i24 %pad_img_3_1_load_95, i3 4, i24 %pad_img_3_2_load_95, i3 5, i24 %pad_img_3_3_load_95, i3 6, i24 %pad_img_3_4_load_95, i3 0, i24 %pad_img_3_5_load_95, i3 1, i24 %pad_img_3_6_load_95, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4731 'sparsemux' 'tmp_535' <Predicate = (trunc_ln36_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4732 [1/1] (1.82ns)   --->   "%pixel_143 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_532, i2 1, i24 %tmp_533, i2 2, i24 %tmp_534, i2 3, i24 %tmp_535, i24 0, i2 %trunc_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4732 'sparsemux' 'pixel_143' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4733 [1/2] (3.25ns)   --->   "%pad_img_0_0_load_96 = load i6 %pad_img_0_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4733 'load' 'pad_img_0_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4734 [1/2] (3.25ns)   --->   "%pad_img_0_1_load_96 = load i6 %pad_img_0_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4734 'load' 'pad_img_0_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4735 [1/2] (3.25ns)   --->   "%pad_img_0_2_load_96 = load i6 %pad_img_0_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4735 'load' 'pad_img_0_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4736 [1/2] (3.25ns)   --->   "%pad_img_0_3_load_96 = load i6 %pad_img_0_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4736 'load' 'pad_img_0_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4737 [1/2] (3.25ns)   --->   "%pad_img_0_4_load_96 = load i6 %pad_img_0_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4737 'load' 'pad_img_0_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4738 [1/2] (3.25ns)   --->   "%pad_img_0_5_load_96 = load i6 %pad_img_0_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4738 'load' 'pad_img_0_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4739 [1/2] (3.25ns)   --->   "%pad_img_0_6_load_96 = load i6 %pad_img_0_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4739 'load' 'pad_img_0_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4740 [1/1] (2.18ns)   --->   "%tmp_536 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_0_0_load_96, i3 2, i24 %pad_img_0_1_load_96, i3 3, i24 %pad_img_0_2_load_96, i3 4, i24 %pad_img_0_3_load_96, i3 5, i24 %pad_img_0_4_load_96, i3 6, i24 %pad_img_0_5_load_96, i3 0, i24 %pad_img_0_6_load_96, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4740 'sparsemux' 'tmp_536' <Predicate = (trunc_ln36_6 == 0)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4741 [1/2] (3.25ns)   --->   "%pad_img_1_0_load_96 = load i6 %pad_img_1_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4741 'load' 'pad_img_1_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4742 [1/2] (3.25ns)   --->   "%pad_img_1_1_load_96 = load i6 %pad_img_1_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4742 'load' 'pad_img_1_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4743 [1/2] (3.25ns)   --->   "%pad_img_1_2_load_96 = load i6 %pad_img_1_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4743 'load' 'pad_img_1_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4744 [1/2] (3.25ns)   --->   "%pad_img_1_3_load_96 = load i6 %pad_img_1_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4744 'load' 'pad_img_1_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4745 [1/2] (3.25ns)   --->   "%pad_img_1_4_load_96 = load i6 %pad_img_1_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4745 'load' 'pad_img_1_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4746 [1/2] (3.25ns)   --->   "%pad_img_1_5_load_96 = load i6 %pad_img_1_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4746 'load' 'pad_img_1_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4747 [1/2] (3.25ns)   --->   "%pad_img_1_6_load_96 = load i6 %pad_img_1_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4747 'load' 'pad_img_1_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4748 [1/1] (2.18ns)   --->   "%tmp_537 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_1_0_load_96, i3 2, i24 %pad_img_1_1_load_96, i3 3, i24 %pad_img_1_2_load_96, i3 4, i24 %pad_img_1_3_load_96, i3 5, i24 %pad_img_1_4_load_96, i3 6, i24 %pad_img_1_5_load_96, i3 0, i24 %pad_img_1_6_load_96, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4748 'sparsemux' 'tmp_537' <Predicate = (trunc_ln36_6 == 1)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4749 [1/2] (3.25ns)   --->   "%pad_img_2_0_load_96 = load i6 %pad_img_2_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4749 'load' 'pad_img_2_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4750 [1/2] (3.25ns)   --->   "%pad_img_2_1_load_96 = load i6 %pad_img_2_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4750 'load' 'pad_img_2_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4751 [1/2] (3.25ns)   --->   "%pad_img_2_2_load_96 = load i6 %pad_img_2_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4751 'load' 'pad_img_2_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4752 [1/2] (3.25ns)   --->   "%pad_img_2_3_load_96 = load i6 %pad_img_2_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4752 'load' 'pad_img_2_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4753 [1/2] (3.25ns)   --->   "%pad_img_2_4_load_96 = load i6 %pad_img_2_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4753 'load' 'pad_img_2_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4754 [1/2] (3.25ns)   --->   "%pad_img_2_5_load_96 = load i6 %pad_img_2_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4754 'load' 'pad_img_2_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4755 [1/2] (3.25ns)   --->   "%pad_img_2_6_load_96 = load i6 %pad_img_2_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4755 'load' 'pad_img_2_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4756 [1/1] (2.18ns)   --->   "%tmp_538 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_2_0_load_96, i3 2, i24 %pad_img_2_1_load_96, i3 3, i24 %pad_img_2_2_load_96, i3 4, i24 %pad_img_2_3_load_96, i3 5, i24 %pad_img_2_4_load_96, i3 6, i24 %pad_img_2_5_load_96, i3 0, i24 %pad_img_2_6_load_96, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4756 'sparsemux' 'tmp_538' <Predicate = (trunc_ln36_6 == 2)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4757 [1/2] (3.25ns)   --->   "%pad_img_3_0_load_96 = load i6 %pad_img_3_0_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4757 'load' 'pad_img_3_0_load_96' <Predicate = (trunc_ln36 == 1 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4758 [1/2] (3.25ns)   --->   "%pad_img_3_1_load_96 = load i6 %pad_img_3_1_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4758 'load' 'pad_img_3_1_load_96' <Predicate = (trunc_ln36 == 2 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4759 [1/2] (3.25ns)   --->   "%pad_img_3_2_load_96 = load i6 %pad_img_3_2_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4759 'load' 'pad_img_3_2_load_96' <Predicate = (trunc_ln36 == 3 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4760 [1/2] (3.25ns)   --->   "%pad_img_3_3_load_96 = load i6 %pad_img_3_3_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4760 'load' 'pad_img_3_3_load_96' <Predicate = (trunc_ln36 == 4 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4761 [1/2] (3.25ns)   --->   "%pad_img_3_4_load_96 = load i6 %pad_img_3_4_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4761 'load' 'pad_img_3_4_load_96' <Predicate = (trunc_ln36 == 5 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4762 [1/2] (3.25ns)   --->   "%pad_img_3_5_load_96 = load i6 %pad_img_3_5_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4762 'load' 'pad_img_3_5_load_96' <Predicate = (trunc_ln36 == 6 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4763 [1/2] (3.25ns)   --->   "%pad_img_3_6_load_96 = load i6 %pad_img_3_6_addr_96" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4763 'load' 'pad_img_3_6_load_96' <Predicate = (trunc_ln36 == 0 & trunc_ln36_6 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_15 : Operation 4764 [1/1] (2.18ns)   --->   "%tmp_539 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i3, i3 1, i24 %pad_img_3_0_load_96, i3 2, i24 %pad_img_3_1_load_96, i3 3, i24 %pad_img_3_2_load_96, i3 4, i24 %pad_img_3_3_load_96, i3 5, i24 %pad_img_3_4_load_96, i3 6, i24 %pad_img_3_5_load_96, i3 0, i24 %pad_img_3_6_load_96, i24 0, i3 %trunc_ln36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4764 'sparsemux' 'tmp_539' <Predicate = (trunc_ln36_6 == 3)> <Delay = 2.18> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 4765 [1/1] (1.82ns)   --->   "%pixel_144 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_536, i2 1, i24 %tmp_537, i2 2, i24 %tmp_538, i2 3, i24 %tmp_539, i24 0, i2 %trunc_ln36_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 4765 'sparsemux' 'pixel_144' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.05>
ST_16 : Operation 4766 [2/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40 = mul i30 %sext_ln40_87, i30 22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4766 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln40_90 = sext i24 %pixel_98" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4767 'sext' 'sext_ln40_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 4768 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_48)   --->   "%mul_ln40_28 = mul i32 %sext_ln40_90, i32 147" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4768 'mul' 'mul_ln40_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 4769 [1/3] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40 = mul i30 %sext_ln40_87, i30 22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4769 'mul' 'mul_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4770 [1/1] (0.00ns)   --->   "%tmp_2205 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i20.i8, i20 %trunc_ln5, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4770 'bitconcatenate' 'tmp_2205' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4771 [1/1] (0.00ns)   --->   "%sext_ln40_88 = sext i28 %tmp_2205" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4771 'sext' 'sext_ln40_88' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4772 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i30 %sext_ln40_88, i30 %mul_ln40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4772 'add' 'add_ln40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4773 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_48)   --->   "%mul_ln40_28 = mul i32 %sext_ln40_90, i32 147" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4773 'mul' 'mul_ln40_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 4774 [1/1] (0.00ns)   --->   "%sext_ln40_91 = sext i24 %pixel_99" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4774 'sext' 'sext_ln40_91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 4775 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_49)   --->   "%mul_ln40_29 = mul i32 %sext_ln40_91, i32 71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4775 'mul' 'mul_ln40_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 4776 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i30 %sext_ln40_88, i30 %mul_ln40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4776 'add' 'add_ln40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4777 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i22 @_ssdm_op_PartSelect.i22.i30.i32.i32, i30 %add_ln40, i32 8, i32 29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4777 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4778 [1/1] (0.00ns)   --->   "%tmp_548 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i22.i8, i22 %tmp_547, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4778 'bitconcatenate' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln40_89 = sext i30 %tmp_548" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4779 'sext' 'sext_ln40_89' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4780 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_48)   --->   "%mul_ln40_28 = mul i32 %sext_ln40_90, i32 147" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4780 'mul' 'mul_ln40_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4781 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_48 = add i32 %mul_ln40_28, i32 %sext_ln40_89" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4781 'add' 'add_ln40_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4782 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_49)   --->   "%mul_ln40_29 = mul i32 %sext_ln40_91, i32 71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4782 'mul' 'mul_ln40_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln40_93 = sext i24 %pixel_101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4783 'sext' 'sext_ln40_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 4784 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_51)   --->   "%mul_ln40_30 = mul i32 %sext_ln40_93, i32 4294967208" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4784 'mul' 'mul_ln40_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 4785 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_48 = add i32 %mul_ln40_28, i32 %sext_ln40_89" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4785 'add' 'add_ln40_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4786 [1/1] (0.00ns)   --->   "%tmp_2206 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_48, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4786 'partselect' 'tmp_2206' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4787 [1/1] (0.00ns)   --->   "%and_ln40_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2206, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4787 'bitconcatenate' 'and_ln40_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4788 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_49)   --->   "%mul_ln40_29 = mul i32 %sext_ln40_91, i32 71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4788 'mul' 'mul_ln40_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4789 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_49 = add i32 %mul_ln40_29, i32 %and_ln40_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4789 'add' 'add_ln40_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4790 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_51)   --->   "%mul_ln40_30 = mul i32 %sext_ln40_93, i32 4294967208" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4790 'mul' 'mul_ln40_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln40_94 = sext i24 %pixel_102" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4791 'sext' 'sext_ln40_94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 4792 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_52)   --->   "%mul_ln40_31 = mul i32 %sext_ln40_94, i32 4294967145" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4792 'mul' 'mul_ln40_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 6.75>
ST_20 : Operation 4793 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_49 = add i32 %mul_ln40_29, i32 %and_ln40_s" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4793 'add' 'add_ln40_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 4794 [1/1] (0.00ns)   --->   "%tmp_2207 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_49, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4794 'partselect' 'tmp_2207' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 4795 [1/1] (0.00ns)   --->   "%and_ln40_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2207, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4795 'bitconcatenate' 'and_ln40_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 4796 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %pixel_100, i5 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4796 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln40_92 = sext i29 %shl_ln" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4797 'sext' 'sext_ln40_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 4798 [1/1] (2.55ns)   --->   "%add_ln40_50 = add i32 %and_ln40_47, i32 %sext_ln40_92" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4798 'add' 'add_ln40_50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 4799 [1/1] (0.00ns)   --->   "%tmp_2208 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_50, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4799 'partselect' 'tmp_2208' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 4800 [1/1] (0.00ns)   --->   "%and_ln40_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2208, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4800 'bitconcatenate' 'and_ln40_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 4801 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_51)   --->   "%mul_ln40_30 = mul i32 %sext_ln40_93, i32 4294967208" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4801 'mul' 'mul_ln40_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 4802 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_51 = add i32 %mul_ln40_30, i32 %and_ln40_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4802 'add' 'add_ln40_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 4803 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_52)   --->   "%mul_ln40_31 = mul i32 %sext_ln40_94, i32 4294967145" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4803 'mul' 'mul_ln40_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln40_95 = sext i24 %pixel_103" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4804 'sext' 'sext_ln40_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 4805 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_53)   --->   "%mul_ln40_32 = mul i32 %sext_ln40_95, i32 4294967179" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4805 'mul' 'mul_ln40_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 4806 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_51 = add i32 %mul_ln40_30, i32 %and_ln40_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4806 'add' 'add_ln40_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4807 [1/1] (0.00ns)   --->   "%tmp_2209 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_51, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4807 'partselect' 'tmp_2209' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 4808 [1/1] (0.00ns)   --->   "%and_ln40_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2209, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4808 'bitconcatenate' 'and_ln40_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 4809 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_52)   --->   "%mul_ln40_31 = mul i32 %sext_ln40_94, i32 4294967145" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4809 'mul' 'mul_ln40_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4810 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_52 = add i32 %mul_ln40_31, i32 %and_ln40_49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4810 'add' 'add_ln40_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4811 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_53)   --->   "%mul_ln40_32 = mul i32 %sext_ln40_95, i32 4294967179" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4811 'mul' 'mul_ln40_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln40_96 = sext i24 %pixel_104" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4812 'sext' 'sext_ln40_96' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 4813 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_54)   --->   "%mul_ln40_33 = mul i31 %sext_ln40_96, i31 2147483587" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4813 'mul' 'mul_ln40_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 4814 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_52 = add i32 %mul_ln40_31, i32 %and_ln40_49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4814 'add' 'add_ln40_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4815 [1/1] (0.00ns)   --->   "%tmp_2210 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_52, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4815 'partselect' 'tmp_2210' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 4816 [1/1] (0.00ns)   --->   "%and_ln40_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2210, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4816 'bitconcatenate' 'and_ln40_50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 4817 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_53)   --->   "%mul_ln40_32 = mul i32 %sext_ln40_95, i32 4294967179" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4817 'mul' 'mul_ln40_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4818 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_53 = add i32 %mul_ln40_32, i32 %and_ln40_50" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4818 'add' 'add_ln40_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4819 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_54)   --->   "%mul_ln40_33 = mul i31 %sext_ln40_96, i31 2147483587" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4819 'mul' 'mul_ln40_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln40_100 = sext i24 %pixel_106" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4820 'sext' 'sext_ln40_100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 4821 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_56)   --->   "%mul_ln40_34 = mul i32 %sext_ln40_100, i32 184" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4821 'mul' 'mul_ln40_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 4822 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_53 = add i32 %mul_ln40_32, i32 %and_ln40_50" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4822 'add' 'add_ln40_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4823 [1/1] (0.00ns)   --->   "%tmp_2212 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_53, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4823 'partselect' 'tmp_2212' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 4824 [1/1] (0.00ns)   --->   "%and_ln40_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2212, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4824 'bitconcatenate' 'and_ln40_51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 4825 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_54)   --->   "%mul_ln40_33 = mul i31 %sext_ln40_96, i31 2147483587" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4825 'mul' 'mul_ln40_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4826 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_54)   --->   "%sext_ln40_97 = sext i31 %mul_ln40_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4826 'sext' 'sext_ln40_97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 4827 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_54 = add i32 %and_ln40_51, i32 %sext_ln40_97" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4827 'add' 'add_ln40_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4828 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_56)   --->   "%mul_ln40_34 = mul i32 %sext_ln40_100, i32 184" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4828 'mul' 'mul_ln40_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln40_101 = sext i24 %pixel_107" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4829 'sext' 'sext_ln40_101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 4830 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_57)   --->   "%mul_ln40_35 = mul i32 %sext_ln40_101, i32 85" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4830 'mul' 'mul_ln40_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.02>
ST_24 : Operation 4831 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_54 = add i32 %and_ln40_51, i32 %sext_ln40_97" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4831 'add' 'add_ln40_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4832 [1/1] (0.00ns)   --->   "%tmp_2213 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_54, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4832 'partselect' 'tmp_2213' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4833 [1/1] (0.00ns)   --->   "%and_ln40_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2213, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4833 'bitconcatenate' 'and_ln40_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4834 [1/1] (0.00ns)   --->   "%shl_ln40_31 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_105, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4834 'bitconcatenate' 'shl_ln40_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4835 [1/1] (0.00ns)   --->   "%sext_ln40_98 = sext i26 %shl_ln40_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4835 'sext' 'sext_ln40_98' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4836 [1/1] (2.37ns)   --->   "%sub_ln40_18 = sub i27 0, i27 %sext_ln40_98" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4836 'sub' 'sub_ln40_18' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4837 [1/1] (0.00ns)   --->   "%sext_ln40_99 = sext i27 %sub_ln40_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4837 'sext' 'sext_ln40_99' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4838 [1/1] (2.55ns)   --->   "%add_ln40_55 = add i32 %and_ln40_52, i32 %sext_ln40_99" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4838 'add' 'add_ln40_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 4839 [1/1] (0.00ns)   --->   "%tmp_2214 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_55, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4839 'partselect' 'tmp_2214' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4840 [1/1] (0.00ns)   --->   "%and_ln40_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2214, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4840 'bitconcatenate' 'and_ln40_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4841 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_56)   --->   "%mul_ln40_34 = mul i32 %sext_ln40_100, i32 184" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4841 'mul' 'mul_ln40_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4842 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_56 = add i32 %mul_ln40_34, i32 %and_ln40_53" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4842 'add' 'add_ln40_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4843 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_57)   --->   "%mul_ln40_35 = mul i32 %sext_ln40_101, i32 85" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4843 'mul' 'mul_ln40_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 4844 [1/1] (0.00ns)   --->   "%sext_ln40_105 = sext i24 %pixel_109" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4844 'sext' 'sext_ln40_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 4845 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_59)   --->   "%mul_ln40_36 = mul i32 %sext_ln40_105, i32 4294967190" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4845 'mul' 'mul_ln40_36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.28>
ST_25 : Operation 4846 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_56 = add i32 %mul_ln40_34, i32 %and_ln40_53" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4846 'add' 'add_ln40_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4847 [1/1] (0.00ns)   --->   "%tmp_2215 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_56, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4847 'partselect' 'tmp_2215' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4848 [1/1] (0.00ns)   --->   "%and_ln40_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2215, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4848 'bitconcatenate' 'and_ln40_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4849 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_57)   --->   "%mul_ln40_35 = mul i32 %sext_ln40_101, i32 85" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4849 'mul' 'mul_ln40_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4850 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_57 = add i32 %mul_ln40_35, i32 %and_ln40_54" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4850 'add' 'add_ln40_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4851 [1/1] (0.00ns)   --->   "%shl_ln40_32 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %pixel_108, i4 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4851 'bitconcatenate' 'shl_ln40_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln40_102 = sext i28 %shl_ln40_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4852 'sext' 'sext_ln40_102' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_19 = sub i29 0, i29 %sext_ln40_102" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4853 'sub' 'sub_ln40_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4854 [1/1] (0.00ns)   --->   "%shl_ln40_33 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel_108, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4854 'bitconcatenate' 'shl_ln40_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln40_103 = sext i25 %shl_ln40_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4855 'sext' 'sext_ln40_103' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4856 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%sub_ln40_20 = sub i29 %sub_ln40_19, i29 %sext_ln40_103" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4856 'sub' 'sub_ln40_20' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4857 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_59)   --->   "%mul_ln40_36 = mul i32 %sext_ln40_105, i32 4294967190" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4857 'mul' 'mul_ln40_36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln40_106 = sext i24 %pixel_110" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4858 'sext' 'sext_ln40_106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4859 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_60)   --->   "%mul_ln40_37 = mul i31 %sext_ln40_106, i31 2147483598" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4859 'mul' 'mul_ln40_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 6.75>
ST_26 : Operation 4860 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_57 = add i32 %mul_ln40_35, i32 %and_ln40_54" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4860 'add' 'add_ln40_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4861 [1/1] (0.00ns)   --->   "%tmp_2216 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_57, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4861 'partselect' 'tmp_2216' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4862 [1/1] (0.00ns)   --->   "%and_ln40_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2216, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4862 'bitconcatenate' 'and_ln40_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln40_104 = sext i29 %sub_ln40_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4863 'sext' 'sext_ln40_104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4864 [1/1] (2.55ns)   --->   "%add_ln40_58 = add i32 %and_ln40_55, i32 %sext_ln40_104" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4864 'add' 'add_ln40_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4865 [1/1] (0.00ns)   --->   "%tmp_2217 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_58, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4865 'partselect' 'tmp_2217' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4866 [1/1] (0.00ns)   --->   "%and_ln40_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2217, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4866 'bitconcatenate' 'and_ln40_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4867 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_59)   --->   "%mul_ln40_36 = mul i32 %sext_ln40_105, i32 4294967190" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4867 'mul' 'mul_ln40_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4868 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_59 = add i32 %mul_ln40_36, i32 %and_ln40_56" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4868 'add' 'add_ln40_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4869 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_60)   --->   "%mul_ln40_37 = mul i31 %sext_ln40_106, i31 2147483598" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4869 'mul' 'mul_ln40_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4870 [1/1] (0.00ns)   --->   "%sext_ln40_108 = sext i24 %pixel_111" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4870 'sext' 'sext_ln40_108' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4871 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_61)   --->   "%mul_ln40_38 = mul i32 %sext_ln40_108, i32 4294967157" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4871 'mul' 'mul_ln40_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 4872 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_59 = add i32 %mul_ln40_36, i32 %and_ln40_56" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4872 'add' 'add_ln40_59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4873 [1/1] (0.00ns)   --->   "%tmp_2218 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_59, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4873 'partselect' 'tmp_2218' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4874 [1/1] (0.00ns)   --->   "%and_ln40_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2218, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4874 'bitconcatenate' 'and_ln40_57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4875 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_60)   --->   "%mul_ln40_37 = mul i31 %sext_ln40_106, i31 2147483598" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4875 'mul' 'mul_ln40_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4876 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_60)   --->   "%sext_ln40_107 = sext i31 %mul_ln40_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4876 'sext' 'sext_ln40_107' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4877 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_60 = add i32 %and_ln40_57, i32 %sext_ln40_107" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4877 'add' 'add_ln40_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4878 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_61)   --->   "%mul_ln40_38 = mul i32 %sext_ln40_108, i32 4294967157" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4878 'mul' 'mul_ln40_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln40_112 = sext i24 %pixel_113" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4879 'sext' 'sext_ln40_112' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4880 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_63)   --->   "%mul_ln40_39 = mul i31 %sext_ln40_112, i31 54" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4880 'mul' 'mul_ln40_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 4881 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_60 = add i32 %and_ln40_57, i32 %sext_ln40_107" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4881 'add' 'add_ln40_60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4882 [1/1] (0.00ns)   --->   "%tmp_2220 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_60, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4882 'partselect' 'tmp_2220' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4883 [1/1] (0.00ns)   --->   "%and_ln40_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2220, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4883 'bitconcatenate' 'and_ln40_58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4884 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_61)   --->   "%mul_ln40_38 = mul i32 %sext_ln40_108, i32 4294967157" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4884 'mul' 'mul_ln40_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4885 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_61 = add i32 %mul_ln40_38, i32 %and_ln40_58" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4885 'add' 'add_ln40_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4886 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_63)   --->   "%mul_ln40_39 = mul i31 %sext_ln40_112, i31 54" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4886 'mul' 'mul_ln40_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln40_114 = sext i24 %pixel_114" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4887 'sext' 'sext_ln40_114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4888 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_64)   --->   "%mul_ln40_40 = mul i32 %sext_ln40_114, i32 71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4888 'mul' 'mul_ln40_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.08>
ST_29 : Operation 4889 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_61 = add i32 %mul_ln40_38, i32 %and_ln40_58" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4889 'add' 'add_ln40_61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4890 [1/1] (0.00ns)   --->   "%tmp_2221 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_61, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4890 'partselect' 'tmp_2221' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4891 [1/1] (0.00ns)   --->   "%and_ln40_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2221, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4891 'bitconcatenate' 'and_ln40_59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4892 [1/1] (0.00ns)   --->   "%shl_ln40_34 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %pixel_112, i4 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4892 'bitconcatenate' 'shl_ln40_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln40_109 = sext i28 %shl_ln40_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4893 'sext' 'sext_ln40_109' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4894 [1/1] (0.00ns)   --->   "%shl_ln40_35 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel_112, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4894 'bitconcatenate' 'shl_ln40_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4895 [1/1] (0.00ns)   --->   "%sext_ln40_110 = sext i25 %shl_ln40_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4895 'sext' 'sext_ln40_110' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4896 [1/1] (2.43ns)   --->   "%add_ln40_95 = add i29 %sext_ln40_109, i29 %sext_ln40_110" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4896 'add' 'add_ln40_95' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4897 [1/1] (0.00ns)   --->   "%sext_ln40_111 = sext i29 %add_ln40_95" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4897 'sext' 'sext_ln40_111' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4898 [1/1] (2.55ns)   --->   "%add_ln40_62 = add i32 %and_ln40_59, i32 %sext_ln40_111" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4898 'add' 'add_ln40_62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4899 [1/1] (0.00ns)   --->   "%tmp_2222 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_62, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4899 'partselect' 'tmp_2222' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4900 [1/1] (0.00ns)   --->   "%and_ln40_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2222, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4900 'bitconcatenate' 'and_ln40_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4901 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_63)   --->   "%mul_ln40_39 = mul i31 %sext_ln40_112, i31 54" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4901 'mul' 'mul_ln40_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4902 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_63)   --->   "%sext_ln40_113 = sext i31 %mul_ln40_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4902 'sext' 'sext_ln40_113' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4903 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_63 = add i32 %and_ln40_60, i32 %sext_ln40_113" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4903 'add' 'add_ln40_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4904 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_64)   --->   "%mul_ln40_40 = mul i32 %sext_ln40_114, i32 71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4904 'mul' 'mul_ln40_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4905 [1/1] (0.00ns)   --->   "%sext_ln40_115 = sext i24 %pixel_115" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4905 'sext' 'sext_ln40_115' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4906 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_65)   --->   "%mul_ln40_41 = mul i32 %sext_ln40_115, i32 88" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4906 'mul' 'mul_ln40_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 4907 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_63 = add i32 %and_ln40_60, i32 %sext_ln40_113" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4907 'add' 'add_ln40_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4908 [1/1] (0.00ns)   --->   "%tmp_2223 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_63, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4908 'partselect' 'tmp_2223' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4909 [1/1] (0.00ns)   --->   "%and_ln40_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2223, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4909 'bitconcatenate' 'and_ln40_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4910 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_64)   --->   "%mul_ln40_40 = mul i32 %sext_ln40_114, i32 71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4910 'mul' 'mul_ln40_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4911 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_64 = add i32 %mul_ln40_40, i32 %and_ln40_61" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4911 'add' 'add_ln40_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4912 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_65)   --->   "%mul_ln40_41 = mul i32 %sext_ln40_115, i32 88" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4912 'mul' 'mul_ln40_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln40_116 = sext i24 %pixel_116" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4913 'sext' 'sext_ln40_116' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4914 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_66)   --->   "%mul_ln40_42 = mul i32 %sext_ln40_116, i32 82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4914 'mul' 'mul_ln40_42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 4915 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_64 = add i32 %mul_ln40_40, i32 %and_ln40_61" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4915 'add' 'add_ln40_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 4916 [1/1] (0.00ns)   --->   "%tmp_2224 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_64, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4916 'partselect' 'tmp_2224' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 4917 [1/1] (0.00ns)   --->   "%and_ln40_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2224, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4917 'bitconcatenate' 'and_ln40_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 4918 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_65)   --->   "%mul_ln40_41 = mul i32 %sext_ln40_115, i32 88" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4918 'mul' 'mul_ln40_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 4919 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_65 = add i32 %mul_ln40_41, i32 %and_ln40_62" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4919 'add' 'add_ln40_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 4920 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_66)   --->   "%mul_ln40_42 = mul i32 %sext_ln40_116, i32 82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4920 'mul' 'mul_ln40_42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 4921 [1/1] (0.00ns)   --->   "%sext_ln40_117 = sext i24 %pixel_117" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4921 'sext' 'sext_ln40_117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 4922 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_67)   --->   "%mul_ln40_43 = mul i31 %sext_ln40_117, i31 2147483599" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4922 'mul' 'mul_ln40_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 4923 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_65 = add i32 %mul_ln40_41, i32 %and_ln40_62" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4923 'add' 'add_ln40_65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 4924 [1/1] (0.00ns)   --->   "%tmp_2225 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_65, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4924 'partselect' 'tmp_2225' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 4925 [1/1] (0.00ns)   --->   "%and_ln40_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2225, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4925 'bitconcatenate' 'and_ln40_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 4926 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_66)   --->   "%mul_ln40_42 = mul i32 %sext_ln40_116, i32 82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4926 'mul' 'mul_ln40_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 4927 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_66 = add i32 %mul_ln40_42, i32 %and_ln40_63" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4927 'add' 'add_ln40_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 4928 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_67)   --->   "%mul_ln40_43 = mul i31 %sext_ln40_117, i31 2147483599" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4928 'mul' 'mul_ln40_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 4929 [1/1] (0.00ns)   --->   "%sext_ln40_119 = sext i24 %pixel_118" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4929 'sext' 'sext_ln40_119' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 4930 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_68)   --->   "%mul_ln40_44 = mul i32 %sext_ln40_119, i32 4294967114" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4930 'mul' 'mul_ln40_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 4931 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_66 = add i32 %mul_ln40_42, i32 %and_ln40_63" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4931 'add' 'add_ln40_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 4932 [1/1] (0.00ns)   --->   "%tmp_2226 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_66, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4932 'partselect' 'tmp_2226' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 4933 [1/1] (0.00ns)   --->   "%and_ln40_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2226, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4933 'bitconcatenate' 'and_ln40_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 4934 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_67)   --->   "%mul_ln40_43 = mul i31 %sext_ln40_117, i31 2147483599" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4934 'mul' 'mul_ln40_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 4935 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_67)   --->   "%sext_ln40_118 = sext i31 %mul_ln40_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4935 'sext' 'sext_ln40_118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 4936 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_67 = add i32 %and_ln40_64, i32 %sext_ln40_118" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4936 'add' 'add_ln40_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 4937 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_68)   --->   "%mul_ln40_44 = mul i32 %sext_ln40_119, i32 4294967114" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4937 'mul' 'mul_ln40_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 4938 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_67 = add i32 %and_ln40_64, i32 %sext_ln40_118" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4938 'add' 'add_ln40_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 4939 [1/1] (0.00ns)   --->   "%tmp_2228 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_67, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4939 'partselect' 'tmp_2228' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 4940 [1/1] (0.00ns)   --->   "%and_ln40_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2228, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4940 'bitconcatenate' 'and_ln40_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 4941 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_68)   --->   "%mul_ln40_44 = mul i32 %sext_ln40_119, i32 4294967114" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4941 'mul' 'mul_ln40_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 4942 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_68 = add i32 %mul_ln40_44, i32 %and_ln40_65" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4942 'add' 'add_ln40_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 4943 [1/1] (0.00ns)   --->   "%sext_ln40_125 = sext i24 %pixel_121" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4943 'sext' 'sext_ln40_125' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 4944 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_71)   --->   "%mul_ln40_45 = mul i32 %sext_ln40_125, i32 101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4944 'mul' 'mul_ln40_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 6.47>
ST_35 : Operation 4945 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_68 = add i32 %mul_ln40_44, i32 %and_ln40_65" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4945 'add' 'add_ln40_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 4946 [1/1] (0.00ns)   --->   "%tmp_2229 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_68, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4946 'partselect' 'tmp_2229' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4947 [1/1] (0.00ns)   --->   "%and_ln40_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2229, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4947 'bitconcatenate' 'and_ln40_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4948 [1/1] (0.00ns)   --->   "%shl_ln40_36 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i24.i7, i24 %pixel_119, i7 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4948 'bitconcatenate' 'shl_ln40_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln40_120 = sext i31 %shl_ln40_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4949 'sext' 'sext_ln40_120' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4950 [1/1] (0.00ns)   --->   "%shl_ln40_37 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %pixel_119, i5 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4950 'bitconcatenate' 'shl_ln40_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4951 [1/1] (0.00ns)   --->   "%sext_ln40_121 = sext i29 %shl_ln40_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4951 'sext' 'sext_ln40_121' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_21 = sub i32 %sext_ln40_121, i32 %sext_ln40_120" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4952 'sub' 'sub_ln40_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 4953 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40_69 = add i32 %sub_ln40_21, i32 %and_ln40_66" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4953 'add' 'add_ln40_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 4954 [1/1] (0.00ns)   --->   "%tmp_2230 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_69, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4954 'partselect' 'tmp_2230' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4955 [1/1] (0.00ns)   --->   "%sext_ln40_122 = sext i24 %pixel_120" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4955 'sext' 'sext_ln40_122' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4956 [1/1] (0.00ns)   --->   "%shl_ln40_38 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_120, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4956 'bitconcatenate' 'shl_ln40_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln40_123 = sext i30 %shl_ln40_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4957 'sext' 'sext_ln40_123' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_22 = sub i31 0, i31 %sext_ln40_123" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4958 'sub' 'sub_ln40_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 4959 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%sub_ln40_23 = sub i31 %sub_ln40_22, i31 %sext_ln40_122" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4959 'sub' 'sub_ln40_23' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 4960 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_71)   --->   "%mul_ln40_45 = mul i32 %sext_ln40_125, i32 101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4960 'mul' 'mul_ln40_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 4961 [1/1] (0.00ns)   --->   "%sext_ln40_126 = sext i24 %pixel_122" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4961 'sext' 'sext_ln40_126' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 4962 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_72)   --->   "%mul_ln40_46 = mul i32 %sext_ln40_126, i32 143" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4962 'mul' 'mul_ln40_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 4.65>
ST_36 : Operation 4963 [1/1] (0.00ns)   --->   "%and_ln40_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2230, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4963 'bitconcatenate' 'and_ln40_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 4964 [1/1] (0.00ns)   --->   "%sext_ln40_124 = sext i31 %sub_ln40_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4964 'sext' 'sext_ln40_124' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 4965 [1/1] (2.55ns)   --->   "%add_ln40_70 = add i32 %and_ln40_67, i32 %sext_ln40_124" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4965 'add' 'add_ln40_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 4966 [1/1] (0.00ns)   --->   "%tmp_2231 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_70, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4966 'partselect' 'tmp_2231' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 4967 [1/1] (0.00ns)   --->   "%and_ln40_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2231, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4967 'bitconcatenate' 'and_ln40_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 4968 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_71)   --->   "%mul_ln40_45 = mul i32 %sext_ln40_125, i32 101" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4968 'mul' 'mul_ln40_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 4969 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_71 = add i32 %mul_ln40_45, i32 %and_ln40_68" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4969 'add' 'add_ln40_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 4970 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_72)   --->   "%mul_ln40_46 = mul i32 %sext_ln40_126, i32 143" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4970 'mul' 'mul_ln40_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 4971 [1/1] (0.00ns)   --->   "%sext_ln40_128 = sext i24 %pixel_124" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4971 'sext' 'sext_ln40_128' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 4972 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_74)   --->   "%mul_ln40_47 = mul i32 %sext_ln40_128, i32 4294967189" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4972 'mul' 'mul_ln40_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 4973 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_71 = add i32 %mul_ln40_45, i32 %and_ln40_68" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4973 'add' 'add_ln40_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 4974 [1/1] (0.00ns)   --->   "%tmp_2232 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_71, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4974 'partselect' 'tmp_2232' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4975 [1/1] (0.00ns)   --->   "%and_ln40_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2232, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4975 'bitconcatenate' 'and_ln40_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4976 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_72)   --->   "%mul_ln40_46 = mul i32 %sext_ln40_126, i32 143" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4976 'mul' 'mul_ln40_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 4977 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_72 = add i32 %mul_ln40_46, i32 %and_ln40_69" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4977 'add' 'add_ln40_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 4978 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_74)   --->   "%mul_ln40_47 = mul i32 %sext_ln40_128, i32 4294967189" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4978 'mul' 'mul_ln40_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln40_129 = sext i24 %pixel_125" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4979 'sext' 'sext_ln40_129' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 4980 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_75)   --->   "%mul_ln40_48 = mul i32 %sext_ln40_129, i32 4294967198" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4980 'mul' 'mul_ln40_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 6.75>
ST_38 : Operation 4981 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_72 = add i32 %mul_ln40_46, i32 %and_ln40_69" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4981 'add' 'add_ln40_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 4982 [1/1] (0.00ns)   --->   "%tmp_2233 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_72, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4982 'partselect' 'tmp_2233' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4983 [1/1] (0.00ns)   --->   "%and_ln40_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2233, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4983 'bitconcatenate' 'and_ln40_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4984 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_123, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4984 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4985 [1/1] (0.00ns)   --->   "%sext_ln40_127 = sext i30 %shl_ln40_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4985 'sext' 'sext_ln40_127' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4986 [1/1] (2.55ns)   --->   "%add_ln40_73 = add i32 %and_ln40_70, i32 %sext_ln40_127" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4986 'add' 'add_ln40_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 4987 [1/1] (0.00ns)   --->   "%tmp_2234 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_73, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4987 'partselect' 'tmp_2234' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4988 [1/1] (0.00ns)   --->   "%and_ln40_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2234, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4988 'bitconcatenate' 'and_ln40_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4989 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_74)   --->   "%mul_ln40_47 = mul i32 %sext_ln40_128, i32 4294967189" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4989 'mul' 'mul_ln40_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 4990 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_74 = add i32 %mul_ln40_47, i32 %and_ln40_71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4990 'add' 'add_ln40_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 4991 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_75)   --->   "%mul_ln40_48 = mul i32 %sext_ln40_129, i32 4294967198" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4991 'mul' 'mul_ln40_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln40_133 = sext i24 %pixel_127" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4992 'sext' 'sext_ln40_133' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 4993 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_77)   --->   "%mul_ln40_49 = mul i30 %sext_ln40_133, i30 1073741803" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4993 'mul' 'mul_ln40_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 4.20>
ST_39 : Operation 4994 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_74 = add i32 %mul_ln40_47, i32 %and_ln40_71" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4994 'add' 'add_ln40_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 4995 [1/1] (0.00ns)   --->   "%tmp_2236 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_74, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4995 'partselect' 'tmp_2236' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4996 [1/1] (0.00ns)   --->   "%and_ln40_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2236, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4996 'bitconcatenate' 'and_ln40_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 4997 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_75)   --->   "%mul_ln40_48 = mul i32 %sext_ln40_129, i32 4294967198" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4997 'mul' 'mul_ln40_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 4998 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_75 = add i32 %mul_ln40_48, i32 %and_ln40_72" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4998 'add' 'add_ln40_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 4999 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_77)   --->   "%mul_ln40_49 = mul i30 %sext_ln40_133, i30 1073741803" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 4999 'mul' 'mul_ln40_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.11>
ST_40 : Operation 5000 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_75 = add i32 %mul_ln40_48, i32 %and_ln40_72" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5000 'add' 'add_ln40_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 5001 [1/1] (0.00ns)   --->   "%tmp_2237 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_75, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5001 'partselect' 'tmp_2237' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5002 [1/1] (0.00ns)   --->   "%and_ln40_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2237, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5002 'bitconcatenate' 'and_ln40_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5003 [1/1] (0.00ns)   --->   "%shl_ln40_39 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i24.i5, i24 %pixel_126, i5 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5003 'bitconcatenate' 'shl_ln40_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5004 [1/1] (0.00ns)   --->   "%sext_ln40_130 = sext i29 %shl_ln40_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5004 'sext' 'sext_ln40_130' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5005 [1/1] (0.00ns)   --->   "%shl_ln40_40 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %pixel_126, i1 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5005 'bitconcatenate' 'shl_ln40_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln40_131 = sext i25 %shl_ln40_40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5006 'sext' 'sext_ln40_131' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5007 [1/1] (2.46ns)   --->   "%add_ln40_96 = add i30 %sext_ln40_130, i30 %sext_ln40_131" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5007 'add' 'add_ln40_96' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln40_132 = sext i30 %add_ln40_96" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5008 'sext' 'sext_ln40_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5009 [1/1] (2.55ns)   --->   "%add_ln40_76 = add i32 %and_ln40_73, i32 %sext_ln40_132" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5009 'add' 'add_ln40_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 5010 [1/1] (0.00ns)   --->   "%tmp_2238 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_76, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5010 'partselect' 'tmp_2238' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5011 [1/1] (0.00ns)   --->   "%and_ln40_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2238, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5011 'bitconcatenate' 'and_ln40_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5012 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_77)   --->   "%mul_ln40_49 = mul i30 %sext_ln40_133, i30 1073741803" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5012 'mul' 'mul_ln40_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 5013 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_77)   --->   "%sext_ln40_134 = sext i30 %mul_ln40_49" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5013 'sext' 'sext_ln40_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5014 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_77 = add i32 %and_ln40_74, i32 %sext_ln40_134" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5014 'add' 'add_ln40_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 5015 [1/1] (0.00ns)   --->   "%sext_ln40_140 = sext i24 %pixel_130" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5015 'sext' 'sext_ln40_140' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 5016 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_80)   --->   "%mul_ln40_50 = mul i30 %sext_ln40_140, i30 1073741801" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5016 'mul' 'mul_ln40_50' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 5.04>
ST_41 : Operation 5017 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_77 = add i32 %and_ln40_74, i32 %sext_ln40_134" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5017 'add' 'add_ln40_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 5018 [1/1] (0.00ns)   --->   "%tmp_2239 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_77, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5018 'partselect' 'tmp_2239' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5019 [1/1] (0.00ns)   --->   "%and_ln40_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2239, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5019 'bitconcatenate' 'and_ln40_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5020 [1/1] (0.00ns)   --->   "%shl_ln40_41 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %pixel_128, i6 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5020 'bitconcatenate' 'shl_ln40_41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5021 [1/1] (0.00ns)   --->   "%sext_ln40_135 = sext i30 %shl_ln40_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5021 'sext' 'sext_ln40_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5022 [1/1] (0.00ns)   --->   "%shl_ln40_42 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %pixel_128, i2 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5022 'bitconcatenate' 'shl_ln40_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5023 [1/1] (0.00ns)   --->   "%sext_ln40_136 = sext i26 %shl_ln40_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5023 'sext' 'sext_ln40_136' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5024 [1/1] (2.49ns)   --->   "%add_ln40_97 = add i31 %sext_ln40_135, i31 %sext_ln40_136" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5024 'add' 'add_ln40_97' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5025 [1/1] (0.00ns)   --->   "%sext_ln40_137 = sext i31 %add_ln40_97" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5025 'sext' 'sext_ln40_137' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5026 [1/1] (2.55ns)   --->   "%add_ln40_78 = add i32 %and_ln40_75, i32 %sext_ln40_137" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5026 'add' 'add_ln40_78' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 5027 [1/1] (0.00ns)   --->   "%tmp_2240 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_78, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5027 'partselect' 'tmp_2240' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5028 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_80)   --->   "%mul_ln40_50 = mul i30 %sext_ln40_140, i30 1073741801" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5028 'mul' 'mul_ln40_50' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 5029 [1/1] (0.00ns)   --->   "%sext_ln40_142 = sext i24 %pixel_131" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5029 'sext' 'sext_ln40_142' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 5030 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_81)   --->   "%mul_ln40_51 = mul i32 %sext_ln40_142, i32 4294967144" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5030 'mul' 'mul_ln40_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 6.47>
ST_42 : Operation 5031 [1/1] (0.00ns)   --->   "%and_ln40_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2240, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5031 'bitconcatenate' 'and_ln40_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5032 [1/1] (0.00ns)   --->   "%shl_ln40_43 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i24.i7, i24 %pixel_129, i7 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5032 'bitconcatenate' 'shl_ln40_43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5033 [1/1] (0.00ns)   --->   "%sext_ln40_138 = sext i31 %shl_ln40_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5033 'sext' 'sext_ln40_138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5034 [1/1] (0.00ns)   --->   "%shl_ln40_44 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_129, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5034 'bitconcatenate' 'shl_ln40_44' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln40_139 = sext i27 %shl_ln40_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5035 'sext' 'sext_ln40_139' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln40_24 = sub i32 %sext_ln40_138, i32 %sext_ln40_139" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5036 'sub' 'sub_ln40_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 5037 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40_79 = add i32 %sub_ln40_24, i32 %and_ln40_76" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5037 'add' 'add_ln40_79' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 5038 [1/1] (0.00ns)   --->   "%tmp_2241 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_79, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5038 'partselect' 'tmp_2241' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5039 [1/1] (0.00ns)   --->   "%and_ln40_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2241, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5039 'bitconcatenate' 'and_ln40_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5040 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_80)   --->   "%mul_ln40_50 = mul i30 %sext_ln40_140, i30 1073741801" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5040 'mul' 'mul_ln40_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 5041 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_80)   --->   "%sext_ln40_141 = sext i30 %mul_ln40_50" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5041 'sext' 'sext_ln40_141' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5042 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_80 = add i32 %and_ln40_77, i32 %sext_ln40_141" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5042 'add' 'add_ln40_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 5043 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_81)   --->   "%mul_ln40_51 = mul i32 %sext_ln40_142, i32 4294967144" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5043 'mul' 'mul_ln40_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 5044 [1/1] (0.00ns)   --->   "%sext_ln40_143 = sext i24 %pixel_132" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5044 'sext' 'sext_ln40_143' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 5045 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_82)   --->   "%mul_ln40_52 = mul i32 %sext_ln40_143, i32 4294967147" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5045 'mul' 'mul_ln40_52' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 5046 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_80 = add i32 %and_ln40_77, i32 %sext_ln40_141" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5046 'add' 'add_ln40_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 5047 [1/1] (0.00ns)   --->   "%tmp_2242 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_80, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5047 'partselect' 'tmp_2242' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5048 [1/1] (0.00ns)   --->   "%and_ln40_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2242, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5048 'bitconcatenate' 'and_ln40_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5049 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_81)   --->   "%mul_ln40_51 = mul i32 %sext_ln40_142, i32 4294967144" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5049 'mul' 'mul_ln40_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 5050 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_81 = add i32 %mul_ln40_51, i32 %and_ln40_78" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5050 'add' 'add_ln40_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 5051 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_82)   --->   "%mul_ln40_52 = mul i32 %sext_ln40_143, i32 4294967147" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5051 'mul' 'mul_ln40_52' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln40_146 = sext i24 %pixel_134" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5052 'sext' 'sext_ln40_146' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 5053 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_84)   --->   "%mul_ln40_53 = mul i32 %sext_ln40_146, i32 139" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5053 'mul' 'mul_ln40_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 5054 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_81 = add i32 %mul_ln40_51, i32 %and_ln40_78" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5054 'add' 'add_ln40_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 5055 [1/1] (0.00ns)   --->   "%tmp_2243 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_81, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5055 'partselect' 'tmp_2243' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5056 [1/1] (0.00ns)   --->   "%and_ln40_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2243, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5056 'bitconcatenate' 'and_ln40_79' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5057 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_82)   --->   "%mul_ln40_52 = mul i32 %sext_ln40_143, i32 4294967147" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5057 'mul' 'mul_ln40_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 5058 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_82 = add i32 %mul_ln40_52, i32 %and_ln40_79" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5058 'add' 'add_ln40_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 5059 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_84)   --->   "%mul_ln40_53 = mul i32 %sext_ln40_146, i32 139" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5059 'mul' 'mul_ln40_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 5060 [1/1] (0.00ns)   --->   "%sext_ln40_147 = sext i24 %pixel_135" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5060 'sext' 'sext_ln40_147' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 5061 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_85)   --->   "%mul_ln40_54 = mul i32 %sext_ln40_147, i32 191" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5061 'mul' 'mul_ln40_54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 7.05>
ST_45 : Operation 5062 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_82 = add i32 %mul_ln40_52, i32 %and_ln40_79" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5062 'add' 'add_ln40_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 5063 [1/1] (0.00ns)   --->   "%tmp_2244 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_82, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5063 'partselect' 'tmp_2244' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5064 [1/1] (0.00ns)   --->   "%and_ln40_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2244, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5064 'bitconcatenate' 'and_ln40_80' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5065 [1/1] (0.00ns)   --->   "%shl_ln40_45 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %pixel_133, i3 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5065 'bitconcatenate' 'shl_ln40_45' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln40_144 = sext i27 %shl_ln40_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5066 'sext' 'sext_ln40_144' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5067 [1/1] (2.40ns)   --->   "%sub_ln40_25 = sub i28 0, i28 %sext_ln40_144" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5067 'sub' 'sub_ln40_25' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5068 [1/1] (0.00ns)   --->   "%sext_ln40_145 = sext i28 %sub_ln40_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5068 'sext' 'sext_ln40_145' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5069 [1/1] (2.55ns)   --->   "%add_ln40_83 = add i32 %and_ln40_80, i32 %sext_ln40_145" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5069 'add' 'add_ln40_83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 5070 [1/1] (0.00ns)   --->   "%tmp_2245 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_83, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5070 'partselect' 'tmp_2245' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5071 [1/1] (0.00ns)   --->   "%and_ln40_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2245, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5071 'bitconcatenate' 'and_ln40_81' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5072 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_84)   --->   "%mul_ln40_53 = mul i32 %sext_ln40_146, i32 139" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5072 'mul' 'mul_ln40_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 5073 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_84 = add i32 %mul_ln40_53, i32 %and_ln40_81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5073 'add' 'add_ln40_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 5074 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_85)   --->   "%mul_ln40_54 = mul i32 %sext_ln40_147, i32 191" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5074 'mul' 'mul_ln40_54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 5075 [1/1] (0.00ns)   --->   "%sext_ln40_150 = sext i24 %pixel_137" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5075 'sext' 'sext_ln40_150' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 5076 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_87)   --->   "%mul_ln40_55 = mul i32 %sext_ln40_150, i32 4294967140" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5076 'mul' 'mul_ln40_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 4.20>
ST_46 : Operation 5077 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_84 = add i32 %mul_ln40_53, i32 %and_ln40_81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5077 'add' 'add_ln40_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 5078 [1/1] (0.00ns)   --->   "%tmp_2246 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_84, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5078 'partselect' 'tmp_2246' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5079 [1/1] (0.00ns)   --->   "%and_ln40_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2246, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5079 'bitconcatenate' 'and_ln40_82' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5080 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_85)   --->   "%mul_ln40_54 = mul i32 %sext_ln40_147, i32 191" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5080 'mul' 'mul_ln40_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 5081 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_85 = add i32 %mul_ln40_54, i32 %and_ln40_82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5081 'add' 'add_ln40_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 5082 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_87)   --->   "%mul_ln40_55 = mul i32 %sext_ln40_150, i32 4294967140" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5082 'mul' 'mul_ln40_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 5083 [1/1] (0.00ns)   --->   "%sext_ln40_151 = sext i24 %pixel_138" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5083 'sext' 'sext_ln40_151' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 5084 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_88)   --->   "%mul_ln40_56 = mul i32 %sext_ln40_151, i32 4294967155" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5084 'mul' 'mul_ln40_56' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 6.96>
ST_47 : Operation 5085 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_85 = add i32 %mul_ln40_54, i32 %and_ln40_82" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5085 'add' 'add_ln40_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 5086 [1/1] (0.00ns)   --->   "%tmp_2247 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_85, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5086 'partselect' 'tmp_2247' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5087 [1/1] (0.00ns)   --->   "%and_ln40_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2247, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5087 'bitconcatenate' 'and_ln40_83' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5088 [1/1] (0.00ns)   --->   "%sext_ln40_148 = sext i24 %pixel_136" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5088 'sext' 'sext_ln40_148' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5089 [1/1] (2.31ns)   --->   "%sub_ln40 = sub i25 0, i25 %sext_ln40_148" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5089 'sub' 'sub_ln40' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5090 [1/1] (0.00ns)   --->   "%sext_ln40_149 = sext i25 %sub_ln40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5090 'sext' 'sext_ln40_149' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5091 [1/1] (2.55ns)   --->   "%add_ln40_86 = add i32 %and_ln40_83, i32 %sext_ln40_149" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5091 'add' 'add_ln40_86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 5092 [1/1] (0.00ns)   --->   "%tmp_2248 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_86, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5092 'partselect' 'tmp_2248' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5093 [1/1] (0.00ns)   --->   "%and_ln40_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2248, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5093 'bitconcatenate' 'and_ln40_84' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5094 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_87)   --->   "%mul_ln40_55 = mul i32 %sext_ln40_150, i32 4294967140" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5094 'mul' 'mul_ln40_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 5095 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_87 = add i32 %mul_ln40_55, i32 %and_ln40_84" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5095 'add' 'add_ln40_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 5096 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_88)   --->   "%mul_ln40_56 = mul i32 %sext_ln40_151, i32 4294967155" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5096 'mul' 'mul_ln40_56' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 5097 [1/1] (0.00ns)   --->   "%sext_ln40_152 = sext i24 %pixel_139" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5097 'sext' 'sext_ln40_152' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 5098 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_89)   --->   "%mul_ln40_57 = mul i31 %sext_ln40_152, i31 38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5098 'mul' 'mul_ln40_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 4.20>
ST_48 : Operation 5099 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_87 = add i32 %mul_ln40_55, i32 %and_ln40_84" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5099 'add' 'add_ln40_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 5100 [1/1] (0.00ns)   --->   "%tmp_2249 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_87, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5100 'partselect' 'tmp_2249' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5101 [1/1] (0.00ns)   --->   "%and_ln40_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2249, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5101 'bitconcatenate' 'and_ln40_85' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5102 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_88)   --->   "%mul_ln40_56 = mul i32 %sext_ln40_151, i32 4294967155" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5102 'mul' 'mul_ln40_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 5103 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_88 = add i32 %mul_ln40_56, i32 %and_ln40_85" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5103 'add' 'add_ln40_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 5104 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_89)   --->   "%mul_ln40_57 = mul i31 %sext_ln40_152, i31 38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5104 'mul' 'mul_ln40_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 5105 [1/1] (0.00ns)   --->   "%sext_ln40_154 = sext i24 %pixel_140" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5105 'sext' 'sext_ln40_154' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 5106 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_90)   --->   "%mul_ln40_58 = mul i32 %sext_ln40_154, i32 81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5106 'mul' 'mul_ln40_58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 4.20>
ST_49 : Operation 5107 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_88 = add i32 %mul_ln40_56, i32 %and_ln40_85" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5107 'add' 'add_ln40_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 5108 [1/1] (0.00ns)   --->   "%tmp_2250 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_88, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5108 'partselect' 'tmp_2250' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5109 [1/1] (0.00ns)   --->   "%and_ln40_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2250, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5109 'bitconcatenate' 'and_ln40_86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5110 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_89)   --->   "%mul_ln40_57 = mul i31 %sext_ln40_152, i31 38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5110 'mul' 'mul_ln40_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 5111 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_89)   --->   "%sext_ln40_153 = sext i31 %mul_ln40_57" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5111 'sext' 'sext_ln40_153' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5112 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_89 = add i32 %and_ln40_86, i32 %sext_ln40_153" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5112 'add' 'add_ln40_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 5113 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_90)   --->   "%mul_ln40_58 = mul i32 %sext_ln40_154, i32 81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5113 'mul' 'mul_ln40_58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 5114 [1/1] (0.00ns)   --->   "%sext_ln40_155 = sext i24 %pixel_141" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5114 'sext' 'sext_ln40_155' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 5115 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_91)   --->   "%mul_ln40_59 = mul i32 %sext_ln40_155, i32 102" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5115 'mul' 'mul_ln40_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 4.20>
ST_50 : Operation 5116 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_89 = add i32 %and_ln40_86, i32 %sext_ln40_153" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5116 'add' 'add_ln40_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 5117 [1/1] (0.00ns)   --->   "%tmp_2251 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_89, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5117 'partselect' 'tmp_2251' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5118 [1/1] (0.00ns)   --->   "%and_ln40_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2251, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5118 'bitconcatenate' 'and_ln40_87' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5119 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_90)   --->   "%mul_ln40_58 = mul i32 %sext_ln40_154, i32 81" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5119 'mul' 'mul_ln40_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 5120 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_90 = add i32 %mul_ln40_58, i32 %and_ln40_87" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5120 'add' 'add_ln40_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 5121 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_91)   --->   "%mul_ln40_59 = mul i32 %sext_ln40_155, i32 102" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5121 'mul' 'mul_ln40_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 5122 [1/1] (0.00ns)   --->   "%sext_ln40_156 = sext i24 %pixel_142" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5122 'sext' 'sext_ln40_156' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 5123 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_92)   --->   "%mul_ln40_60 = mul i32 %sext_ln40_156, i32 104" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5123 'mul' 'mul_ln40_60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 4.20>
ST_51 : Operation 5124 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_90 = add i32 %mul_ln40_58, i32 %and_ln40_87" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5124 'add' 'add_ln40_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 5125 [1/1] (0.00ns)   --->   "%tmp_2252 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_90, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5125 'partselect' 'tmp_2252' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5126 [1/1] (0.00ns)   --->   "%and_ln40_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2252, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5126 'bitconcatenate' 'and_ln40_88' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5127 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_91)   --->   "%mul_ln40_59 = mul i32 %sext_ln40_155, i32 102" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5127 'mul' 'mul_ln40_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 5128 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_91 = add i32 %mul_ln40_59, i32 %and_ln40_88" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5128 'add' 'add_ln40_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 5129 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_92)   --->   "%mul_ln40_60 = mul i32 %sext_ln40_156, i32 104" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5129 'mul' 'mul_ln40_60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln40_157 = sext i24 %pixel_143" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5130 'sext' 'sext_ln40_157' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 5131 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_93)   --->   "%mul_ln40_61 = mul i32 %sext_ln40_157, i32 4294967223" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5131 'mul' 'mul_ln40_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 4.20>
ST_52 : Operation 5132 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_91 = add i32 %mul_ln40_59, i32 %and_ln40_88" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5132 'add' 'add_ln40_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 5133 [1/1] (0.00ns)   --->   "%tmp_2253 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_91, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5133 'partselect' 'tmp_2253' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5134 [1/1] (0.00ns)   --->   "%and_ln40_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2253, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5134 'bitconcatenate' 'and_ln40_89' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5135 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_92)   --->   "%mul_ln40_60 = mul i32 %sext_ln40_156, i32 104" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5135 'mul' 'mul_ln40_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 5136 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_92 = add i32 %mul_ln40_60, i32 %and_ln40_89" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5136 'add' 'add_ln40_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 5137 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_93)   --->   "%mul_ln40_61 = mul i32 %sext_ln40_157, i32 4294967223" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5137 'mul' 'mul_ln40_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 5138 [1/1] (0.00ns)   --->   "%sext_ln40_158 = sext i24 %pixel_144" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5138 'sext' 'sext_ln40_158' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 5139 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_94)   --->   "%mul_ln40_62 = mul i32 %sext_ln40_158, i32 4294967090" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5139 'mul' 'mul_ln40_62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 4.20>
ST_53 : Operation 5140 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_92 = add i32 %mul_ln40_60, i32 %and_ln40_89" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5140 'add' 'add_ln40_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 5141 [1/1] (0.00ns)   --->   "%tmp_2254 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_92, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5141 'partselect' 'tmp_2254' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 5142 [1/1] (0.00ns)   --->   "%and_ln40_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2254, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5142 'bitconcatenate' 'and_ln40_90' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 5143 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_93)   --->   "%mul_ln40_61 = mul i32 %sext_ln40_157, i32 4294967223" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5143 'mul' 'mul_ln40_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 5144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_93 = add i32 %mul_ln40_61, i32 %and_ln40_90" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5144 'add' 'add_ln40_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 5145 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_94)   --->   "%mul_ln40_62 = mul i32 %sext_ln40_158, i32 4294967090" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5145 'mul' 'mul_ln40_62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 4.20>
ST_54 : Operation 5146 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_93 = add i32 %mul_ln40_61, i32 %and_ln40_90" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5146 'add' 'add_ln40_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 5147 [1/1] (0.00ns)   --->   "%tmp_2255 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_93, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5147 'partselect' 'tmp_2255' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 5148 [1/1] (0.00ns)   --->   "%and_ln40_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2255, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5148 'bitconcatenate' 'and_ln40_91' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 5149 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_94)   --->   "%mul_ln40_62 = mul i32 %sext_ln40_158, i32 4294967090" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5149 'mul' 'mul_ln40_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 5150 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_94 = add i32 %mul_ln40_62, i32 %and_ln40_91" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5150 'add' 'add_ln40_94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 4.41>
ST_55 : Operation 5151 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_94 = add i32 %mul_ln40_62, i32 %and_ln40_91" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5151 'add' 'add_ln40_94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 5152 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_94, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 5152 'partselect' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 5153 [1/1] (2.31ns)   --->   "%x = add i24 %trunc_ln40_1, i24 16777203" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5153 'add' 'x' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 5154 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %x, i32 23" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5154 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 5155 [1/1] (2.31ns)   --->   "%sub_ln7 = sub i24 13, i24 %trunc_ln40_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5155 'sub' 'sub_ln7' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.02>
ST_56 : Operation 5156 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_554, i24 %sub_ln7, i24 %x" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5156 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 5157 [1/1] (0.00ns)   --->   "%tmp_540 = partselect i24 @llvm.part.select.i24, i24 %select_ln7, i32 23, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5157 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 5158 [1/1] (0.00ns)   --->   "%tmp_541 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp_540" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5158 'bitconcatenate' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 5159 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i25 %tmp_541" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5159 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 5160 [1/1] (0.00ns)   --->   "%tmp_542 = cttz i32 @llvm.cttz.i32, i32 %sext_ln7, i1 1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5160 'cttz' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 5161 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %tmp_542" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5161 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 5162 [1/1] (2.55ns)   --->   "%sub_ln7_3 = sub i32 24, i32 %tmp_542" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5162 'sub' 'sub_ln7_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 5163 [1/1] (0.00ns)   --->   "%trunc_ln7_6 = trunc i32 %sub_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5163 'trunc' 'trunc_ln7_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 5164 [1/1] (1.78ns)   --->   "%sub_ln7_6 = sub i5 14, i5 %trunc_ln7_6" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5164 'sub' 'sub_ln7_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 5165 [1/1] (2.55ns)   --->   "%add_ln7 = add i32 %sub_ln7_3, i32 4294967243" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5165 'add' 'add_ln7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5166 [1/1] (0.00ns)   --->   "%tmp_555 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln7, i32 1, i32 31" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5166 'partselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5167 [1/1] (2.52ns)   --->   "%icmp_ln7_10 = icmp_sgt  i31 %tmp_555, i31 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5167 'icmp' 'icmp_ln7_10' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5168 [1/1] (0.00ns)   --->   "%zext_ln7_8 = zext i5 %sub_ln7_6" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5168 'zext' 'zext_ln7_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5169 [1/1] (2.66ns)   --->   "%lshr_ln7_3 = lshr i24 16777215, i24 %zext_ln7_8" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5169 'lshr' 'lshr_ln7_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln7_9)   --->   "%and_ln7_5 = and i24 %select_ln7, i24 %lshr_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5170 'and' 'and_ln7_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5171 [1/1] (2.31ns) (out node of the LUT)   --->   "%icmp_ln7_9 = icmp_ne  i24 %and_ln7_5, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5171 'icmp' 'icmp_ln7_9' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7 = and i1 %icmp_ln7_10, i1 %icmp_ln7_9" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5172 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5173 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln7, i32 31" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5173 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%xor_ln7 = xor i1 %tmp_556, i1 1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5174 'xor' 'xor_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5175 [1/1] (0.00ns)   --->   "%trunc_ln7_7 = trunc i32 %add_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5175 'trunc' 'trunc_ln7_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5176 [1/1] (0.00ns)   --->   "%bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln7, i24 %trunc_ln7_7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5176 'bitselect' 'bit_select30_i_i_i' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7_3 = and i1 %bit_select30_i_i_i, i1 %xor_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5177 'and' 'and_ln7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%or_ln7_2 = or i1 %and_ln7_3, i1 %and_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5178 'or' 'or_ln7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5179 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5179 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.97>
ST_57 : Operation 5180 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i24 %select_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5180 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5181 [1/1] (2.55ns)   --->   "%icmp_ln7_11 = icmp_sgt  i32 %add_ln7, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5181 'icmp' 'icmp_ln7_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5182 [1/1] (2.55ns)   --->   "%add_ln7_5 = add i32 %sub_ln7_3, i32 4294967242" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5182 'add' 'add_ln7_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5183 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i32 %add_ln7_5" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5183 'zext' 'zext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5184 [1/1] (4.42ns)   --->   "%lshr_ln7 = lshr i64 %zext_ln7, i64 %zext_ln7_4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5184 'lshr' 'lshr_ln7' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5185 [1/1] (2.55ns)   --->   "%sub_ln7_4 = sub i32 54, i32 %sub_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5185 'sub' 'sub_ln7_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 5186 [1/1] (0.00ns)   --->   "%zext_ln7_5 = zext i32 %sub_ln7_4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5186 'zext' 'zext_ln7_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 5187 [1/1] (4.42ns)   --->   "%shl_ln7 = shl i64 %zext_ln7, i64 %zext_ln7_5" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5187 'shl' 'shl_ln7' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.73>
ST_58 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_6)   --->   "%select_ln7_5 = select i1 %icmp_ln7_11, i64 %lshr_ln7, i64 %shl_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5188 'select' 'select_ln7_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_6)   --->   "%zext_ln7_6 = zext i2 %or_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5189 'zext' 'zext_ln7_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 5190 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln7_6 = add i64 %select_ln7_5, i64 %zext_ln7_6" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5190 'add' 'add_ln7_6' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 5191 [1/1] (0.00ns)   --->   "%lshr_ln7_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln7_6, i32 1, i32 63" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5191 'partselect' 'lshr_ln7_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 5192 [1/1] (0.00ns)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln7_6, i32 54" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5192 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 5193 [1/1] (0.00ns)   --->   "%trunc_ln7_5 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln7_6, i32 1, i32 52" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5193 'partselect' 'trunc_ln7_5' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 5194 [1/1] (3.21ns)   --->   "%icmp_ln7_13 = icmp_eq  i52 %trunc_ln7_5, i52 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5194 'icmp' 'icmp_ln7_13' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.08>
ST_59 : Operation 5195 [1/1] (2.31ns)   --->   "%icmp_ln7 = icmp_eq  i24 %x, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5195 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5196 [1/1] (0.00ns)   --->   "%zext_ln7_7 = zext i63 %lshr_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5196 'zext' 'zext_ln7_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5197 [1/1] (0.69ns)   --->   "%select_ln7_6 = select i1 %tmp_557, i11 1023, i11 1022" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5197 'select' 'select_ln7_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 5198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln7_5 = sub i11 16, i11 %trunc_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5198 'sub' 'sub_ln7_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5199 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln7_7 = add i11 %sub_ln7_5, i11 %select_ln7_6" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5199 'add' 'add_ln7_7' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5200 [1/1] (0.00ns)   --->   "%tmp_544 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_554, i11 %add_ln7_7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5200 'bitconcatenate' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5201 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln7_7, i12 %tmp_544, i32 52, i32 63" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5201 'partset' 'LD' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5202 [1/1] (1.63ns)   --->   "%icmp_ln7_12 = icmp_ne  i11 %add_ln7_7, i11 2047" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5202 'icmp' 'icmp_ln7_12' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.46>
ST_60 : Operation 5203 [1/1] (0.00ns)   --->   "%bitcast_ln756 = bitcast i64 %LD" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5203 'bitcast' 'bitcast_ln756' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_60 : Operation 5204 [2/2] (5.46ns)   --->   "%tmp_545 = fcmp_ogt  i64 %bitcast_ln756, i64 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5204 'dcmp' 'tmp_545' <Predicate = (!icmp_ln7)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_7)   --->   "%or_ln7_3 = or i1 %icmp_ln7_13, i1 %icmp_ln7_12" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5205 'or' 'or_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5206 [1/2] (5.46ns)   --->   "%tmp_545 = fcmp_ogt  i64 %bitcast_ln756, i64 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5206 'dcmp' 'tmp_545' <Predicate = (!icmp_ln7)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5207 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_7)   --->   "%and_ln7_4 = and i1 %or_ln7_3, i1 %tmp_545" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5207 'and' 'and_ln7_4' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_7)   --->   "%select_ln7_4 = select i1 %and_ln7_4, i24 %x, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5208 'select' 'select_ln7_4' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 5209 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln7_7 = select i1 %icmp_ln7, i24 0, i24 %select_ln7_4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 5209 'select' 'select_ln7_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 5215 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [CNN_Optimal/src/conv.cpp:49]   --->   Operation 5215 'ret' 'ret_ln49' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 3.56>
ST_62 : Operation 5210 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str"   --->   Operation 5210 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 5211 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5212 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 5212 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5213 [1/1] (3.56ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_0, i24 %select_ln7_7" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 5213 'write' 'write_ln44' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_62 : Operation 5214 [1/1] (0.00ns)   --->   "%br_ln28 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 5214 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.039ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten11' [40]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten11_load', CNN_Optimal/src/conv.cpp:22) on local variable 'indvar_flatten11' [56]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', CNN_Optimal/src/conv.cpp:22) [61]  (1.870 ns)
	'select' operation 7 bit ('select_ln22_14', CNN_Optimal/src/conv.cpp:22) [3617]  (0.993 ns)
	'store' operation 0 bit ('store_ln22', CNN_Optimal/src/conv.cpp:22) of variable 'select_ln22_14', CNN_Optimal/src/conv.cpp:22 on local variable 'indvar_flatten11' [3620]  (1.588 ns)

 <State 2>: 6.303ns
The critical path consists of the following:
	'load' operation 4 bit ('indvar_flatten_load', CNN_Optimal/src/conv.cpp:26) on local variable 'indvar_flatten' [54]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', CNN_Optimal/src/conv.cpp:26) [65]  (1.735 ns)
	'and' operation 1 bit ('and_ln20_2', CNN_Optimal/src/conv.cpp:20) [66]  (0.978 ns)
	'or' operation 1 bit ('or_ln22', CNN_Optimal/src/conv.cpp:22) [69]  (0.978 ns)
	'select' operation 4 bit ('select_ln26_4', CNN_Optimal/src/conv.cpp:26) [3615]  (1.024 ns)
	'store' operation 0 bit ('store_ln26', CNN_Optimal/src/conv.cpp:26) of variable 'select_ln26_4', CNN_Optimal/src/conv.cpp:26 on local variable 'indvar_flatten' [3622]  (1.588 ns)

 <State 3>: 6.689ns
The critical path consists of the following:
	'load' operation 2 bit ('pc_load', CNN_Optimal/src/conv.cpp:26) on local variable 'pc', CNN_Optimal/src/conv.cpp:28 [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', CNN_Optimal/src/conv.cpp:28) [64]  (1.565 ns)
	'and' operation 1 bit ('and_ln22', CNN_Optimal/src/conv.cpp:22) [74]  (0.978 ns)
	'or' operation 1 bit ('or_ln26', CNN_Optimal/src/conv.cpp:26) [77]  (0.000 ns)
	'or' operation 1 bit ('or_ln26_3', CNN_Optimal/src/conv.cpp:26) [78]  (0.000 ns)
	'select' operation 2 bit ('select_ln26', CNN_Optimal/src/conv.cpp:26) [79]  (0.993 ns)
	'add' operation 2 bit ('add_ln28', CNN_Optimal/src/conv.cpp:28) [3613]  (1.565 ns)
	'store' operation 0 bit ('store_ln28', CNN_Optimal/src/conv.cpp:28) of variable 'add_ln28', CNN_Optimal/src/conv.cpp:28 on local variable 'pc', CNN_Optimal/src/conv.cpp:28 [3624]  (1.588 ns)

 <State 4>: 5.950ns
The critical path consists of the following:
	'add' operation 6 bit ('empty_63', CNN_Optimal/src/conv.cpp:28) [2587]  (1.780 ns)
	'mul' operation 13 bit ('mul_ln36_6', CNN_Optimal/src/conv.cpp:36) [2802]  (4.170 ns)

 <State 5>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln36_6', CNN_Optimal/src/conv.cpp:36) [2588]  (4.042 ns)

 <State 6>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln36_6', CNN_Optimal/src/conv.cpp:36) [2588]  (4.042 ns)

 <State 7>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln36_6', CNN_Optimal/src/conv.cpp:36) [2588]  (4.042 ns)

 <State 8>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln36_6', CNN_Optimal/src/conv.cpp:36) [2588]  (4.042 ns)

 <State 9>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln36_6', CNN_Optimal/src/conv.cpp:36) [2588]  (4.042 ns)

 <State 10>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln36_6', CNN_Optimal/src/conv.cpp:36) [2588]  (4.042 ns)

 <State 11>: 4.042ns
The critical path consists of the following:
	'urem' operation 6 bit ('urem_ln36_6', CNN_Optimal/src/conv.cpp:36) [2588]  (4.042 ns)

 <State 12>: 5.520ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln36_5', CNN_Optimal/src/conv.cpp:36) [93]  (1.780 ns)
	'mul' operation 11 bit ('mul_ln39', CNN_Optimal/src/conv.cpp:39) [178]  (3.740 ns)

 <State 13>: 5.079ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln39_56', CNN_Optimal/src/conv.cpp:39) [105]  (1.825 ns)
	'getelementptr' operation 6 bit ('pad_img_0_0_addr', CNN_Optimal/src/conv.cpp:39) [107]  (0.000 ns)
	'load' operation 24 bit ('pad_img_0_0_load', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [138]  (3.254 ns)

 <State 14>: 7.265ns
The critical path consists of the following:
	'load' operation 24 bit ('pad_img_0_0_load', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [138]  (3.254 ns)
	'sparsemux' operation 24 bit ('tmp', CNN_Optimal/src/conv.cpp:39) [145]  (2.184 ns)
	'sparsemux' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) [170]  (1.827 ns)

 <State 15>: 7.265ns
The critical path consists of the following:
	'load' operation 24 bit ('pad_img_0_0_load_83', CNN_Optimal/src/conv.cpp:39) on array 'pad_img_0_0' [2804]  (3.254 ns)
	'sparsemux' operation 24 bit ('tmp_484', CNN_Optimal/src/conv.cpp:39) [2811]  (2.184 ns)
	'sparsemux' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) [2836]  (1.827 ns)

 <State 16>: 1.050ns
The critical path consists of the following:
	'mul' operation 30 bit of DSP[248] ('mul_ln40', CNN_Optimal/src/conv.cpp:40) [245]  (1.050 ns)

 <State 17>: 2.100ns
The critical path consists of the following:
	'mul' operation 30 bit of DSP[248] ('mul_ln40', CNN_Optimal/src/conv.cpp:40) [245]  (0.000 ns)
	'add' operation 30 bit of DSP[248] ('add_ln40', CNN_Optimal/src/conv.cpp:40) [248]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation 30 bit of DSP[248] ('add_ln40', CNN_Optimal/src/conv.cpp:40) [248]  (2.100 ns)
	'add' operation 32 bit of DSP[321] ('add_ln40_48', CNN_Optimal/src/conv.cpp:40) [321]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[321] ('add_ln40_48', CNN_Optimal/src/conv.cpp:40) [321]  (2.100 ns)
	'add' operation 32 bit of DSP[393] ('add_ln40_49', CNN_Optimal/src/conv.cpp:40) [393]  (2.100 ns)

 <State 20>: 6.752ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[393] ('add_ln40_49', CNN_Optimal/src/conv.cpp:40) [393]  (2.100 ns)
	'add' operation 32 bit ('add_ln40_50', CNN_Optimal/src/conv.cpp:40) [465]  (2.552 ns)
	'add' operation 32 bit of DSP[537] ('add_ln40_51', CNN_Optimal/src/conv.cpp:40) [537]  (2.100 ns)

 <State 21>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[537] ('add_ln40_51', CNN_Optimal/src/conv.cpp:40) [537]  (2.100 ns)
	'add' operation 32 bit of DSP[609] ('add_ln40_52', CNN_Optimal/src/conv.cpp:40) [609]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[609] ('add_ln40_52', CNN_Optimal/src/conv.cpp:40) [609]  (2.100 ns)
	'add' operation 32 bit of DSP[866] ('add_ln40_53', CNN_Optimal/src/conv.cpp:40) [866]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[866] ('add_ln40_53', CNN_Optimal/src/conv.cpp:40) [866]  (2.100 ns)
	'add' operation 32 bit of DSP[905] ('add_ln40_54', CNN_Optimal/src/conv.cpp:40) [905]  (2.100 ns)

 <State 24>: 7.026ns
The critical path consists of the following:
	'sub' operation 27 bit ('sub_ln40_18', CNN_Optimal/src/conv.cpp:40) [943]  (2.374 ns)
	'add' operation 32 bit ('add_ln40_55', CNN_Optimal/src/conv.cpp:40) [945]  (2.552 ns)
	'add' operation 32 bit of DSP[983] ('add_ln40_56', CNN_Optimal/src/conv.cpp:40) [983]  (2.100 ns)

 <State 25>: 4.283ns
The critical path consists of the following:
	'sub' operation 29 bit ('sub_ln40_19', CNN_Optimal/src/conv.cpp:40) [1059]  (0.000 ns)
	'sub' operation 29 bit ('sub_ln40_20', CNN_Optimal/src/conv.cpp:40) [1062]  (4.283 ns)

 <State 26>: 6.752ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1021] ('add_ln40_57', CNN_Optimal/src/conv.cpp:40) [1021]  (2.100 ns)
	'add' operation 32 bit ('add_ln40_58', CNN_Optimal/src/conv.cpp:40) [1064]  (2.552 ns)
	'add' operation 32 bit of DSP[1102] ('add_ln40_59', CNN_Optimal/src/conv.cpp:40) [1102]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1102] ('add_ln40_59', CNN_Optimal/src/conv.cpp:40) [1102]  (2.100 ns)
	'add' operation 32 bit of DSP[1360] ('add_ln40_60', CNN_Optimal/src/conv.cpp:40) [1360]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1360] ('add_ln40_60', CNN_Optimal/src/conv.cpp:40) [1360]  (2.100 ns)
	'add' operation 32 bit of DSP[1398] ('add_ln40_61', CNN_Optimal/src/conv.cpp:40) [1398]  (2.100 ns)

 <State 29>: 7.085ns
The critical path consists of the following:
	'add' operation 29 bit ('add_ln40_95', CNN_Optimal/src/conv.cpp:40) [1438]  (2.433 ns)
	'add' operation 32 bit ('add_ln40_62', CNN_Optimal/src/conv.cpp:40) [1440]  (2.552 ns)
	'add' operation 32 bit of DSP[1479] ('add_ln40_63', CNN_Optimal/src/conv.cpp:40) [1479]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1479] ('add_ln40_63', CNN_Optimal/src/conv.cpp:40) [1479]  (2.100 ns)
	'add' operation 32 bit of DSP[1517] ('add_ln40_64', CNN_Optimal/src/conv.cpp:40) [1517]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1517] ('add_ln40_64', CNN_Optimal/src/conv.cpp:40) [1517]  (2.100 ns)
	'add' operation 32 bit of DSP[1555] ('add_ln40_65', CNN_Optimal/src/conv.cpp:40) [1555]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1555] ('add_ln40_65', CNN_Optimal/src/conv.cpp:40) [1555]  (2.100 ns)
	'add' operation 32 bit of DSP[1593] ('add_ln40_66', CNN_Optimal/src/conv.cpp:40) [1593]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1593] ('add_ln40_66', CNN_Optimal/src/conv.cpp:40) [1593]  (2.100 ns)
	'add' operation 32 bit of DSP[1851] ('add_ln40_67', CNN_Optimal/src/conv.cpp:40) [1851]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1851] ('add_ln40_67', CNN_Optimal/src/conv.cpp:40) [1851]  (2.100 ns)
	'add' operation 32 bit of DSP[1889] ('add_ln40_68', CNN_Optimal/src/conv.cpp:40) [1889]  (2.100 ns)

 <State 35>: 6.471ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[1889] ('add_ln40_68', CNN_Optimal/src/conv.cpp:40) [1889]  (2.100 ns)
	'add' operation 32 bit ('add_ln40_69', CNN_Optimal/src/conv.cpp:40) [1930]  (4.371 ns)

 <State 36>: 4.652ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln40_70', CNN_Optimal/src/conv.cpp:40) [1972]  (2.552 ns)
	'add' operation 32 bit of DSP[2010] ('add_ln40_71', CNN_Optimal/src/conv.cpp:40) [2010]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[2010] ('add_ln40_71', CNN_Optimal/src/conv.cpp:40) [2010]  (2.100 ns)
	'add' operation 32 bit of DSP[2048] ('add_ln40_72', CNN_Optimal/src/conv.cpp:40) [2048]  (2.100 ns)

 <State 38>: 6.752ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[2048] ('add_ln40_72', CNN_Optimal/src/conv.cpp:40) [2048]  (2.100 ns)
	'add' operation 32 bit ('add_ln40_73', CNN_Optimal/src/conv.cpp:40) [2086]  (2.552 ns)
	'add' operation 32 bit of DSP[2343] ('add_ln40_74', CNN_Optimal/src/conv.cpp:40) [2343]  (2.100 ns)

 <State 39>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[2343] ('add_ln40_74', CNN_Optimal/src/conv.cpp:40) [2343]  (2.100 ns)
	'add' operation 32 bit of DSP[2381] ('add_ln40_75', CNN_Optimal/src/conv.cpp:40) [2381]  (2.100 ns)

 <State 40>: 7.115ns
The critical path consists of the following:
	'add' operation 30 bit ('add_ln40_96', CNN_Optimal/src/conv.cpp:40) [2421]  (2.463 ns)
	'add' operation 32 bit ('add_ln40_76', CNN_Optimal/src/conv.cpp:40) [2423]  (2.552 ns)
	'add' operation 32 bit of DSP[2462] ('add_ln40_77', CNN_Optimal/src/conv.cpp:40) [2462]  (2.100 ns)

 <State 41>: 5.045ns
The critical path consists of the following:
	'add' operation 31 bit ('add_ln40_97', CNN_Optimal/src/conv.cpp:40) [2502]  (2.493 ns)
	'add' operation 32 bit ('add_ln40_78', CNN_Optimal/src/conv.cpp:40) [2504]  (2.552 ns)

 <State 42>: 6.471ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln40_79', CNN_Optimal/src/conv.cpp:40) [2545]  (4.371 ns)
	'add' operation 32 bit of DSP[2584] ('add_ln40_80', CNN_Optimal/src/conv.cpp:40) [2584]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[2584] ('add_ln40_80', CNN_Optimal/src/conv.cpp:40) [2584]  (2.100 ns)
	'add' operation 32 bit of DSP[2839] ('add_ln40_81', CNN_Optimal/src/conv.cpp:40) [2839]  (2.100 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[2839] ('add_ln40_81', CNN_Optimal/src/conv.cpp:40) [2839]  (2.100 ns)
	'add' operation 32 bit of DSP[2877] ('add_ln40_82', CNN_Optimal/src/conv.cpp:40) [2877]  (2.100 ns)

 <State 45>: 7.056ns
The critical path consists of the following:
	'sub' operation 28 bit ('sub_ln40_25', CNN_Optimal/src/conv.cpp:40) [2915]  (2.404 ns)
	'add' operation 32 bit ('add_ln40_83', CNN_Optimal/src/conv.cpp:40) [2917]  (2.552 ns)
	'add' operation 32 bit of DSP[2955] ('add_ln40_84', CNN_Optimal/src/conv.cpp:40) [2955]  (2.100 ns)

 <State 46>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[2955] ('add_ln40_84', CNN_Optimal/src/conv.cpp:40) [2955]  (2.100 ns)
	'add' operation 32 bit of DSP[2993] ('add_ln40_85', CNN_Optimal/src/conv.cpp:40) [2993]  (2.100 ns)

 <State 47>: 6.966ns
The critical path consists of the following:
	'sub' operation 25 bit ('sub_ln40', CNN_Optimal/src/conv.cpp:40) [3030]  (2.314 ns)
	'add' operation 32 bit ('add_ln40_86', CNN_Optimal/src/conv.cpp:40) [3032]  (2.552 ns)
	'add' operation 32 bit of DSP[3070] ('add_ln40_87', CNN_Optimal/src/conv.cpp:40) [3070]  (2.100 ns)

 <State 48>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3070] ('add_ln40_87', CNN_Optimal/src/conv.cpp:40) [3070]  (2.100 ns)
	'add' operation 32 bit of DSP[3325] ('add_ln40_88', CNN_Optimal/src/conv.cpp:40) [3325]  (2.100 ns)

 <State 49>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3325] ('add_ln40_88', CNN_Optimal/src/conv.cpp:40) [3325]  (2.100 ns)
	'add' operation 32 bit of DSP[3364] ('add_ln40_89', CNN_Optimal/src/conv.cpp:40) [3364]  (2.100 ns)

 <State 50>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3364] ('add_ln40_89', CNN_Optimal/src/conv.cpp:40) [3364]  (2.100 ns)
	'add' operation 32 bit of DSP[3402] ('add_ln40_90', CNN_Optimal/src/conv.cpp:40) [3402]  (2.100 ns)

 <State 51>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3402] ('add_ln40_90', CNN_Optimal/src/conv.cpp:40) [3402]  (2.100 ns)
	'add' operation 32 bit of DSP[3440] ('add_ln40_91', CNN_Optimal/src/conv.cpp:40) [3440]  (2.100 ns)

 <State 52>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3440] ('add_ln40_91', CNN_Optimal/src/conv.cpp:40) [3440]  (2.100 ns)
	'add' operation 32 bit of DSP[3478] ('add_ln40_92', CNN_Optimal/src/conv.cpp:40) [3478]  (2.100 ns)

 <State 53>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3478] ('add_ln40_92', CNN_Optimal/src/conv.cpp:40) [3478]  (2.100 ns)
	'add' operation 32 bit of DSP[3516] ('add_ln40_93', CNN_Optimal/src/conv.cpp:40) [3516]  (2.100 ns)

 <State 54>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3516] ('add_ln40_93', CNN_Optimal/src/conv.cpp:40) [3516]  (2.100 ns)
	'add' operation 32 bit of DSP[3554] ('add_ln40_94', CNN_Optimal/src/conv.cpp:40) [3554]  (2.100 ns)

 <State 55>: 4.415ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[3554] ('add_ln40_94', CNN_Optimal/src/conv.cpp:40) [3554]  (2.100 ns)
	'add' operation 24 bit ('x', CNN_Optimal/src/conv.cpp:44) [3556]  (2.314 ns)

 <State 56>: 5.026ns
The critical path consists of the following:
	'select' operation 24 bit ('select_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3560]  (0.694 ns)
	'cttz' operation 32 bit ('tmp_542', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3564]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln7_3', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3566]  (2.552 ns)
	'sub' operation 5 bit ('sub_ln7_6', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3571]  (1.780 ns)

 <State 57>: 6.972ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln7_5', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3586]  (2.552 ns)
	'lshr' operation 64 bit ('lshr_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3588]  (4.420 ns)

 <State 58>: 6.731ns
The critical path consists of the following:
	'select' operation 64 bit ('select_ln7_5', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3592]  (0.000 ns)
	'add' operation 64 bit ('add_ln7_6', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3594]  (3.520 ns)
	'icmp' operation 1 bit ('icmp_ln7_13', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3606]  (3.211 ns)

 <State 59>: 6.088ns
The critical path consists of the following:
	'select' operation 11 bit ('select_ln7_6', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3598]  (0.692 ns)
	'add' operation 11 bit ('add_ln7_7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3600]  (3.757 ns)
	'icmp' operation 1 bit ('icmp_ln7_12', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3605]  (1.639 ns)

 <State 60>: 5.460ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_545', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3608]  (5.460 ns)

 <State 61>: 6.438ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_545', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3608]  (5.460 ns)
	'and' operation 1 bit ('and_ln7_4', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3609]  (0.000 ns)
	'select' operation 24 bit ('select_ln7_4', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3610]  (0.000 ns)
	'select' operation 24 bit ('select_ln7_7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [3611]  (0.978 ns)

 <State 62>: 3.563ns
The critical path consists of the following:
	fifo write operation ('write_ln44', CNN_Optimal/src/conv.cpp:44) on port 'conv_to_pool_streams_0' (CNN_Optimal/src/conv.cpp:44) [3612]  (3.563 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
