{
  "processor": "Ricoh 5A22",
  "manufacturer": "Ricoh",
  "year": 1990,
  "schema_version": "1.0",
  "source": "SNES hardware docs",
  "base_architecture": "wdc65816",
  "base_timing_reference": "models/mos_wdc/wdc65816/timing/wdc65816_timing.json",
  "timing_notes": "65C816 core with integrated DMA controller and memory-mapped I/O for SNES. CPU timing matches WDC 65C816 but bus access is slower due to SNES memory map (fast/slow ROM regions). DMA operations can halt CPU for bulk transfers.",
  "instruction_count": 48,
  "instructions": [
    {"mnemonic": "LDA #imm8", "opcode": "0xA9", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZ", "notes": "Load accumulator immediate (8-bit mode)"},
    {"mnemonic": "LDA #imm16", "opcode": "0xA9", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZ", "notes": "Load accumulator immediate (16-bit mode)"},
    {"mnemonic": "LDA dp", "opcode": "0xA5", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "direct_page", "flags_affected": "NZ", "notes": "Load from direct page (+1 if DL != 0)"},
    {"mnemonic": "LDA abs", "opcode": "0xAD", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "absolute", "flags_affected": "NZ", "notes": "Load absolute (bus speed dependent)"},
    {"mnemonic": "LDA long", "opcode": "0xAF", "bytes": 4, "cycles": 6, "category": "data_transfer", "addressing_mode": "absolute_long", "flags_affected": "NZ", "notes": "Load from 24-bit address"},
    {"mnemonic": "LDA (dp),Y", "opcode": "0xB1", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "dp_indirect_y", "flags_affected": "NZ", "notes": "Load DP indirect indexed Y"},
    {"mnemonic": "LDX #imm", "opcode": "0xA2", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZ", "notes": "Load X register"},
    {"mnemonic": "LDY #imm", "opcode": "0xA0", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZ", "notes": "Load Y register"},
    {"mnemonic": "STA dp", "opcode": "0x85", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "direct_page", "flags_affected": "none", "notes": "Store accumulator direct page"},
    {"mnemonic": "STA abs", "opcode": "0x8D", "bytes": 3, "cycles": 5, "category": "memory", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Store accumulator absolute"},
    {"mnemonic": "STA long", "opcode": "0x8F", "bytes": 4, "cycles": 6, "category": "memory", "addressing_mode": "absolute_long", "flags_affected": "none", "notes": "Store to 24-bit address"},
    {"mnemonic": "STA (dp),Y", "opcode": "0x91", "bytes": 2, "cycles": 7, "category": "memory", "addressing_mode": "dp_indirect_y", "flags_affected": "none", "notes": "Store DP indirect indexed"},
    {"mnemonic": "STX dp", "opcode": "0x86", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "direct_page", "flags_affected": "none", "notes": "Store X direct page"},
    {"mnemonic": "STY dp", "opcode": "0x84", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "direct_page", "flags_affected": "none", "notes": "Store Y direct page"},
    {"mnemonic": "STZ abs", "opcode": "0x9C", "bytes": 3, "cycles": 5, "category": "memory", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Store zero"},
    {"mnemonic": "ADC #imm", "opcode": "0x69", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NVZC", "notes": "Add with carry"},
    {"mnemonic": "ADC dp", "opcode": "0x65", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "direct_page", "flags_affected": "NVZC", "notes": "Add with carry DP"},
    {"mnemonic": "SBC #imm", "opcode": "0xE9", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NVZC", "notes": "Subtract with borrow"},
    {"mnemonic": "AND #imm", "opcode": "0x29", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZ", "notes": "Logical AND"},
    {"mnemonic": "ORA #imm", "opcode": "0x09", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZ", "notes": "Logical OR"},
    {"mnemonic": "EOR #imm", "opcode": "0x49", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZ", "notes": "Exclusive OR"},
    {"mnemonic": "CMP #imm", "opcode": "0xC9", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZC", "notes": "Compare accumulator"},
    {"mnemonic": "INC A", "opcode": "0x1A", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "NZ", "notes": "Increment accumulator"},
    {"mnemonic": "DEC A", "opcode": "0x3A", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "NZ", "notes": "Decrement accumulator"},
    {"mnemonic": "INX", "opcode": "0xE8", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "NZ", "notes": "Increment X"},
    {"mnemonic": "DEX", "opcode": "0xCA", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "NZ", "notes": "Decrement X"},
    {"mnemonic": "ASL A", "opcode": "0x0A", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "NZC", "notes": "Arithmetic shift left"},
    {"mnemonic": "LSR A", "opcode": "0x4A", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "NZC", "notes": "Logical shift right"},
    {"mnemonic": "BEQ rel", "opcode": "0xF0", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal, +1 taken"},
    {"mnemonic": "BNE rel", "opcode": "0xD0", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BRA rel", "opcode": "0x80", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch always (65C816 addition)"},
    {"mnemonic": "BRL rel16", "opcode": "0x82", "bytes": 3, "cycles": 4, "category": "control", "addressing_mode": "relative_long", "flags_affected": "none", "notes": "Branch long (65C816)"},
    {"mnemonic": "JMP abs", "opcode": "0x4C", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump absolute"},
    {"mnemonic": "JML long", "opcode": "0x5C", "bytes": 4, "cycles": 4, "category": "control", "addressing_mode": "absolute_long", "flags_affected": "none", "notes": "Jump long (24-bit)"},
    {"mnemonic": "JSR abs", "opcode": "0x20", "bytes": 3, "cycles": 6, "category": "stack", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "JSL long", "opcode": "0x22", "bytes": 4, "cycles": 8, "category": "stack", "addressing_mode": "absolute_long", "flags_affected": "none", "notes": "Jump subroutine long (24-bit)"},
    {"mnemonic": "RTS", "opcode": "0x60", "bytes": 1, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTL", "opcode": "0x6B", "bytes": 1, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine long"},
    {"mnemonic": "PHA", "opcode": "0x48", "bytes": 1, "cycles": 3, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push accumulator"},
    {"mnemonic": "PLA", "opcode": "0x68", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "NZ", "notes": "Pull accumulator"},
    {"mnemonic": "PHB", "opcode": "0x8B", "bytes": 1, "cycles": 3, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push data bank register (65C816)"},
    {"mnemonic": "PLB", "opcode": "0xAB", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "NZ", "notes": "Pull data bank register"},
    {"mnemonic": "REP #imm", "opcode": "0xC2", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "immediate", "flags_affected": "NVMXDIZC", "notes": "Reset processor status bits (65C816)"},
    {"mnemonic": "SEP #imm", "opcode": "0xE2", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "immediate", "flags_affected": "NVMXDIZC", "notes": "Set processor status bits (65C816)"},
    {"mnemonic": "XCE", "opcode": "0xFB", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CE", "notes": "Exchange carry and emulation flags"},
    {"mnemonic": "MVN src,dst", "opcode": "0x54", "bytes": 3, "cycles": 7, "category": "block", "addressing_mode": "block_move", "flags_affected": "none", "notes": "Block move next (DMA-like, per byte)"},
    {"mnemonic": "MVP src,dst", "opcode": "0x44", "bytes": 3, "cycles": 7, "category": "block", "addressing_mode": "block_move", "flags_affected": "none", "notes": "Block move previous (per byte)"},
    {"mnemonic": "NOP", "opcode": "0xEA", "bytes": 1, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
