<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3307" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3307{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3307{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3307{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3307{left:441px;bottom:1084px;letter-spacing:-0.13px;}
#t5_3307{left:124px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_3307{left:124px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3307{left:124px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t8_3307{left:124px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3307{left:124px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3307{left:70px;bottom:937px;letter-spacing:0.13px;}
#tb_3307{left:152px;bottom:937px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_3307{left:70px;bottom:914px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#td_3307{left:70px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#te_3307{left:70px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tf_3307{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#tg_3307{left:70px;bottom:846px;letter-spacing:-0.26px;word-spacing:-0.36px;}
#th_3307{left:70px;bottom:788px;letter-spacing:0.13px;}
#ti_3307{left:152px;bottom:788px;letter-spacing:0.14px;word-spacing:0.01px;}
#tj_3307{left:70px;bottom:764px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tk_3307{left:70px;bottom:747px;letter-spacing:-0.23px;word-spacing:-0.34px;}
#tl_3307{left:70px;bottom:721px;}
#tm_3307{left:96px;bottom:724px;letter-spacing:-0.15px;}
#tn_3307{left:70px;bottom:698px;}
#to_3307{left:96px;bottom:701px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tp_3307{left:70px;bottom:675px;}
#tq_3307{left:96px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3307{left:70px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_3307{left:70px;bottom:604px;letter-spacing:-0.09px;}
#tt_3307{left:156px;bottom:604px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tu_3307{left:70px;bottom:580px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tv_3307{left:70px;bottom:563px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3307{left:70px;bottom:546px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#tx_3307{left:70px;bottom:520px;}
#ty_3307{left:96px;bottom:523px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_3307{left:255px;bottom:523px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3307{left:96px;bottom:506px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#t11_3307{left:96px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_3307{left:96px;bottom:473px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t13_3307{left:96px;bottom:456px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t14_3307{left:70px;bottom:430px;}
#t15_3307{left:96px;bottom:433px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t16_3307{left:229px;bottom:433px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#t17_3307{left:96px;bottom:416px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t18_3307{left:96px;bottom:399px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t19_3307{left:70px;bottom:373px;}
#t1a_3307{left:96px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.75px;}
#t1b_3307{left:401px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#t1c_3307{left:96px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_3307{left:96px;bottom:343px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_3307{left:70px;bottom:317px;}
#t1f_3307{left:96px;bottom:320px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_3307{left:332px;bottom:320px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1h_3307{left:96px;bottom:303px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1i_3307{left:96px;bottom:286px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1j_3307{left:70px;bottom:236px;letter-spacing:-0.09px;}
#t1k_3307{left:156px;bottom:236px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1l_3307{left:70px;bottom:212px;letter-spacing:-0.18px;word-spacing:-1.22px;}
#t1m_3307{left:70px;bottom:195px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1n_3307{left:70px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1o_3307{left:70px;bottom:154px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#t1p_3307{left:70px;bottom:137px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t1q_3307{left:70px;bottom:121px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_3307{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3307{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3307{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3307{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3307{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3307{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3307{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3307" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3307Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3307" style="-webkit-user-select: none;"><object width="935" height="1210" data="3307/3307.svg" type="image/svg+xml" id="pdf3307" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3307" class="t s1_3307">Vol. 3A </span><span id="t2_3307" class="t s1_3307">9-31 </span>
<span id="t3_3307" class="t s2_3307">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3307" class="t s3_3307">NOTE </span>
<span id="t5_3307" class="t s4_3307">Some processors (prior to the introduction of Intel 64 Architecture and based on Intel NetBurst </span>
<span id="t6_3307" class="t s4_3307">microarchitecture) do not support simultaneous loading of microcode update to the sibling logical </span>
<span id="t7_3307" class="t s4_3307">processors in the same core. All other processors support logical processors initiating an update </span>
<span id="t8_3307" class="t s4_3307">simultaneously. Intel recommends a common approach that the microcode loader use the </span>
<span id="t9_3307" class="t s4_3307">sequential technique described in Section 10.11.6.3. </span>
<span id="ta_3307" class="t s5_3307">9.7.12 </span><span id="tb_3307" class="t s5_3307">Self Modifying Code </span>
<span id="tc_3307" class="t s4_3307">Intel processors supporting Intel Hyper-Threading Technology support self-modifying code, where data writes </span>
<span id="td_3307" class="t s4_3307">modify instructions cached or currently in flight. They also support cross-modifying code, where on an MP system </span>
<span id="te_3307" class="t s4_3307">writes generated by one processor modify instructions cached or currently in flight on another. See Section 9.1.3, </span>
<span id="tf_3307" class="t s4_3307">“Handling Self- and Cross-Modifying Code,” for a description of the requirements for self- and cross-modifying code </span>
<span id="tg_3307" class="t s4_3307">in an IA-32 processor. </span>
<span id="th_3307" class="t s5_3307">9.7.13 </span><span id="ti_3307" class="t s5_3307">Implementation-Specific Intel® HT Technology Facilities </span>
<span id="tj_3307" class="t s4_3307">The following non-architectural facilities are implementation-specific in IA-32 processors supporting Intel Hyper- </span>
<span id="tk_3307" class="t s4_3307">Threading Technology: </span>
<span id="tl_3307" class="t s6_3307">• </span><span id="tm_3307" class="t s4_3307">Caches. </span>
<span id="tn_3307" class="t s6_3307">• </span><span id="to_3307" class="t s4_3307">Translation lookaside buffers (TLBs). </span>
<span id="tp_3307" class="t s6_3307">• </span><span id="tq_3307" class="t s4_3307">Thermal monitoring facilities. </span>
<span id="tr_3307" class="t s4_3307">The Intel Xeon processor MP implementation is described in the following sections. </span>
<span id="ts_3307" class="t s3_3307">9.7.13.1 </span><span id="tt_3307" class="t s3_3307">Processor Caches </span>
<span id="tu_3307" class="t s4_3307">For processors supporting Intel Hyper-Threading Technology, the caches are shared. Any cache manipulation </span>
<span id="tv_3307" class="t s4_3307">instruction that is executed on one logical processor has a global effect on the cache hierarchy of the physical </span>
<span id="tw_3307" class="t s4_3307">processor. Note the following: </span>
<span id="tx_3307" class="t s6_3307">• </span><span id="ty_3307" class="t s7_3307">WBINVD instruction </span><span id="tz_3307" class="t s4_3307">— The entire cache hierarchy is invalidated after modified data is written back to </span>
<span id="t10_3307" class="t s4_3307">memory. All logical processors are stopped from executing until after the write-back and invalidate operation is </span>
<span id="t11_3307" class="t s4_3307">completed. A special bus cycle is sent to all caching agents. The amount of time or cycles for WBINVD to </span>
<span id="t12_3307" class="t s4_3307">complete will vary due to the size of different cache hierarchies and other factors. As a consequence, the use of </span>
<span id="t13_3307" class="t s4_3307">the WBINVD instruction can have an impact on interrupt/event response time. </span>
<span id="t14_3307" class="t s6_3307">• </span><span id="t15_3307" class="t s7_3307">INVD instruction </span><span id="t16_3307" class="t s4_3307">— The entire cache hierarchy is invalidated without writing back modified data to memory. </span>
<span id="t17_3307" class="t s4_3307">All logical processors are stopped from executing until after the invalidate operation is completed. A special bus </span>
<span id="t18_3307" class="t s4_3307">cycle is sent to all caching agents. </span>
<span id="t19_3307" class="t s6_3307">• </span><span id="t1a_3307" class="t s7_3307">CLFLUSH and CLFLUSHOPT instructions </span><span id="t1b_3307" class="t s4_3307">— The specified cache line is invalidated from the cache hierarchy </span>
<span id="t1c_3307" class="t s4_3307">after any modified data is written back to memory and a bus cycle is sent to all caching agents, regardless of </span>
<span id="t1d_3307" class="t s4_3307">which logical processor caused the cache line to be filled. </span>
<span id="t1e_3307" class="t s6_3307">• </span><span id="t1f_3307" class="t s7_3307">CD flag in control register CR0 </span><span id="t1g_3307" class="t s4_3307">— Each logical processor has its own CR0 control register, and thus its own </span>
<span id="t1h_3307" class="t s4_3307">CD flag in CR0. The CD flags for the two logical processors are ORed together, such that when any logical </span>
<span id="t1i_3307" class="t s4_3307">processor sets its CD flag, the entire cache is nominally disabled. </span>
<span id="t1j_3307" class="t s3_3307">9.7.13.2 </span><span id="t1k_3307" class="t s3_3307">Processor Translation Lookaside Buffers (TLBs) </span>
<span id="t1l_3307" class="t s4_3307">In processors supporting Intel Hyper-Threading Technology, data cache TLBs are shared. The instruction cache TLB </span>
<span id="t1m_3307" class="t s4_3307">may be duplicated or shared in each logical processor, depending on implementation specifics of different </span>
<span id="t1n_3307" class="t s4_3307">processor families. </span>
<span id="t1o_3307" class="t s4_3307">Entries in the TLBs are tagged with an ID that indicates the logical processor that initiated the translation. This tag </span>
<span id="t1p_3307" class="t s4_3307">applies even for translations that are marked global using the page-global feature for memory paging. See Section </span>
<span id="t1q_3307" class="t s4_3307">4.10, “Caching Translation Information,” for information about global translations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
