# Sobel Edge detection implemented on DE2 Cyclone II (Camera â†’ SDRAM â†’ Sobel Edge detection â†’ VGA)

This project implements a real-time video processing pipeline on FPGA.  
The system captures image data from an OV7670 camera, stores frames into SDRAM, performs Sobel Edge detection algorithm, and outputs the processed video to a VGA/HDMI display.

## ğŸ“Œ Features
- Real-time capture from **OV7670** camera (RGB565 â†’ RGB888).
- SDRAM controller operating at **100 MHz** (full burst - 256).
- Dual-pipeline processing:
  - Camera â†’ SDRAM â†’ VGA
  - Camera â†’ Sobel â†’ SDRAM â†’ VGA
- Designed for **DE2 Cyclone II** platforms.

## ğŸ— System Architecture
Camera â†’ FIFO â†’ RGB Converter â†’ Grayscale â†’ 3-Line Buffer â†’ Sobel
â†“ â†‘
SDRAM Write â†â†’ SDRAM Controller â†â†’ SDRAM Read
â†“
VGA

## ğŸš€ Getting Started

### Requirements
- Quartus Web II 13.0sp1 Edition
- ModelSim Starter Edition (optional for testbenches)  
- FPGA board: DE10 Standard (Cyclone II EP2C35F672C6)

### Build & Run
1. Open the project in Quartus (Recommend using the right version)
2. Assign the pin constraints for your board  
3. Compile design  
4. Load bitstream to FPGA  (Quartus/Program)
5. Connect OV7670 and VGA/HDMI to FPGA
6. View live processed video  

Notes: Remember that you should create your own PLL for the specific frequency and system files. For timing checking, you can use the references from the .sdc files, but I suggest you should generate one your own.

## ğŸ§ª Testbench
Includes tests for:
- The main program (Beginning with the sample data from camera, endding with the output color for the VGA output (using RGB888 format))
- Customize SDRAM simulation testbench for the main testbench

## ğŸ“ Notes
- SDRAM runs at **100 MHz (CL2)** depending on configuration.  
- Supports switching between raw camera feed and Sobel mode.  

## ğŸ“œ License
MIT License

## âœ¨ Author
**Huy Nguyen Gia** â€“ Graduated Electronics Engineering Student  
Specialized in FPGA, digital design, and real-time video systems.