//x86Definitions.h

// Copyright Querysoft Limited 2015
//
// Permission is hereby granted, free of charge, to any person or organization
// obtaining a copy of the software and accompanying documentation covered by
// this license (the "Software") to use, reproduce, display, distribute,
// execute, and transmit the Software, and to prepare derivative works of the
// Software, and to permit third-parties to whom the Software is furnished to
// do so, all subject to the following:
// 
// The copyright notices in the Software and this entire statement, including
// the above license grant, this restriction and the following disclaimer,
// must be included in all copies of the Software, in whole or in part, and
// all derivative works of the Software, unless such copies or derivative
// works are solely in the form of machine-executable object code generated by
// a source language processor.
// 
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
// SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
// FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
// ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
// DEALINGS IN THE SOFTWARE.

#ifndef ARCHQOR_X86_DEFINITIONS_H_1
#define ARCHQOR_X86_DEFINITIONS_H_1

//x86 features
//#define QOR_ARCH_X86_FEATURES to require support for specific features
#define QOR_ARCH_X86_FEATURE_RDTSC				0x00000001		//Cpu has RDTSC instruction.
#define QOR_ARCH_X86_FEATURE_RDTSCP				0x00000002		//Cpu has RDTSCP instruction.
#define QOR_ARCH_X86_FEATURE_CMOV				0x00000004		//Cpu has CMOV instruction (conditional move)
#define QOR_ARCH_X86_FEATURE_CMPXCHG8B			0x00000008		//Cpu has CMPXCHG8B instruction
#define QOR_ARCH_X86_FEATURE_CMPXCHG16B			0x00000010		//Cpu has CMPXCHG16B instruction (64 bit processors)
#define QOR_ARCH_X86_FEATURE_CLFLUSH			0x00000020		//Cpu has CLFUSH instruction
#define QOR_ARCH_X86_FEATURE_PREFETCH			0x00000040		//Cpu has PREFETCH instruction
#define QOR_ARCH_X86_FEATURE_LAHF_SAHF			0x00000080		//Cpu supports LAHF and SAHF instrictions.
#define QOR_ARCH_X86_FEATURE_FXSR				0x00000100		//Cpu supports FXSAVE and FXRSTOR instructions.
#define QOR_ARCH_X86_FEATURE_FFXSR				0x00000200		//Cpu supports FXSAVE and FXRSTOR instruction optimizations (FFXSR).
#define QOR_ARCH_X86_FEATURE_MMX				0x00000400		//Cpu has MMX.
#define QOR_ARCH_X86_FEATURE_MMXExt				0x00000800		//Cpu has extended MMX.
#define QOR_ARCH_X86_FEATURE_3dNow				0x00001000		//Cpu has 3dNow!
#define QOR_ARCH_X86_FEATURE_3dNowExt			0x00002000		//Cpu has enchanced 3dNow!
#define QOR_ARCH_X86_FEATURE_SSE				0x00004000		//Cpu has SSE.
#define QOR_ARCH_X86_FEATURE_MSSE				0x00008000		//Cpu has Misaligned SSE (MSSE).
#define QOR_ARCH_X86_FEATURE_SSE2				0x00010000		//Cpu has SSE2.
#define QOR_ARCH_X86_FEATURE_SSE3				0x00020000		//Cpu has SSE3.
#define QOR_ARCH_X86_FEATURE_SSSE3				0x00040000		//Cpu has Supplemental SSE3 (SSSE3).
#define QOR_ARCH_X86_FEATURE_SSE4_A				0x00080000		//Cpu has SSE4.A.
#define QOR_ARCH_X86_FEATURE_SSE4_1				0x00100000		//Cpu has SSE4.1.
#define QOR_ARCH_X86_FEATURE_SSE4_2				0x00200000		//Cpu has SSE4.2.
#define QOR_ARCH_X86_FEATURE_SSE5				0x00400000		//Cpu has SSE5.
#define QOR_ARCH_X86_FEATURE_MonitorMWait		0x00800000		//Cpu supports MONITOR and MWAIT instructions.
#define QOR_ARCH_X86_FEATURE_POPCNT				0x01000000		//Cpu supports POPCNT instruction.
#define QOR_ARCH_X86_FEATURE_LZCNT				0x02000000		//Cpu supports LZCNT instruction.

#define QOR_ARCH_X86_FEATURE_MultiThreading		0x20000000		//Cpu supports multithreading.
#define QOR_ARCH_X86_FEATURE_ExecuteDisableBit	0x40000000		//Cpu supports execute disable bit (execute protection).
#define QOR_ARCH_X86_FEATURE_64Bit				0x80000000		//Cpu supports 64 bits.

//GPUs
#define QOR_ARCH_X86_GPU_NVIDIA			1
#define QOR_ARCH_X86_GPU_AMD			2
#define QOR_ARCH_X86_GPU_INTEL			3

//Vendors
#define QOR_ARCH_X86_VENDOR_INTEL		1
#define QOR_ARCH_X86_VENDOR_AMD			2

#endif//ARCHQOR_X86_DEFINITIONS_H_1
