Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 10 00:13:05 2024
| Host         : DESKTOP-0CS7PVD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flowled_control_sets_placed.rpt
| Design       : flowled
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              89 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+----------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+---------------+----------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | led0          | counter1[27]_i_2_n_0 |                3 |              8 |
|  sys_clk_IBUF_BUFG | led10         | counter1[27]_i_2_n_0 |                4 |              8 |
|  sys_clk_IBUF_BUFG | led20         | counter1[27]_i_2_n_0 |                3 |              8 |
|  sys_clk_IBUF_BUFG |               | counter1[27]_i_2_n_0 |               23 |             89 |
+--------------------+---------------+----------------------+------------------+----------------+


