{"vcs1":{"timestamp_begin":1684310779.087252169, "rt":1.46, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310780.633215255, "rt":1.37, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684310782.075786093, "rt":0.47, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310778.450108244}
{"VCS_COMP_START_TIME": 1684310778.450108244}
{"VCS_COMP_END_TIME": 1684310784.187236652}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330604}}
{"stitch_vcselab": {"peak_mem": 211884}}
