{
  "module_name": "other.json",
  "hash_id": "c39afaecee9ef93b32903c5e3aaca87dc7e06d28d5850832870d1815528f5bdd",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/broadwellx/other.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Unhalted core cycles when the thread is in ring 0\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"CPL_CYCLES.RING0\",\n        \"PublicDescription\": \"This event counts the unhalted core cycles during which the thread is in the ring 0 privileged mode.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of intervals between processor halts while thread is in ring 0\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"CPL_CYCLES.RING0_TRANS\",\n        \"PublicDescription\": \"This event counts when there is a transition from ring 1,2 or 3 to ring0.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Unhalted core cycles when thread is in rings 1, 2, or 3\",\n        \"EventCode\": \"0x5C\",\n        \"EventName\": \"CPL_CYCLES.RING123\",\n        \"PublicDescription\": \"This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when L1 and L2 are locked due to UC or split lock\",\n        \"EventCode\": \"0x63\",\n        \"EventName\": \"LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION\",\n        \"PublicDescription\": \"This event counts cycles in which the L1 and L2 are locked due to a UC lock or split lock. A lock is asserted in case of locked memory access, due to noncacheable memory, locked operation that spans two cache lines, or a page walk from the noncacheable page table. L1D and L2 locks have a very high performance penalty and it is highly recommended to avoid such access.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}