   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"dwc_otg_cil.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.dwc_otg_read_hprt0,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	dwc_otg_read_hprt0:
  25              	.LFB1:
  26              		.file 1 "../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h"
   1:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /* ==========================================================================
   2:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * $File: //dwh/usb_iip/dev/software/otg/linux/drivers/dwc_otg_cil.h $
   3:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * $Revision: #115 $
   4:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * $Date: 2010/11/29 $
   5:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * $Change: 1636033 $
   6:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
   7:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Synopsys HS OTG Linux Software Driver and documentation (hereinafter,
   8:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * "Software") is an Unsupported proprietary work of Synopsys, Inc. unless
   9:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * otherwise expressly agreed to in writing between Synopsys and you.
  10:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
  11:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The Software IS NOT an item of Licensed Software or Licensed Product under
  12:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * any End User Software License Agreement or Agreement for Licensed Product
  13:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * with Synopsys or any supplement thereto. You are permitted to use and
  14:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * redistribute this Software in source and binary forms, with or without
  15:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * modification, provided that redistributions of source code must retain this
  16:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * notice. You may not view, use, disclose, copy or distribute this file or
  17:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * any information contained herein except pursuant to this license grant from
  18:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Synopsys. If you do not agree with this notice, including the disclaimer
  19:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * below, then you are not authorized to use the Software.
  20:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
  21:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS
  22:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,
  25:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  26:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  29:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
  30:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
  31:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * DAMAGE.
  32:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * ========================================================================== */
  33:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  34:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /* THIS FILE IS PROVIDED BY DAVE.
  35:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * THIS FILE IS GENERATED.
  36:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
  37:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  38:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*******************************************************************************
  39:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
  40:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Copyright (C) 2011 Infineon Technologies AG. All rights reserved.
  41:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
  42:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Infineon Technologies AG (Infineon) is supplying this software for use with
  43:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Infineon's microcontrollers.
  44:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This file can be freely distributed within development tools that are
  45:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * supporting such microcontrollers.
  46:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
  47:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  48:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  49:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  50:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
  51:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  52:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
  53:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ********************************************************************************
  54:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  55:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  56:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** PLATFORM : Infineon XMC4000 Series                                         **
  57:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  58:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** COMPILER : Compiler Independent                                            **
  59:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  60:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** AUTHOR : App Developer                                                     **
  61:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  62:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  63:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  64:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** MODIFICATION DATE : Apr 8, 2012                                            **
  65:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  66:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** *******************************************************************************/
  67:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  68:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*******************************************************************************
  69:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                       Author(s) Identity                                   **
  70:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ********************************************************************************
  71:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** **                                                                            **
  72:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** Initials    Name                                                           **
  73:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** ---------------------------------------------------------------------------**
  74:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** ** CM          App Developer                                                  **
  75:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** *******************************************************************************/
  76:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  77:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  78:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #if !defined(__DWC_CIL_H__)
  79:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define __DWC_CIL_H__
  80:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  81:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef __cplusplus
  82:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern "C"{
  83:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
  84:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  85:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #include "../dwc_common_port/dwc_list.h"
  86:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #include "dwc_otg_dbg.h"
  87:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #include "dwc_otg_regs.h"
  88:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  89:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #include "dwc_otg_core_if.h"
  90:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #include "dwc_otg_adp.h"
  91:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  92:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
  93:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * @file
  94:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This file contains the interface to the Core Interface Layer.
  95:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
  96:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  97:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DWC_UTE_CFI
  98:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
  99:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define MAX_DMA_DESCS_PER_EP	256
 100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
 102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Enumeration for the data buffer mode
 103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef enum _data_buffer_mode {
 105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	BM_STANDARD = 0,	/* data buffer is in normal mode */
 106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	BM_SG = 1,		/* data buffer uses the scatter/gather mode */
 107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	BM_CONCAT = 2,		/* data buffer uses the concatenation mode */
 108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	BM_CIRCULAR = 3,	/* data buffer uses the circular DMA mode */
 109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	BM_ALIGN = 4		/* data buffer is in buffer alignment mode */
 110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } data_buffer_mode_e;
 111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif //DWC_UTE_CFI
 112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** Macros defined for DWC OTG HW Release verison */
 114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_60a	0x4F54260A
 116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_71a	0x4F54271A
 117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_72a	0x4F54272A
 118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_80a	0x4F54280A
 119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_81a	0x4F54281A
 120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_90a	0x4F54290A
 121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_91a	0x4F54291A
 122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define OTG_CORE_REV_2_92a	0x4F54292A
 123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
 125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Information for each ISOC packet.
 126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef struct iso_pkt_info {
 128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t offset;
 129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t length;
 130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t status;
 131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } iso_pkt_info_t;
 132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
 134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The <code>dwc_ep</code> structure represents the state of a single
 135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * endpoint when acting in device mode. It contains the data items
 136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * needed for an endpoint to be activated and transfer packets.
 137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef struct dwc_ep {
 139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** EP number used for register address lookup */
 140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t num;
 141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** EP direction 0 = OUT */
 142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned is_in:1;
 143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** EP active. */
 144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned active:1;
 145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *Periodic Tx FIFO # for IN EPs For INTR EP set to 0 to use non-periodic Tx FIFO
 148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * If dedicated Tx FIFOs are enabled for all IN Eps - Tx FIFO # FOR IN EPs*/
 149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned tx_fifo_num:4;
 150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** EP type: 0 - Control, 1 - ISOC,	 2 - BULK,	3 - INTR */
 151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned type:2;
 152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_EP_TYPE_CONTROL	   0
 153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_EP_TYPE_ISOC	   1
 154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_EP_TYPE_BULK	   2
 155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_EP_TYPE_INTR	   3
 156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** DATA start PID for INTR and BULK EP */
 158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned data_pid_start:1;
 159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Frame (even/odd) for ISOC EP */
 160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned even_odd_frame:1;
 161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Max Packet bytes */
 162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned maxpacket:11;
 163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Max Transfer size */
 165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t maxxfer;
 166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @name Transfer state */
 168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @{ */
 169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Pointer to the beginning of the transfer buffer -- do not modify
 172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * during transfer.
 173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_dma_t dma_addr;
 176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_dma_t dma_desc_addr;
 178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_dev_dma_desc_t *desc_addr;
 179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t *start_xfer_buff;
 181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** pointer to the transfer buffer */
 182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t *xfer_buff;
 183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of bytes to transfer */
 184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned xfer_len:19;
 185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of bytes transferred. */
 186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned xfer_count:19;
 187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Sent ZLP */
 188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned sent_zlp:1;
 189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Total len for control transfer */
 190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned total_len:19;
 191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** stall clear flag */
 193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned stall_clear_flag:1;
 194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DWC_UTE_CFI
 196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/* The buffer mode */
 197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	data_buffer_mode_e buff_mode;
 198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/* The chain of DMA descriptors.
 200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * MAX_DMA_DESCS_PER_EP will be allocated for each active EP.
 201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_dma_desc_t *descs;
 203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/* The DMA address of the descriptors chain start */
 205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dma_addr_t descs_dma_addr;
 206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** This variable stores the length of the last enqueued request */
 207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t cfi_req_len;
 208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif				//DWC_UTE_CFI
 209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Allocated DMA Desc count */
 211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t desc_cnt;
 212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DWC_UTE_PER_IO
 214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Next frame num for which will be setup DMA Desc */
 215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t xiso_frame_num;
 216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** bInterval */
 217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t xiso_bInterval;
 218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Count of currently active transfers - shall be either 0 or 1 */
 219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int xiso_active_xfers;
 220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int xiso_queued_xfers;
 221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
 222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DWC_EN_ISOC
 223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Variables specific for ISOC EPs
 225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *
 226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** DMA addresses of ISOC buffers */
 228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_dma_t dma_addr0;
 229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_dma_t dma_addr1;
 230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_dma_t iso_dma_desc_addr;
 232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_dev_dma_desc_t *iso_desc_addr;
 233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** pointer to the transfer buffers */
 235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t *xfer_buff0;
 236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t *xfer_buff1;
 237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** number of ISOC Buffer is processing */
 239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t proc_buf_num;
 240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Interval of ISOC Buffer processing */
 241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t buf_proc_intrvl;
 242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Data size for regular frame */
 243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t data_per_frame;
 244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/* todo - pattern data support is to be implemented in the future */
 246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Data size for pattern frame */
 247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t data_pattern_frame;
 248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Frame number of pattern data */
 249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t sync_frame;
 250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** bInterval */
 252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t bInterval;
 253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** ISO Packet number per frame */
 254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t pkt_per_frm;
 255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Next frame num for which will be setup DMA Desc */
 256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t next_frame;
 257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of packets per buffer processing */
 258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t pkt_cnt;
 259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Info for all isoc packets */
 260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	iso_pkt_info_t *pkt_info;
 261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** current pkt number */
 262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t cur_pkt;
 263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** current pkt number */
 264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t *cur_pkt_addr;
 265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** current pkt number */
 266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t cur_pkt_dma_addr;
 267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif				/* DWC_EN_ISOC */
 268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** @} */
 270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } dwc_ep_t;
 271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*
 273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Reasons for halting a host channel.
 274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef enum dwc_otg_halt_status {
 276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_NO_HALT_STATUS,
 277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_COMPLETE,
 278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_URB_COMPLETE,
 279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_ACK,
 280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_NAK,
 281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_NYET,
 282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_STALL,
 283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_XACT_ERR,
 284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_FRAME_OVERRUN,
 285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_BABBLE_ERR,
 286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_DATA_TOGGLE_ERR,
 287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_AHB_ERR,
 288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_PERIODIC_INCOMPLETE,
 289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_HC_XFER_URB_DEQUEUE
 290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } dwc_otg_halt_status_e;
 291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
 293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Host channel descriptor. This structure represents the state of a single
 294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * host channel when acting in host mode. It contains the data items needed to
 295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * transfer packets to an endpoint via a host channel.
 296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef struct dwc_hc {
 298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Host channel number used for register address lookup */
 299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t hc_num;
 300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Device to access */
 302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned dev_addr:7;
 303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** EP to access */
 305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned ep_num:4;
 306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** EP direction. 0: OUT, 1: IN */
 308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned ep_is_in:1;
 309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * EP speed.
 312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * One of the following values:
 313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	- DWC_OTG_EP_SPEED_LOW
 314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	- DWC_OTG_EP_SPEED_FULL
 315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	- DWC_OTG_EP_SPEED_HIGH
 316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned speed:2;
 318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_EP_SPEED_LOW	0
 319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_EP_SPEED_FULL	1
 320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_EP_SPEED_HIGH	2
 321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Endpoint type.
 324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * One of the following values:
 325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	- DWC_OTG_EP_TYPE_CONTROL: 0
 326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	- DWC_OTG_EP_TYPE_ISOC: 1
 327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	- DWC_OTG_EP_TYPE_BULK: 2
 328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	- DWC_OTG_EP_TYPE_INTR: 3
 329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned ep_type:2;
 331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Max packet size in bytes */
 333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned max_packet:11;
 334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * PID for initial transaction.
 337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0: DATA0,<br>
 338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1: DATA2,<br>
 339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2: DATA1,<br>
 340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 3: MDATA (non-Control EP),
 341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	  SETUP (Control EP)
 342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned data_pid_start:2;
 344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_HC_PID_DATA0 0
 345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_HC_PID_DATA2 1
 346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_HC_PID_DATA1 2
 347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_HC_PID_MDATA 3
 348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_HC_PID_SETUP 3
 349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of periodic transactions per (micro)frame */
 351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	unsigned multi_count:2;
 352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @name Transfer State */
 354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @{ */
 355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Pointer to the current transfer buffer position. */
 357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t *xfer_buff;
 358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * In Buffer DMA mode this buffer will be used
 360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * if xfer_buff is not DWORD aligned.
 361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_dma_t align_buff;
 363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Total number of bytes to transfer. */
 364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t xfer_len;
 365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of bytes transferred so far. */
 366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t xfer_count;
 367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Packet count at start of transfer.*/
 368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t start_pkt_count;
 369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Flag to indicate whether the transfer has been started. Set to 1 if
 372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * it has been started, 0 otherwise.
 373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t xfer_started;
 375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Set to 1 to indicate that a PING request should be issued on this
 378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * channel. If 0, process normally.
 379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t do_ping;
 381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Set to 1 to indicate that the error count for this transaction is
 384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * non-zero. Set to 0 if the error count is 0.
 385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t error_state;
 387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Set to 1 to indicate that this channel should be halted the next
 390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * time a request is queued for the channel. This is necessary in
 391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * slave mode if no request queue space is available when an attempt
 392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * is made to halt the channel.
 393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t halt_on_queue;
 395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Set to 1 if the host channel has been halted, but the core is not
 398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * finished flushing queued requests. Otherwise 0.
 399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t halt_pending;
 401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Reason for halting the host channel.
 404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_halt_status_e halt_status;
 406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/*
 408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Split settings for the host channel
 409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t do_split;		   /**< Enable split for the channel */
 411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t complete_split;	   /**< Enable complete split */
 412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t hub_addr;		   /**< Address of high speed hub */
 413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t port_addr;		   /**< Port of the low/full speed device */
 415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Split transaction position
 416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * One of the following values:
 417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	  - DWC_HCSPLIT_XACTPOS_MID
 418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	  - DWC_HCSPLIT_XACTPOS_BEGIN
 419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	  - DWC_HCSPLIT_XACTPOS_END
 420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	  - DWC_HCSPLIT_XACTPOS_ALL */
 421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t xact_pos;
 422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Set when the host channel does a short read. */
 424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t short_read;
 425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Number of requests issued for this channel since it was assigned to
 428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * the current transfer (not counting PINGs).
 429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t requests;
 431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Queue Head for the transfer being processed by this channel.
 434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	struct dwc_otg_qh *qh;
 436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @} */
 438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Entry in list of host channels. */
 440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 DWC_CIRCLEQ_ENTRY(dwc_hc) hc_list_entry;
 441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @name Descriptor DMA support */
 443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @{ */
 444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of Transfer Descriptors */
 446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t ntd;
 447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Descriptor List DMA address */
 449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_dma_t desc_list_addr;
 450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Scheduling micro-frame bitmap. */
 452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t schinfo;
 453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** @} */
 455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } dwc_hc_t;
 456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
 458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The following parameters may be specified when starting the module. These
 459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * parameters define how the DWC_otg controller should be configured.
 460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef struct dwc_otg_core_params {
 462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t opt;
 463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies the OTG capabilities. The driver will automatically
 466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * detect the value for this parameter if none is specified.
 467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - HNP and SRP capable (default)
 468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - SRP Only capable
 469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2 - No HNP/SRP capable
 470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t otg_cap;
 472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies whether to use slave or DMA mode for accessing the data
 475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * FIFOs. The driver will automatically detect the value for this
 476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * parameter if none is specified.
 477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - Slave
 478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - DMA (default, if available)
 479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t dma_enable;
 481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * When DMA mode is enabled specifies whether to use address DMA or DMA Descritor mode for accessi
 484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * FIFOs in device mode. The driver will automatically detect the value for this
 485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * parameter if none is specified.
 486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - address DMA
 487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - DMA Descriptor(default, if available)
 488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t dma_desc_enable;
 490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** The DMA Burst size (applicable only for External DMA
 491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Mode). 1, 4, 8 16, 32, 64, 128, 256 (default 32)
 492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t dma_burst_size;	/* Translate this to GAHBCFG values */
 494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies the maximum speed of operation in host and device mode.
 497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * The actual speed depends on the speed of the attached device and
 498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * the value of phy_type. The actual speed depends on the speed of the
 499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * attached device.
 500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - High Speed (default)
 501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Full Speed
 502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t speed;
 504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Specifies whether low power mode is supported when attached
 505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	to a Full Speed or Low Speed device in host mode.
 506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - Don't support low power mode (default)
 507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Support low power mode
 508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t host_support_fs_ls_low_power;
 510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Specifies the PHY clock rate in low power mode when connected to a
 512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Low Speed device in host mode. This parameter is applicable only if
 513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * HOST_SUPPORT_FS_LS_LOW_POWER is enabled. If PHY_TYPE is set to FS
 514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * then defaults to 6 MHZ otherwise 48 MHZ.
 515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *
 516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - 48 MHz
 517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - 6 MHz
 518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t host_ls_low_power_phy_clk;
 520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - Use cC FIFO size parameters
 523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Allow dynamic FIFO sizing (default)
 524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t enable_dynamic_fifo;
 526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Total number of 4-byte words in the data FIFO memory. This
 528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * memory includes the Rx FIFO, non-periodic Tx FIFO, and periodic
 529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Tx FIFOs.
 530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 32 to 32768 (default 8192)
 531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Note: The total FIFO memory depth in the FPGA configuration is 8192.
 532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t data_fifo_size;
 534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of 4-byte words in the Rx FIFO in device mode when dynamic
 536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * FIFO sizing is enabled.
 537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 16 to 32768 (default 1064)
 538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t dev_rx_fifo_size;
 540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of 4-byte words in the non-periodic Tx FIFO in device mode
 542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * when dynamic FIFO sizing is enabled.
 543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 16 to 32768 (default 1024)
 544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t dev_nperio_tx_fifo_size;
 546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of 4-byte words in each of the periodic Tx FIFOs in device
 548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * mode when dynamic FIFO sizing is enabled.
 549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 4 to 768 (default 256)
 550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t dev_perio_tx_fifo_size[MAX_PERIO_FIFOS];
 552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of 4-byte words in the Rx FIFO in host mode when dynamic
 554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * FIFO sizing is enabled.
 555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 16 to 32768 (default 1024)
 556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t host_rx_fifo_size;
 558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of 4-byte words in the non-periodic Tx FIFO in host mode
 560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * when Dynamic FIFO sizing is enabled in the core.
 561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 16 to 32768 (default 1024)
 562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t host_nperio_tx_fifo_size;
 564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of 4-byte words in the host periodic Tx FIFO when dynamic
 566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * FIFO sizing is enabled.
 567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 16 to 32768 (default 1024)
 568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t host_perio_tx_fifo_size;
 570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** The maximum transfer size supported in bytes.
 572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2047 to 65,535  (default 65,535)
 573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t max_transfer_size;
 575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** The maximum number of packets in a transfer.
 577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 15 to 511  (default 511)
 578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t max_packet_count;
 580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** The number of host channel registers to use.
 582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 to 16 (default 12)
 583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Note: The FPGA configuration supports a maximum of 12 host channels.
 584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t host_channels;
 586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** The number of endpoints in addition to EP0 available for device
 588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * mode operations.
 589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 to 15 (default 6 IN and OUT)
 590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Note: The FPGA configuration supports a maximum of 6 IN and OUT
 591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * endpoints in addition to EP0.
 592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t dev_endpoints;
 594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		/**
 596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		 * Specifies the type of PHY interface to use. By default, the driver
 597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		 * will automatically detect the phy_type.
 598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		 *
 599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		 * 0 - Full Speed PHY
 600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		 * 1 - UTMI+ (default)
 601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		 * 2 - ULPI
 602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		 */
 603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t phy_type;
 604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies the UTMI+ Data Width. This parameter is
 607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * applicable for a PHY_TYPE of UTMI+ or ULPI. (For a ULPI
 608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * PHY_TYPE, this parameter indicates the data width between
 609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * the MAC and the ULPI Wrapper.) Also, this parameter is
 610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * applicable only if the OTG_HSPHY_WIDTH cC parameter was set
 611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * to "8 and 16 bits", meaning that the core has been
 612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * configured to work at either data path width.
 613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *
 614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 8 or 16 bits (default 16)
 615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t phy_utmi_width;
 617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies whether the ULPI operates at double or single
 620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * data rate. This parameter is only applicable if PHY_TYPE is
 621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * ULPI.
 622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *
 623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - single data rate ULPI interface with 8 bit wide data
 624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * bus (default)
 625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - double data rate ULPI interface with 4 bit wide data
 626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * bus
 627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t phy_ulpi_ddr;
 629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies whether to use the internal or external supply to
 632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * drive the vbus with a ULPI phy.
 633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t phy_ulpi_ext_vbus;
 635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies whether to use the I2Cinterface for full speed PHY. This
 638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * parameter is only applicable if PHY_TYPE is FS.
 639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - No (default)
 640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Yes
 641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t i2c_enable;
 643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t ulpi_fs_ls;
 645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t ts_dline;
 647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies whether dedicated transmit FIFOs are
 650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * enabled for non periodic IN endpoints in device mode
 651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - No
 652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Yes
 653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t en_multiple_tx_fifo;
 655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Number of 4-byte words in each of the Tx FIFOs in device
 657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * mode when dynamic FIFO sizing is enabled.
 658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 4 to 768 (default 256)
 659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t dev_tx_fifo_size[MAX_TX_FIFOS];
 661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Thresholding enable flag-
 663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * bit 0 - enable non-ISO Tx thresholding
 664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * bit 1 - enable ISO Tx thresholding
 665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * bit 2 - enable Rx thresholding
 666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t thr_ctl;
 668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Thresholding length for Tx
 670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	FIFOs in 32 bit DWORDs
 671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t tx_thr_length;
 673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Thresholding length for Rx
 675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	FIFOs in 32 bit DWORDs
 676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t rx_thr_length;
 678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Specifies whether LPM (Link Power Management) support is enabled
 681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t lpm_enable;
 683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Per Transfer Interrupt
 685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	mode enable flag
 686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Enabled
 687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - Disabled
 688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t pti_enable;
 690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Multi Processor Interrupt
 692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 *	mode enable flag
 693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Enabled
 694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - Disabled
 695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t mpi_enable;
 697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** IS_USB Capability
 699:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Enabled
 700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - Disabled
 701:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 702:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t ic_usb_cap;
 703:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 704:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** AHB Threshold Ratio
 705:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2'b00 AHB Threshold = 	MAC Threshold
 706:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2'b01 AHB Threshold = 1/2 	MAC Threshold
 707:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2'b10 AHB Threshold = 1/4	MAC Threshold
 708:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2'b11 AHB Threshold = 1/8	MAC Threshold
 709:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 710:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t ahb_thr_ratio;
 711:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 712:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** ADP Support
 713:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Enabled
 714:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - Disabled
 715:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 716:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t adp_supp_enable;
 717:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** HFIR Reload Control
 719:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - The HFIR cannot be reloaded dynamically.
 720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Allow dynamic reloading of the HFIR register during runtime.
 721:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 722:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t reload_ctl;
 723:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 724:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Core Power down mode
 725:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - No Power Down is enabled
 726:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - Reserved
 727:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 2 - Complete Power Down (Hibernation)
 728:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 729:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t power_down;
 730:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 731:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** OTG revision supported
 732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 0 - OTG 1.3 revision
 733:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * 1 - OTG 2.0 revision
 734:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 735:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int32_t otg_ver;
 736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 737:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } dwc_otg_core_params_t;
 738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 739:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DEBUG
 740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** struct dwc_otg_core_if;
 741:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef struct hc_xfer_info {
 742:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	struct dwc_otg_core_if *core_if;
 743:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_hc_t *hc;
 744:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } hc_xfer_info_t;
 745:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
 746:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*
 747:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Device States
 748:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 749:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** typedef enum dwc_otg_lx_state {
 750:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** On state */
 751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_L0,
 752:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** LPM sleep state*/
 753:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_L1,
 754:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** USB suspend state*/
 755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_L2,
 756:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Off state*/
 757:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_OTG_L3
 758:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } dwc_otg_lx_state_e;
 759:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 760:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** struct dwc_otg_global_regs_backup {
 761:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gotgctl_local;
 762:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gintmsk_local;
 763:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gahbcfg_local;
 764:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gusbcfg_local;
 765:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t grxfsiz_local;
 766:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gnptxfsiz_local;
 767:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef CONFIG_USB_DWC_OTG_LPM
 768:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t glpmcfg_local;
 769:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
 770:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gi2cctl_local;
 771:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hptxfsiz_local;
 772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t pcgcctl_local;
 773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gdfifocfg_local;
 774:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t dtxfsiz_local[MAX_EPS_CHANNELS];
 775:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t gpwrdn_local;
 776:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** };
 777:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 778:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** struct dwc_otg_host_regs_backup {
 779:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hcfg_local;
 780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t haintmsk_local;
 781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hcintmsk_local[MAX_EPS_CHANNELS];
 782:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hprt0_local;
 783:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hfir_local;
 784:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** };
 785:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 786:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** struct dwc_otg_dev_regs_backup {
 787:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t dcfg;
 788:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t dctl;
 789:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t daintmsk;
 790:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t diepmsk;
 791:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t doepmsk;
 792:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t diepctl[MAX_EPS_CHANNELS];
 793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t dieptsiz[MAX_EPS_CHANNELS];
 794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t diepdma[MAX_EPS_CHANNELS];
 795:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t doepfn[MAX_EPS_CHANNELS];
 796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** };
 797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
 798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The <code>dwc_otg_core_if</code> structure contains information needed to manage
 799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * the DWC_otg controller acting in either host or device mode. It
 800:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * represents the programming view of the controller as a whole.
 801:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** struct dwc_otg_core_if {
 803:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Parameters that define how the core should be configured.*/
 804:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_core_params_t *core_params;
 805:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 806:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Core Global registers starting at offset 000h. */
 807:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_core_global_regs_t *core_global_regs;
 808:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 809:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Device-specific information */
 810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_dev_if_t *dev_if;
 811:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Host-specific information */
 812:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_host_if_t *host_if;
 813:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 814:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Value from SNPSID register */
 815:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t snpsid;
 816:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 817:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/*
 818:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Set to 1 if the core PHY interface bits in USBCFG have been
 819:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * initialized.
 820:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 821:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t phy_init_done;
 822:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 823:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/*
 824:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * SRP Success flag, set by srp success interrupt in FS I2C mode
 825:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 826:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t srp_success;
 827:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t srp_timer_started;
 828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Timer for SRP. If it expires before SRP is successful
 829:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * clear the SRP. */
 830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_timer_t *srp_timer;
 831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 832:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DWC_DEV_SRPCAP
 833:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/* This timer is needed to power on the hibernated host core if SRP is not
 834:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * initiated on connected SRP capable device for limited period of time
 835:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 836:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t pwron_timer_started;
 837:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_timer_t *pwron_timer;
 838:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
 839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/* Common configuration information */
 840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Power and Clock Gating Control Register */
 841:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	volatile uint32_t *pcgcctl;
 842:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_PCGCCTL_OFFSET 0xE00
 843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 844:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Push/pop addresses for endpoints or host channels.*/
 845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t *data_fifo[MAX_EPS_CHANNELS];
 846:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_DATA_FIFO_OFFSET 0x1000
 847:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define DWC_OTG_DATA_FIFO_SIZE 0x1000
 848:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 849:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Total RAM for FIFOs (Bytes) */
 850:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t total_fifo_size;
 851:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Size of Rx FIFO (Bytes) */
 852:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t rx_fifo_size;
 853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Size of Non-periodic Tx FIFO (Bytes) */
 854:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t nperio_tx_fifo_size;
 855:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 856:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** 1 if DMA is enabled, 0 otherwise. */
 857:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t dma_enable;
 858:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 859:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** 1 if DMA descriptor is enabled, 0 otherwise. */
 860:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t dma_desc_enable;
 861:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** 1 if PTI Enhancement mode is enabled, 0 otherwise. */
 863:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t pti_enh_enable;
 864:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 865:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** 1 if MPI Enhancement mode is enabled, 0 otherwise. */
 866:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t multiproc_int_enable;
 867:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 868:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** 1 if dedicated Tx FIFOs are enabled, 0 otherwise. */
 869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t en_multiple_tx_fifo;
 870:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 871:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Set to 1 if multiple packets of a high-bandwidth transfer is in
 872:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * process of being queued */
 873:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t queuing_high_bandwidth;
 874:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 875:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Hardware Configuration -- stored here for convenience.*/
 876:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hwcfg1_data_t hwcfg1;
 877:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hwcfg2_data_t hwcfg2;
 878:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hwcfg3_data_t hwcfg3;
 879:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hwcfg4_data_t hwcfg4;
 880:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 881:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Host and Device Configuration -- stored here for convenience.*/
 882:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hcfg_data_t hcfg;
 883:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dcfg_data_t dcfg;
 884:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 885:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** The operational State, during transations
 886:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * (a_host>>a_peripherial and b_device=>b_host) this may not
 887:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * match the core but allows the software to determine
 888:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * transitions.
 889:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 890:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t op_state;
 891:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 892:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/**
 893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * Set to 1 if the HCD needs to be restarted on a session request
 894:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * interrupt. This is required if no connector ID status change has
 895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 * occurred since the HCD was last disconnected.
 896:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	 */
 897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t restart_hcd_on_session_req;
 898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 899:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** HCD callbacks */
 900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** A-Device is a_host */
 901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define A_HOST		(1)
 902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** A-Device is a_suspend */
 903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define A_SUSPEND	(2)
 904:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** A-Device is a_peripherial */
 905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define A_PERIPHERAL	(3)
 906:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** B-Device is operating as a Peripheral. */
 907:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define B_PERIPHERAL	(4)
 908:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** B-Device is operating as a Host. */
 909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define B_HOST		(5)
 910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 911:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** HCD callbacks */
 912:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	struct dwc_otg_cil_callbacks *hcd_cb;
 913:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** PCD callbacks */
 914:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	struct dwc_otg_cil_callbacks *pcd_cb;
 915:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 916:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Device mode Periodic Tx FIFO Mask */
 917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t p_tx_msk;
 918:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Device mode Periodic Tx FIFO Mask */
 919:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t tx_msk;
 920:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 921:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Workqueue object used for handling several interrupts */
 922:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_workq_t *wq_otg;
 923:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 924:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Timer object used for handling "Wakeup Detected" Interrupt */
 925:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_timer_t *wkp_timer;
 926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 927:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DEBUG
 928:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t start_hcchar_val[MAX_EPS_CHANNELS];
 929:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 930:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hc_xfer_info_t hc_xfer_info[MAX_EPS_CHANNELS];
 931:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_timer_t *hc_xfer_timer[MAX_EPS_CHANNELS];
 932:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 933:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hfnum_7_samples;
 934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint64_t hfnum_7_frrem_accum;
 935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hfnum_0_samples;
 936:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint64_t hfnum_0_frrem_accum;
 937:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t hfnum_other_samples;
 938:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint64_t hfnum_other_frrem_accum;
 939:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
 940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 941:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DWC_UTE_CFI
 942:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t pwron_rxfsiz;
 943:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t pwron_gnptxfsiz;
 944:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t pwron_txfsiz[15];
 945:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 946:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t init_rxfsiz;
 947:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t init_gnptxfsiz;
 948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint16_t init_txfsiz[15];
 949:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
 950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 951:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Lx state of device */
 952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_lx_state_e lx_state;
 953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 954:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Saved Core Global registers */
 955:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	struct dwc_otg_global_regs_backup *gr_backup;
 956:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Saved Host registers */
 957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	struct dwc_otg_host_regs_backup *hr_backup;
 958:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Saved Device registers */
 959:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	struct dwc_otg_dev_regs_backup *dr_backup;
 960:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 961:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Power Down Enable */
 962:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t power_down;
 963:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 964:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** ADP support Enable */
 965:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t adp_enable;
 966:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 967:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** ADP structure object */
 968:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_adp_t adp;
 969:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 970:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** hibernation/suspend flag */
 971:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	int hibernation_suspend;
 972:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 973:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** OTG revision supported */
 974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t otg_ver;
 975:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 976:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** OTG status flag used for HNP polling */
 977:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint8_t otg_sts;
 978:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 979:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	/** Pointer to either hcd->lock or pcd->lock */
 980:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_spinlock_t *lock;
 981:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** };
 982:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 983:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DEBUG
 984:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*
 985:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function is called when transfer is timed out.
 986:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 987:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void hc_xfer_timeout(void *ptr);
 988:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
 989:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 990:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*
 991:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The following functions are functions for works
 992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * using during handling some interrupts
 993:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
 994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void w_conn_id_status_change(void *p);
 995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void w_wakeup_detected(void *p);
 997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
 998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** Saves global register values into system memory. */
 999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_save_global_regs(dwc_otg_core_if_t * core_if);
1000:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** Saves device register values into system memory. */
1001:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_save_dev_regs(dwc_otg_core_if_t * core_if);
1002:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** Saves host register values into system memory. */
1003:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_save_host_regs(dwc_otg_core_if_t * core_if);
1004:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** Restore global register values. */
1005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_restore_global_regs(dwc_otg_core_if_t * core_if);
1006:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** Restore host register values. */
1007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_restore_host_regs(dwc_otg_core_if_t * core_if, int reset);
1008:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** Restore device register values. */
1009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_restore_dev_regs(dwc_otg_core_if_t * core_if,
1010:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				    int rem_wakeup);
1011:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int restore_lpm_i2c_regs(dwc_otg_core_if_t * core_if);
1012:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int restore_essential_regs(dwc_otg_core_if_t * core_if, int rmode,
1013:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				  int is_host);
1014:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1015:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_host_hibernation_restore(dwc_otg_core_if_t * core_if,
1016:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					    int restore_mode, int reset);
1017:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_device_hibernation_restore(dwc_otg_core_if_t * core_if,
1018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					      int rem_wakeup, int reset);
1019:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*
1021:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The following functions support initialization of the CIL driver component
1022:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * and the DWC_otg controller.
1023:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1024:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_core_host_init(dwc_otg_core_if_t * _core_if);
1025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_core_dev_init(dwc_otg_core_if_t * _core_if);
1026:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1027:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** @name Device CIL Functions
1028:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The following functions support managing the DWC_otg controller in device
1029:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * mode.
1030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1031:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**@{*/
1032:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_wakeup(dwc_otg_core_if_t * _core_if);
1033:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_read_setup_packet(dwc_otg_core_if_t * _core_if,
1034:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				      uint32_t * _dest);
1035:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern uint32_t dwc_otg_get_frame_number(dwc_otg_core_if_t * _core_if);
1036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep0_activate(dwc_otg_core_if_t * _core_if, dwc_ep_t * _ep);
1037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep_activate(dwc_otg_core_if_t * _core_if, dwc_ep_t * _ep);
1038:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep_deactivate(dwc_otg_core_if_t * _core_if, dwc_ep_t * _ep);
1039:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep_start_transfer(dwc_otg_core_if_t * _core_if,
1040:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				      dwc_ep_t * _ep);
1041:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep_start_zl_transfer(dwc_otg_core_if_t * _core_if,
1042:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					 dwc_ep_t * _ep);
1043:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep0_start_transfer(dwc_otg_core_if_t * _core_if,
1044:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				       dwc_ep_t * _ep);
1045:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep0_continue_transfer(dwc_otg_core_if_t * _core_if,
1046:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					  dwc_ep_t * _ep);
1047:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep_write_packet(dwc_otg_core_if_t * _core_if,
1048:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				    dwc_ep_t * _ep, int _dma);
1049:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep_set_stall(dwc_otg_core_if_t * _core_if, dwc_ep_t * _ep);
1050:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_ep_clear_stall(dwc_otg_core_if_t * _core_if,
1051:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dwc_ep_t * _ep);
1052:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_enable_device_interrupts(dwc_otg_core_if_t * _core_if);
1053:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1054:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef DWC_EN_ISOC
1055:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_iso_ep_start_frm_transfer(dwc_otg_core_if_t * core_if,
1056:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					      dwc_ep_t * ep);
1057:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_iso_ep_start_buf_transfer(dwc_otg_core_if_t * core_if,
1058:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					      dwc_ep_t * ep);
1059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif /* DWC_EN_ISOC */
1060:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**@}*/
1061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** @name Host CIL Functions
1063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The following functions support managing the DWC_otg controller in host
1064:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * mode.
1065:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1066:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**@{*/
1067:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_hc_init(dwc_otg_core_if_t * _core_if, dwc_hc_t * _hc);
1068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_hc_halt(dwc_otg_core_if_t * _core_if,
1069:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 			    dwc_hc_t * _hc, dwc_otg_halt_status_e _halt_status);
1070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_hc_cleanup(dwc_otg_core_if_t * _core_if, dwc_hc_t * _hc);
1071:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_hc_start_transfer(dwc_otg_core_if_t * _core_if,
1072:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				      dwc_hc_t * _hc);
1073:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern int dwc_otg_hc_continue_transfer(dwc_otg_core_if_t * _core_if,
1074:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					dwc_hc_t * _hc);
1075:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_hc_do_ping(dwc_otg_core_if_t * _core_if, dwc_hc_t * _hc);
1076:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_hc_write_packet(dwc_otg_core_if_t * _core_if,
1077:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				    dwc_hc_t * _hc);
1078:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_enable_host_interrupts(dwc_otg_core_if_t * _core_if);
1079:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_disable_host_interrupts(dwc_otg_core_if_t * _core_if);
1080:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1081:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_hc_start_transfer_ddma(dwc_otg_core_if_t * core_if,
1082:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 					   dwc_hc_t * hc);
1083:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1084:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern uint32_t calc_frame_interval(dwc_otg_core_if_t * core_if);
1085:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1086:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #ifdef USE_IFX_DEV 
1087:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** int32_t dwc_otg_handle_disconnect_intr(dwc_otg_core_if_t * core_if);
1088:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #endif
1089:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1090:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /* Macro used to clear one channel interrupt */
1091:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define clear_hc_int(_hc_regs_, _intr_) \
1092:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** do { \
1093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hcint_data_t hcint_clear = {.d32 = 0}; \
1094:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hcint_clear.b._intr_ = 1; \
1095:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_WRITE_REG32(&(_hc_regs_)->hcint, hcint_clear.d32); \
1096:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } while (0)
1097:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1099:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /*
1101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * Macro used to disable one channel interrupt. Channel interrupts are
1102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * disabled when the channel is halted or released by the interrupt handler.
1103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * There is no need to handle further interrupts of that type until the
1104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * channel is re-assigned. In fact, subsequent handling may cause crashes
1105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * because the channel structures are cleaned up when the channel is released.
1106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** #define disable_hc_int(_hc_regs_, _intr_) \
1108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** do { \
1109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hcintmsk_data_t hcintmsk = {.d32 = 0}; \
1110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hcintmsk.b._intr_ = 1; \
1111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	DWC_MODIFY_REG32(&(_hc_regs_)->hcintmsk, hcintmsk.d32, 0); \
1112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** } while (0)
1113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function Reads HPRT0 in preparation to modify. It keeps the
1116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * WC bits 0 so that if they are read as 1, they won't clear when you
1117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * write it back
1118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
1120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
  27              		.loc 1 1120 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
1121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hprt0_data_t hprt0;
1122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
  43              		.loc 1 1122 0
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a DB68     		ldr	r3, [r3, #12]
  46 000c 5B68     		ldr	r3, [r3, #4]
  47 000e 1846     		mov	r0, r3
  48 0010 FFF7FEFF 		bl	DWC_READ_REG32
  49 0014 0346     		mov	r3, r0
  50 0016 FB60     		str	r3, [r7, #12]
1123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hprt0.b.prtena = 0;
  51              		.loc 1 1123 0
  52 0018 FB68     		ldr	r3, [r7, #12]
  53 001a 6FF38203 		bfc	r3, #2, #1
  54 001e FB60     		str	r3, [r7, #12]
1124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hprt0.b.prtconndet = 0;
  55              		.loc 1 1124 0
  56 0020 FB68     		ldr	r3, [r7, #12]
  57 0022 6FF34103 		bfc	r3, #1, #1
  58 0026 FB60     		str	r3, [r7, #12]
1125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hprt0.b.prtenchng = 0;
  59              		.loc 1 1125 0
  60 0028 FB68     		ldr	r3, [r7, #12]
  61 002a 6FF3C303 		bfc	r3, #3, #1
  62 002e FB60     		str	r3, [r7, #12]
1126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	hprt0.b.prtovrcurrchng = 0;
  63              		.loc 1 1126 0
  64 0030 FB68     		ldr	r3, [r7, #12]
  65 0032 6FF34513 		bfc	r3, #5, #1
  66 0036 FB60     		str	r3, [r7, #12]
1127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return hprt0.d32;
  67              		.loc 1 1127 0
  68 0038 FB68     		ldr	r3, [r7, #12]
1128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
  69              		.loc 1 1128 0
  70 003a 1846     		mov	r0, r3
  71 003c 07F11007 		add	r7, r7, #16
  72 0040 BD46     		mov	sp, r7
  73 0042 80BD     		pop	{r7, pc}
  74              		.cfi_endproc
  75              	.LFE1:
  77              		.section	.text.dwc_otg_mode,"ax",%progbits
  78              		.align	2
  79              		.thumb
  80              		.thumb_func
  82              	dwc_otg_mode:
  83              	.LFB10:
1129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**@}*/
1131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /** @name Common CIL Functions
1133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * The following functions support managing the DWC_otg controller in either
1134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * device or host mode.
1135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**@{*/
1137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_read_packet(dwc_otg_core_if_t * core_if,
1139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				uint8_t * dest, uint16_t bytes);
1140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_flush_tx_fifo(dwc_otg_core_if_t * _core_if, const int _num);
1142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_flush_rx_fifo(dwc_otg_core_if_t * _core_if);
1143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** extern void dwc_otg_core_reset(dwc_otg_core_if_t * _core_if);
1144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function returns the Core Interrupt register.
1147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t * core_if)
1149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return (DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
1151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		DWC_READ_REG32(&core_if->core_global_regs->gintmsk));
1152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function returns the OTG Interrupt register.
1156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_otg_intr(dwc_otg_core_if_t * core_if)
1158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return (DWC_READ_REG32(&core_if->core_global_regs->gotgint));
1160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function reads the Device All Endpoints Interrupt register and
1164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * returns the IN endpoint interrupt bits.
1165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_dev_all_in_ep_intr(dwc_otg_core_if_t *
1167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 						       core_if)
1168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t v;
1171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	if (core_if->multiproc_int_enable) {
1173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&core_if->dev_if->
1174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_global_regs->deachint) &
1175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&core_if->
1176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_if->dev_global_regs->deachintmsk);
1177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	} else {
1178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
1179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
1180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	}
1181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return (v & 0xffff);
1182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function reads the Device All Endpoints Interrupt register and
1186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * returns the OUT endpoint interrupt bits.
1187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_dev_all_out_ep_intr(dwc_otg_core_if_t *
1189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 							core_if)
1190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t v;
1192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	if (core_if->multiproc_int_enable) {
1194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&core_if->dev_if->
1195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_global_regs->deachint) &
1196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&core_if->
1197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_if->dev_global_regs->deachintmsk);
1198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	} else {
1199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
1200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
1201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	}
1202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return ((v & 0xffff0000) >> 16);
1204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function returns the Device IN EP Interrupt register
1208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_dev_in_ep_intr(dwc_otg_core_if_t * core_if,
1210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 						   dwc_ep_t * ep)
1211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
1213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t v, msk, emp;
1214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	if (core_if->multiproc_int_enable) {
1216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		msk =
1217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&dev_if->
1218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_global_regs->diepeachintmsk[ep->num]);
1219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		emp =
1220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&dev_if->
1221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_global_regs->dtknqr4_fifoemptymsk);
1222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		msk |= ((emp >> ep->num) & 0x1) << 7;
1223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
1224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	} else {
1225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
1226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		emp =
1227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&dev_if->
1228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_global_regs->dtknqr4_fifoemptymsk);
1229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		msk |= ((emp >> ep->num) & 0x1) << 7;
1230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
1231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	}
1232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return v;
1234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function returns the Device OUT EP Interrupt register
1238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_dev_out_ep_intr(dwc_otg_core_if_t *
1240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 						    _core_if, dwc_ep_t * _ep)
1241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	dwc_otg_dev_if_t *dev_if = _core_if->dev_if;
1243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	uint32_t v;
1244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	//doepmsk_data_t msk = {.d32 = 0 };
1245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	doepmsk_data_t msk;
1246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	if (_core_if->multiproc_int_enable) {
1248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		msk.d32 =
1249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		    DWC_READ_REG32(&dev_if->
1250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   dev_global_regs->doepeachintmsk[_ep->num]);
1251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		if (_core_if->pti_enh_enable) {
1252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 			msk.b.pktdrpsts = 1;
1253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		}
1254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&dev_if->
1255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   out_ep_regs[_ep->num]->doepint) & msk.d32;
1256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	} else {
1257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
1258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		if (_core_if->pti_enh_enable) {
1259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 			msk.b.pktdrpsts = 1;
1260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		}
1261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		v = DWC_READ_REG32(&dev_if->
1262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 				   out_ep_regs[_ep->num]->doepint) & msk.d32;
1263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	}
1264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return v;
1265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function returns the Host All Channel Interrupt register
1269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_host_all_channels_intr(dwc_otg_core_if_t *
1271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 							   _core_if)
1272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return (DWC_READ_REG32(&_core_if->host_if->host_global_regs->haint));
1274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_read_host_channel_intr(dwc_otg_core_if_t *
1277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 						      _core_if, dwc_hc_t * _hc)
1278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
1279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return (DWC_READ_REG32
1280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 		(&_core_if->host_if->hc_regs[_hc->hc_num]->hcint));
1281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
1282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 
1283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** /**
1284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * This function returns the mode of the operation, host or device.
1285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  *
1286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  * @return 0 - Device Mode, 1 - Host Mode
1287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h ****  */
1288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** static inline uint32_t dwc_otg_mode(dwc_otg_core_if_t * _core_if)
1289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** {
  84              		.loc 1 1289 0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 8
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88 0000 80B5     		push	{r7, lr}
  89              	.LCFI3:
  90              		.cfi_def_cfa_offset 8
  91              		.cfi_offset 7, -8
  92              		.cfi_offset 14, -4
  93 0002 82B0     		sub	sp, sp, #8
  94              	.LCFI4:
  95              		.cfi_def_cfa_offset 16
  96 0004 00AF     		add	r7, sp, #0
  97              	.LCFI5:
  98              		.cfi_def_cfa_register 7
  99 0006 7860     		str	r0, [r7, #4]
1290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** 	return (DWC_READ_REG32(&_core_if->core_global_regs->gintsts) & 0x1);
 100              		.loc 1 1290 0
 101 0008 7B68     		ldr	r3, [r7, #4]
 102 000a 5B68     		ldr	r3, [r3, #4]
 103 000c 03F11403 		add	r3, r3, #20
 104 0010 1846     		mov	r0, r3
 105 0012 FFF7FEFF 		bl	DWC_READ_REG32
 106 0016 0346     		mov	r3, r0
 107 0018 03F00103 		and	r3, r3, #1
1291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.h **** }
 108              		.loc 1 1291 0
 109 001c 1846     		mov	r0, r3
 110 001e 07F10807 		add	r7, r7, #8
 111 0022 BD46     		mov	sp, r7
 112 0024 80BD     		pop	{r7, pc}
 113              		.cfi_endproc
 114              	.LFE10:
 116 0026 00BF     		.section	.rodata
 117              		.align	2
 118              	.LC0:
 119 0000 6477635F 		.ascii	"dwc_otg\000"
 119      6F746700 
 120              		.align	2
 121              	.LC1:
 122 0008 57616B65 		.ascii	"Wake Up Timer\000"
 122      20557020 
 122      54696D65 
 122      7200
 123 0016 0000     		.section	.text.dwc_otg_cil_init,"ax",%progbits
 124              		.align	2
 125              		.global	dwc_otg_cil_init
 126              		.thumb
 127              		.thumb_func
 129              	dwc_otg_cil_init:
 130              	.LFB20:
 131              		.file 2 "../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c"
   1:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /* ==========================================================================
   2:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * $File: //dwh/usb_iip/dev/software/otg/linux/drivers/dwc_otg_cil.c $
   3:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * $Revision: #178 $
   4:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * $Date: 2010/11/29 $
   5:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * $Change: 1636033 $
   6:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
   7:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Synopsys HS OTG Linux Software Driver and documentation (hereinafter,
   8:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * "Software") is an Unsupported proprietary work of Synopsys, Inc. unless
   9:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * otherwise expressly agreed to in writing between Synopsys and you.
  10:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
  11:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * The Software IS NOT an item of Licensed Software or Licensed Product under
  12:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * any End User Software License Agreement or Agreement for Licensed Product
  13:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * with Synopsys or any supplement thereto. You are permitted to use and
  14:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * redistribute this Software in source and binary forms, with or without
  15:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * modification, provided that redistributions of source code must retain this
  16:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * notice. You may not view, use, disclose, copy or distribute this file or
  17:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * any information contained herein except pursuant to this license grant from
  18:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Synopsys. If you do not agree with this notice, including the disclaimer
  19:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * below, then you are not authorized to use the Software.
  20:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
  21:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS
  22:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,
  25:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  26:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  29:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
  30:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
  31:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * DAMAGE.
  32:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * ========================================================================== */
  33:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
  34:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*******************************************************************************
  35:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  Copyright (c) 2011, Infineon Technologies AG                                 **
  36:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  All rights reserved.                                                         **
  37:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****                                                                               **
  38:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  Redistribution and use in source and binary forms, with or without           **
  39:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  modification,are permitted provided that the following conditions are met:   **
  40:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****                                                                               **
  41:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *Redistributions of source code must retain the above copyright notice,      **
  42:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  this list of conditions and the following disclaimer.                        **
  43:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  44:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  this list of conditions and the following disclaimer in the documentation    **
  45:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  and/or other materials provided with the distribution.                       **
  46:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  47:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  may be used to endorse or promote products derived from this software without**
  48:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  specific prior written permission.                                           **
  49:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****                                                                               **
  50:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  51:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  52:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  53:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  54:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  55:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  56:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  57:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  58:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  59:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  60:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  61:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****                                                                               **
  62:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  To improve the quality of the software, users are encouraged to share        **
  63:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  64:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  dave@infineon.com).                                                          **
  65:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****                                                                               **
  66:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ********************************************************************************
  67:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  68:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  69:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** PLATFORM : Infineon XMC4000 Series                                         **
  70:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  71:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** COMPILER : Compiler Independent                                            **
  72:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  73:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** AUTHOR : App Developer                                                     **
  74:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  75:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  76:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  77:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** MODIFICATION DATE : Dec 4, 2012                                           **
  78:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  79:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** *******************************************************************************/
  80:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
  81:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*******************************************************************************
  82:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                       Author(s) Identity                                   **
  83:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ********************************************************************************
  84:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** **                                                                            **
  85:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** Initials    Name                                                           **
  86:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** ---------------------------------------------------------------------------**
  87:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** ** CM          App Developer                                                  **
  88:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** *******************************************************************************/
  89:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
  90:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
  91:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /** @file
  92:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
  93:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * The Core Interface Layer provides basic services for accessing and
  94:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * managing the DWC_otg hardware. These services are used by both the
  95:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Host Controller Driver and the Peripheral Controller Driver.
  96:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
  97:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * The CIL manages the memory map for the core so that the HCD and PCD
  98:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * don't have to do this separately. It also handles basic tasks like
  99:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * reading/writing the registers and data FIFOs in the controller.
 100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Some of the data access functions provide encapsulation of several
 101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * operations required to perform a task, such as writing multiple
 102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * registers to start a transfer. Finally, the CIL performs basic
 103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * services that are not specific to either the host or device modes
 104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * of operation. These services include management of the OTG Host
 105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Negotiation Protocol (HNP) and Session Request Protocol (SRP). A
 106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Diagnostic API is also provided to allow testing of the controller
 107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * hardware.
 108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * The Core Interface Layer has the following requirements:
 110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * - Provides basic controller operations.
 111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * - Minimal use of OS services. 
 112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * - The OS services used will be abstracted by using inline functions
 113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *	 or macros.
 114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #include "../type_CM.h"
 117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #include "../dwc_common_port/dwc_os.h"
 118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #include "dwc_otg_regs.h"
 119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #include "dwc_otg_cil.h"
 120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static int dwc_otg_setup_params(dwc_otg_core_if_t * core_if);
 122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
 124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function is called to initialize the DWC_otg CSR data
 125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * structures. The register addresses in the device and host
 126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * structures are initialized from the base address supplied by the
 127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * caller. The calling function must make the OS calls to get the
 128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * base address of the DWC_otg controller registers. The core_params
 129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * argument holds the parameters that specify how the core should be
 130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * configured.
 131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param reg_base_addr Base address of DWC_otg core registers
 133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** dwc_otg_core_if_t *dwc_otg_cil_init(const uint32_t * reg_base_addr)
 138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 132              		.loc 2 138 0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 32
 135              		@ frame_needed = 1, uses_anonymous_args = 0
 136 0000 80B5     		push	{r7, lr}
 137              	.LCFI6:
 138              		.cfi_def_cfa_offset 8
 139              		.cfi_offset 7, -8
 140              		.cfi_offset 14, -4
 141 0002 88B0     		sub	sp, sp, #32
 142              	.LCFI7:
 143              		.cfi_def_cfa_offset 40
 144 0004 00AF     		add	r7, sp, #0
 145              	.LCFI8:
 146              		.cfi_def_cfa_register 7
 147 0006 7860     		str	r0, [r7, #4]
 139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_if_t *core_if = 0;
 148              		.loc 2 139 0
 149 0008 4FF00003 		mov	r3, #0
 150 000c BB61     		str	r3, [r7, #24]
 140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_if_t *dev_if = 0;
 151              		.loc 2 140 0
 152 000e 4FF00003 		mov	r3, #0
 153 0012 7B61     		str	r3, [r7, #20]
 141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_host_if_t *host_if = 0;
 154              		.loc 2 141 0
 155 0014 4FF00003 		mov	r3, #0
 156 0018 3B61     		str	r3, [r7, #16]
 142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint8_t *reg_base = (uint8_t *) reg_base_addr;
 157              		.loc 2 142 0
 158 001a 7B68     		ldr	r3, [r7, #4]
 159 001c FB60     		str	r3, [r7, #12]
 143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i = 0;
 160              		.loc 2 143 0
 161 001e 4FF00003 		mov	r3, #0
 162 0022 FB61     		str	r3, [r7, #28]
 144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, reg_base_addr);
 146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if = (dwc_otg_core_if_t *)DWC_ALLOC(sizeof(dwc_otg_core_if_t));
 163              		.loc 2 147 0
 164 0024 4FF00000 		mov	r0, #0
 165 0028 4FF0D001 		mov	r1, #208
 166 002c FFF7FEFF 		bl	__DWC_ALLOC
 167 0030 B861     		str	r0, [r7, #24]
 148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//core_if = (dwc_otg_core_if_t *)malloc(sizeof(dwc_otg_core_if_t));
 149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//core_if = &gcore_if;
 150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if == NULL) {
 168              		.loc 2 151 0
 169 0032 BB69     		ldr	r3, [r7, #24]
 170 0034 002B     		cmp	r3, #0
 171 0036 02D1     		bne	.L6
 152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL,
 153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    "Allocation of dwc_otg_core_if_t failed\n");
 154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 0;
 172              		.loc 2 154 0
 173 0038 4FF00003 		mov	r3, #0
 174 003c 50E1     		b	.L7
 175              	.L6:
 155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_global_regs = (dwc_otg_core_global_regs_t *) reg_base;
 176              		.loc 2 157 0
 177 003e BB69     		ldr	r3, [r7, #24]
 178 0040 FA68     		ldr	r2, [r7, #12]
 179 0042 5A60     		str	r2, [r3, #4]
 158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Allocate the Device Mode structures.
 161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dev_if = DWC_ALLOC(sizeof(dwc_otg_dev_if_t));
 180              		.loc 2 162 0
 181 0044 4FF00000 		mov	r0, #0
 182 0048 4FF0BC01 		mov	r1, #188
 183 004c FFF7FEFF 		bl	__DWC_ALLOC
 184 0050 7861     		str	r0, [r7, #20]
 163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//dev_if = &gdev_if ;
 164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (dev_if == NULL) {
 185              		.loc 2 165 0
 186 0052 7B69     		ldr	r3, [r7, #20]
 187 0054 002B     		cmp	r3, #0
 188 0056 07D1     		bne	.L8
 166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Allocation of dwc_otg_dev_if_t failed\n");
 167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(core_if);
 189              		.loc 2 167 0
 190 0058 4FF00000 		mov	r0, #0
 191 005c B969     		ldr	r1, [r7, #24]
 192 005e FFF7FEFF 		bl	__DWC_FREE
 168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 0;
 193              		.loc 2 168 0
 194 0062 4FF00003 		mov	r3, #0
 195 0066 3BE1     		b	.L7
 196              	.L8:
 169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dev_if->dev_global_regs =
 172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (dwc_otg_device_global_regs_t *) (reg_base +
 197              		.loc 2 172 0
 198 0068 FB68     		ldr	r3, [r7, #12]
 199 006a 03F50062 		add	r2, r3, #2048
 171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dev_if->dev_global_regs =
 200              		.loc 2 171 0
 201 006e 7B69     		ldr	r3, [r7, #20]
 202 0070 1A60     		str	r2, [r3, #0]
 173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					      DWC_DEV_GLOBAL_REG_OFFSET);
 174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 203              		.loc 2 175 0
 204 0072 4FF00003 		mov	r3, #0
 205 0076 FB61     		str	r3, [r7, #28]
 206 0078 1FE0     		b	.L9
 207              	.L10:
 176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
 177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
 178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     (i * DWC_EP_REG_OFFSET));
 208              		.loc 2 178 0 discriminator 2
 209 007a FB69     		ldr	r3, [r7, #28]
 210 007c 4FEA4313 		lsl	r3, r3, #5
 177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
 211              		.loc 2 177 0 discriminator 2
 212 0080 03F51063 		add	r3, r3, #2304
 213 0084 FA68     		ldr	r2, [r7, #12]
 214 0086 D218     		adds	r2, r2, r3
 176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
 215              		.loc 2 176 0 discriminator 2
 216 0088 7969     		ldr	r1, [r7, #20]
 217 008a FB69     		ldr	r3, [r7, #28]
 218 008c 4FEA8303 		lsl	r3, r3, #2
 219 0090 CB18     		adds	r3, r1, r3
 220 0092 5A60     		str	r2, [r3, #4]
 179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
 181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
 182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     (i * DWC_EP_REG_OFFSET));
 221              		.loc 2 182 0 discriminator 2
 222 0094 FB69     		ldr	r3, [r7, #28]
 223 0096 4FEA4313 		lsl	r3, r3, #5
 181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
 224              		.loc 2 181 0 discriminator 2
 225 009a 03F53063 		add	r3, r3, #2816
 226 009e FA68     		ldr	r2, [r7, #12]
 227 00a0 D218     		adds	r2, r2, r3
 180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
 228              		.loc 2 180 0 discriminator 2
 229 00a2 7969     		ldr	r1, [r7, #20]
 230 00a4 FB69     		ldr	r3, [r7, #28]
 231 00a6 03F10803 		add	r3, r3, #8
 232 00aa 4FEA8303 		lsl	r3, r3, #2
 233 00ae CB18     		adds	r3, r1, r3
 234 00b0 5A60     		str	r2, [r3, #4]
 175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 235              		.loc 2 175 0 discriminator 2
 236 00b2 FB69     		ldr	r3, [r7, #28]
 237 00b4 03F10103 		add	r3, r3, #1
 238 00b8 FB61     		str	r3, [r7, #28]
 239              	.L9:
 175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 240              		.loc 2 175 0 is_stmt 0 discriminator 1
 241 00ba FB69     		ldr	r3, [r7, #28]
 242 00bc 072B     		cmp	r3, #7
 243 00be DCDD     		ble	.L10
 183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CILV, "in_ep_regs[%d]->diepctl=%p\n",
 184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    i, &dev_if->in_ep_regs[i]->diepctl);
 185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CILV, "out_ep_regs[%d]->doepctl=%p\n",
 186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    i, &dev_if->out_ep_regs[i]->doepctl);
 187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dev_if->speed = 0;	// unknown
 244              		.loc 2 189 0 is_stmt 1
 245 00c0 7B69     		ldr	r3, [r7, #20]
 246 00c2 4FF00002 		mov	r2, #0
 247 00c6 83F84420 		strb	r2, [r3, #68]
 190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->dev_if = dev_if;
 248              		.loc 2 191 0
 249 00ca BB69     		ldr	r3, [r7, #24]
 250 00cc 7A69     		ldr	r2, [r7, #20]
 251 00ce 9A60     		str	r2, [r3, #8]
 192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Allocate the Host Mode structures.
 195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	host_if = DWC_ALLOC(sizeof(dwc_otg_host_if_t));
 252              		.loc 2 196 0
 253 00d0 4FF00000 		mov	r0, #0
 254 00d4 4FF02C01 		mov	r1, #44
 255 00d8 FFF7FEFF 		bl	__DWC_ALLOC
 256 00dc 3861     		str	r0, [r7, #16]
 197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//host_if = &ghost_if;
 198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (host_if == NULL) {
 257              		.loc 2 199 0
 258 00de 3B69     		ldr	r3, [r7, #16]
 259 00e0 002B     		cmp	r3, #0
 260 00e2 0CD1     		bne	.L11
 200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL,
 201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    "Allocation of dwc_otg_host_if_t failed\n");
 202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(dev_if);
 261              		.loc 2 202 0
 262 00e4 4FF00000 		mov	r0, #0
 263 00e8 7969     		ldr	r1, [r7, #20]
 264 00ea FFF7FEFF 		bl	__DWC_FREE
 203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(core_if);
 265              		.loc 2 203 0
 266 00ee 4FF00000 		mov	r0, #0
 267 00f2 B969     		ldr	r1, [r7, #24]
 268 00f4 FFF7FEFF 		bl	__DWC_FREE
 204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 0;
 269              		.loc 2 204 0
 270 00f8 4FF00003 		mov	r3, #0
 271 00fc F0E0     		b	.L7
 272              	.L11:
 205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	host_if->host_global_regs = (dwc_otg_host_global_regs_t *)
 273              		.loc 2 207 0
 274 00fe FB68     		ldr	r3, [r7, #12]
 275 0100 03F58062 		add	r2, r3, #1024
 276 0104 3B69     		ldr	r3, [r7, #16]
 277 0106 1A60     		str	r2, [r3, #0]
 208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);
 209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	host_if->hprt0 =
 211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);
 278              		.loc 2 211 0
 279 0108 FB68     		ldr	r3, [r7, #12]
 280 010a 03F58862 		add	r2, r3, #1088
 210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	host_if->hprt0 =
 281              		.loc 2 210 0
 282 010e 3B69     		ldr	r3, [r7, #16]
 283 0110 5A60     		str	r2, [r3, #4]
 212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 284              		.loc 2 213 0
 285 0112 4FF00003 		mov	r3, #0
 286 0116 FB61     		str	r3, [r7, #28]
 287 0118 10E0     		b	.L12
 288              	.L13:
 214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
 215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
 216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     (i * DWC_OTG_CHAN_REGS_OFFSET));
 289              		.loc 2 216 0 discriminator 2
 290 011a FB69     		ldr	r3, [r7, #28]
 291 011c 4FEA4313 		lsl	r3, r3, #5
 215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
 292              		.loc 2 215 0 discriminator 2
 293 0120 03F5A063 		add	r3, r3, #1280
 294 0124 FA68     		ldr	r2, [r7, #12]
 295 0126 D118     		adds	r1, r2, r3
 214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
 296              		.loc 2 214 0 discriminator 2
 297 0128 3B69     		ldr	r3, [r7, #16]
 298 012a FA69     		ldr	r2, [r7, #28]
 299 012c 02F10202 		add	r2, r2, #2
 300 0130 43F82210 		str	r1, [r3, r2, lsl #2]
 213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 301              		.loc 2 213 0 discriminator 2
 302 0134 FB69     		ldr	r3, [r7, #28]
 303 0136 03F10103 		add	r3, r3, #1
 304 013a FB61     		str	r3, [r7, #28]
 305              	.L12:
 213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 306              		.loc 2 213 0 is_stmt 0 discriminator 1
 307 013c FB69     		ldr	r3, [r7, #28]
 308 013e 072B     		cmp	r3, #7
 309 0140 EBDD     		ble	.L13
 217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CILV, "hc_reg[%d]->hcchar=%p\n",
 218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    i, &host_if->hc_regs[i]->hcchar);
 219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	host_if->num_host_channels = MAX_EPS_CHANNELS;
 310              		.loc 2 221 0 is_stmt 1
 311 0142 3B69     		ldr	r3, [r7, #16]
 312 0144 4FF00802 		mov	r2, #8
 313 0148 83F82820 		strb	r2, [r3, #40]
 222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->host_if = host_if;
 314              		.loc 2 222 0
 315 014c BB69     		ldr	r3, [r7, #24]
 316 014e 3A69     		ldr	r2, [r7, #16]
 317 0150 DA60     		str	r2, [r3, #12]
 223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 318              		.loc 2 224 0
 319 0152 4FF00003 		mov	r3, #0
 320 0156 FB61     		str	r3, [r7, #28]
 321 0158 10E0     		b	.L14
 322              	.L15:
 225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->data_fifo[i] =
 226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
 227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  (i * DWC_OTG_DATA_FIFO_SIZE));
 323              		.loc 2 227 0 discriminator 2
 324 015a FB69     		ldr	r3, [r7, #28]
 325 015c 4FEA0333 		lsl	r3, r3, #12
 226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
 326              		.loc 2 226 0 discriminator 2
 327 0160 03F58053 		add	r3, r3, #4096
 328 0164 FA68     		ldr	r2, [r7, #12]
 329 0166 D118     		adds	r1, r2, r3
 225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->data_fifo[i] =
 330              		.loc 2 225 0 discriminator 2
 331 0168 BB69     		ldr	r3, [r7, #24]
 332 016a FA69     		ldr	r2, [r7, #28]
 333 016c 02F10802 		add	r2, r2, #8
 334 0170 43F82210 		str	r1, [r3, r2, lsl #2]
 224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 335              		.loc 2 224 0 discriminator 2
 336 0174 FB69     		ldr	r3, [r7, #28]
 337 0176 03F10103 		add	r3, r3, #1
 338 017a FB61     		str	r3, [r7, #28]
 339              	.L14:
 224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 340              		.loc 2 224 0 is_stmt 0 discriminator 1
 341 017c FB69     		ldr	r3, [r7, #28]
 342 017e 072B     		cmp	r3, #7
 343 0180 EBDD     		ble	.L15
 228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CILV, "data_fifo[%d]=0x%08lx\n",
 229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    i, (unsigned long)core_if->data_fifo[i]);
 230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->pcgcctl = (uint32_t *) (reg_base + DWC_OTG_PCGCCTL_OFFSET);
 344              		.loc 2 232 0 is_stmt 1
 345 0182 FB68     		ldr	r3, [r7, #12]
 346 0184 03F56062 		add	r2, r3, #3584
 347 0188 BB69     		ldr	r3, [r7, #24]
 348 018a DA61     		str	r2, [r3, #28]
 233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Initiate lx_state to L3 disconnected state */
 235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->lx_state = DWC_OTG_L3;
 349              		.loc 2 235 0
 350 018c BB69     		ldr	r3, [r7, #24]
 351 018e 4FF00302 		mov	r2, #3
 352 0192 83F88020 		strb	r2, [r3, #128]
 236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Store the contents of the hardware configuration registers here for
 238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * easy access later.
 239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg1.d32 =
 241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
 353              		.loc 2 241 0
 354 0196 BB69     		ldr	r3, [r7, #24]
 355 0198 5B68     		ldr	r3, [r3, #4]
 356 019a 03F14403 		add	r3, r3, #68
 357 019e 1846     		mov	r0, r3
 358 01a0 FFF7FEFF 		bl	DWC_READ_REG32
 359 01a4 0246     		mov	r2, r0
 240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg1.d32 =
 360              		.loc 2 240 0
 361 01a6 BB69     		ldr	r3, [r7, #24]
 362 01a8 DA64     		str	r2, [r3, #76]
 242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg2.d32 =
 243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 363              		.loc 2 243 0
 364 01aa BB69     		ldr	r3, [r7, #24]
 365 01ac 5B68     		ldr	r3, [r3, #4]
 366 01ae 03F14803 		add	r3, r3, #72
 367 01b2 1846     		mov	r0, r3
 368 01b4 FFF7FEFF 		bl	DWC_READ_REG32
 369 01b8 0246     		mov	r2, r0
 242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg2.d32 =
 370              		.loc 2 242 0
 371 01ba BB69     		ldr	r3, [r7, #24]
 372 01bc 1A65     		str	r2, [r3, #80]
 244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg3.d32 =
 245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
 373              		.loc 2 245 0
 374 01be BB69     		ldr	r3, [r7, #24]
 375 01c0 5B68     		ldr	r3, [r3, #4]
 376 01c2 03F14C03 		add	r3, r3, #76
 377 01c6 1846     		mov	r0, r3
 378 01c8 FFF7FEFF 		bl	DWC_READ_REG32
 379 01cc 0246     		mov	r2, r0
 244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg3.d32 =
 380              		.loc 2 244 0
 381 01ce BB69     		ldr	r3, [r7, #24]
 382 01d0 5A65     		str	r2, [r3, #84]
 246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg4.d32 =
 247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg4);
 383              		.loc 2 247 0
 384 01d2 BB69     		ldr	r3, [r7, #24]
 385 01d4 5B68     		ldr	r3, [r3, #4]
 386 01d6 03F15003 		add	r3, r3, #80
 387 01da 1846     		mov	r0, r3
 388 01dc FFF7FEFF 		bl	DWC_READ_REG32
 389 01e0 0246     		mov	r2, r0
 246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hwcfg4.d32 =
 390              		.loc 2 246 0
 391 01e2 BB69     		ldr	r3, [r7, #24]
 392 01e4 9A65     		str	r2, [r3, #88]
 248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "hwcfg1=%08x\n", core_if->hwcfg1.d32);
 250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "hwcfg2=%08x\n", core_if->hwcfg2.d32);
 251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
 252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);
 253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hcfg.d32 =
 255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 393              		.loc 2 255 0
 394 01e6 BB69     		ldr	r3, [r7, #24]
 395 01e8 DB68     		ldr	r3, [r3, #12]
 396 01ea 1B68     		ldr	r3, [r3, #0]
 397 01ec 1846     		mov	r0, r3
 398 01ee FFF7FEFF 		bl	DWC_READ_REG32
 399 01f2 0246     		mov	r2, r0
 254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hcfg.d32 =
 400              		.loc 2 254 0
 401 01f4 BB69     		ldr	r3, [r7, #24]
 402 01f6 DA65     		str	r2, [r3, #92]
 256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->dcfg.d32 =
 257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 403              		.loc 2 257 0
 404 01f8 BB69     		ldr	r3, [r7, #24]
 405 01fa 9B68     		ldr	r3, [r3, #8]
 406 01fc 1B68     		ldr	r3, [r3, #0]
 407 01fe 1846     		mov	r0, r3
 408 0200 FFF7FEFF 		bl	DWC_READ_REG32
 409 0204 0246     		mov	r2, r0
 256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->dcfg.d32 =
 410              		.loc 2 256 0
 411 0206 BB69     		ldr	r3, [r7, #24]
 412 0208 1A66     		str	r2, [r3, #96]
 258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "hcfg=%08x\n", core_if->hcfg.d32);
 260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "dcfg=%08x\n", core_if->dcfg.d32);
 261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "op_mode=%0x\n", core_if->hwcfg2.b.op_mode);
 263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "arch=%0x\n", core_if->hwcfg2.b.architecture);
 264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "num_dev_ep=%d\n", core_if->hwcfg2.b.num_dev_ep);
 265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "num_host_chan=%d\n",
 266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->hwcfg2.b.num_host_chan);
 267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "nonperio_tx_q_depth=0x%0x\n",
 268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->hwcfg2.b.nonperio_tx_q_depth);
 269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "host_perio_tx_q_depth=0x%0x\n",
 270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->hwcfg2.b.host_perio_tx_q_depth);
 271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "dev_token_q_depth=0x%0x\n",
 272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->hwcfg2.b.dev_token_q_depth);
 273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "Total FIFO SZ=%d\n",
 275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->hwcfg3.b.dfifo_depth);
 276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "xfer_size_cntr_width=%0x\n",
 277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->hwcfg3.b.xfer_size_cntr_width);
 278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Set the SRP sucess bit for FS-I2c
 281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->srp_success = 0;
 413              		.loc 2 282 0
 414 020a BB69     		ldr	r3, [r7, #24]
 415 020c 4FF00002 		mov	r2, #0
 416 0210 5A75     		strb	r2, [r3, #21]
 283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->srp_timer_started = 0;
 417              		.loc 2 283 0
 418 0212 BB69     		ldr	r3, [r7, #24]
 419 0214 4FF00002 		mov	r2, #0
 420 0218 9A75     		strb	r2, [r3, #22]
 284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Create new workqueue and init works
 287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->wq_otg = DWC_WORKQ_ALLOC("dwc_otg");
 421              		.loc 2 288 0
 422 021a 40F20000 		movw	r0, #:lower16:.LC0
 423 021e C0F20000 		movt	r0, #:upper16:.LC0
 424 0222 FFF7FEFF 		bl	DWC_WORKQ_ALLOC
 425 0226 0246     		mov	r2, r0
 426 0228 BB69     		ldr	r3, [r7, #24]
 427 022a 9A67     		str	r2, [r3, #120]
 289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->wq_otg == 0) {
 428              		.loc 2 289 0
 429 022c BB69     		ldr	r3, [r7, #24]
 430 022e 9B6F     		ldr	r3, [r3, #120]
 431 0230 002B     		cmp	r3, #0
 432 0232 11D1     		bne	.L16
 290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("DWC_WORKQ_ALLOC failed\n");
 291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(host_if);
 433              		.loc 2 291 0
 434 0234 4FF00000 		mov	r0, #0
 435 0238 3969     		ldr	r1, [r7, #16]
 436 023a FFF7FEFF 		bl	__DWC_FREE
 292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(dev_if);
 437              		.loc 2 292 0
 438 023e 4FF00000 		mov	r0, #0
 439 0242 7969     		ldr	r1, [r7, #20]
 440 0244 FFF7FEFF 		bl	__DWC_FREE
 293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(core_if);
 441              		.loc 2 293 0
 442 0248 4FF00000 		mov	r0, #0
 443 024c B969     		ldr	r1, [r7, #24]
 444 024e FFF7FEFF 		bl	__DWC_FREE
 294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 0;
 445              		.loc 2 294 0
 446 0252 4FF00003 		mov	r3, #0
 447 0256 43E0     		b	.L7
 448              	.L16:
 295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->snpsid = DWC_READ_REG32(&core_if->core_global_regs->gsnpsid);
 449              		.loc 2 297 0
 450 0258 BB69     		ldr	r3, [r7, #24]
 451 025a 5B68     		ldr	r3, [r3, #4]
 452 025c 03F14003 		add	r3, r3, #64
 453 0260 1846     		mov	r0, r3
 454 0262 FFF7FEFF 		bl	DWC_READ_REG32
 455 0266 0246     		mov	r2, r0
 456 0268 BB69     		ldr	r3, [r7, #24]
 457 026a 1A61     		str	r2, [r3, #16]
 298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Core Release: %x.%x%x%x\n",
 300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (core_if->snpsid >> 12 & 0xF),
 301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (core_if->snpsid >> 8 & 0xF),
 302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (core_if->snpsid >> 4 & 0xF), (core_if->snpsid & 0xF));
 303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->wkp_timer = DWC_TIMER_ALLOC("Wake Up Timer",
 458              		.loc 2 304 0
 459 026c 40F20000 		movw	r0, #:lower16:.LC1
 460 0270 C0F20000 		movt	r0, #:upper16:.LC1
 461 0274 40F20001 		movw	r1, #:lower16:w_wakeup_detected
 462 0278 C0F20001 		movt	r1, #:upper16:w_wakeup_detected
 463 027c BA69     		ldr	r2, [r7, #24]
 464 027e FFF7FEFF 		bl	DWC_TIMER_ALLOC
 465 0282 0246     		mov	r2, r0
 466 0284 BB69     		ldr	r3, [r7, #24]
 467 0286 DA67     		str	r2, [r3, #124]
 305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					     w_wakeup_detected, core_if);
 306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->wkp_timer == 0) {
 468              		.loc 2 306 0
 469 0288 BB69     		ldr	r3, [r7, #24]
 470 028a DB6F     		ldr	r3, [r3, #124]
 471 028c 002B     		cmp	r3, #0
 472 028e 16D1     		bne	.L17
 307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("DWC_TIMER_ALLOC failed\n");
 308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(host_if);
 473              		.loc 2 308 0
 474 0290 4FF00000 		mov	r0, #0
 475 0294 3969     		ldr	r1, [r7, #16]
 476 0296 FFF7FEFF 		bl	__DWC_FREE
 309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(dev_if);
 477              		.loc 2 309 0
 478 029a 4FF00000 		mov	r0, #0
 479 029e 7969     		ldr	r1, [r7, #20]
 480 02a0 FFF7FEFF 		bl	__DWC_FREE
 310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WORKQ_FREE(core_if->wq_otg);
 481              		.loc 2 310 0
 482 02a4 BB69     		ldr	r3, [r7, #24]
 483 02a6 9B6F     		ldr	r3, [r3, #120]
 484 02a8 1846     		mov	r0, r3
 485 02aa FFF7FEFF 		bl	DWC_WORKQ_FREE
 311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(core_if);
 486              		.loc 2 311 0
 487 02ae 4FF00000 		mov	r0, #0
 488 02b2 B969     		ldr	r1, [r7, #24]
 489 02b4 FFF7FEFF 		bl	__DWC_FREE
 312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 0;
 490              		.loc 2 312 0
 491 02b8 4FF00003 		mov	r3, #0
 492 02bc 10E0     		b	.L7
 493              	.L17:
 313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (dwc_otg_setup_params(core_if)) {
 494              		.loc 2 315 0
 495 02be B869     		ldr	r0, [r7, #24]
 496 02c0 FFF7FEFF 		bl	dwc_otg_setup_params
 316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Error while setting core params\n");
 317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hibernation_suspend = 0;
 497              		.loc 2 319 0
 498 02c4 BB69     		ldr	r3, [r7, #24]
 499 02c6 4FF00002 		mov	r2, #0
 500 02ca C3F8C020 		str	r2, [r3, #192]
 320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/** ADP initialization */
 322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->adp_enable) {
 501              		.loc 2 322 0
 502 02ce BB69     		ldr	r3, [r7, #24]
 503 02d0 D3F89430 		ldr	r3, [r3, #148]
 504 02d4 002B     		cmp	r3, #0
 505 02d6 02D0     		beq	.L18
 323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_adp_init(core_if);
 506              		.loc 2 323 0
 507 02d8 B869     		ldr	r0, [r7, #24]
 508 02da FFF7FEFF 		bl	dwc_otg_adp_init
 509              	.L18:
 324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	
 326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//core_if->op_state = 1;
 327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if;
 510              		.loc 2 327 0
 511 02de BB69     		ldr	r3, [r7, #24]
 512              	.L7:
 328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 513              		.loc 2 328 0
 514 02e0 1846     		mov	r0, r3
 515 02e2 07F12007 		add	r7, r7, #32
 516 02e6 BD46     		mov	sp, r7
 517 02e8 80BD     		pop	{r7, pc}
 518              		.cfi_endproc
 519              	.LFE20:
 521 02ea 00BF     		.section	.text.dwc_otg_cil_remove,"ax",%progbits
 522              		.align	2
 523              		.global	dwc_otg_cil_remove
 524              		.thumb
 525              		.thumb_func
 527              	dwc_otg_cil_remove:
 528              	.LFB21:
 329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
 331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function frees the structures allocated by dwc_otg_cil_init().
 332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if The core interface pointer returned from
 334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * 		  dwc_otg_cil_init().
 335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_cil_remove(dwc_otg_core_if_t * core_if)
 338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 529              		.loc 2 338 0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 8
 532              		@ frame_needed = 1, uses_anonymous_args = 0
 533 0000 80B5     		push	{r7, lr}
 534              	.LCFI9:
 535              		.cfi_def_cfa_offset 8
 536              		.cfi_offset 7, -8
 537              		.cfi_offset 14, -4
 538 0002 82B0     		sub	sp, sp, #8
 539              	.LCFI10:
 540              		.cfi_def_cfa_offset 16
 541 0004 00AF     		add	r7, sp, #0
 542              	.LCFI11:
 543              		.cfi_def_cfa_register 7
 544 0006 7860     		str	r0, [r7, #4]
 339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable all interrupts */
 340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 1, 0);
 545              		.loc 2 340 0
 546 0008 7B68     		ldr	r3, [r7, #4]
 547 000a 5B68     		ldr	r3, [r3, #4]
 548 000c 03F10803 		add	r3, r3, #8
 549 0010 1846     		mov	r0, r3
 550 0012 4FF00101 		mov	r1, #1
 551 0016 4FF00002 		mov	r2, #0
 552 001a FFF7FEFF 		bl	DWC_MODIFY_REG32
 341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, 0);
 553              		.loc 2 341 0
 554 001e 7B68     		ldr	r3, [r7, #4]
 555 0020 5B68     		ldr	r3, [r3, #4]
 556 0022 03F11803 		add	r3, r3, #24
 557 0026 1846     		mov	r0, r3
 558 0028 4FF00001 		mov	r1, #0
 559 002c FFF7FEFF 		bl	DWC_WRITE_REG32
 342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->wq_otg) {
 560              		.loc 2 343 0
 561 0030 7B68     		ldr	r3, [r7, #4]
 562 0032 9B6F     		ldr	r3, [r3, #120]
 563 0034 002B     		cmp	r3, #0
 564 0036 0BD0     		beq	.L20
 344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WORKQ_WAIT_WORK_DONE(core_if->wq_otg, 500);
 565              		.loc 2 344 0
 566 0038 7B68     		ldr	r3, [r7, #4]
 567 003a 9B6F     		ldr	r3, [r3, #120]
 568 003c 1846     		mov	r0, r3
 569 003e 4FF4FA71 		mov	r1, #500
 570 0042 FFF7FEFF 		bl	DWC_WORKQ_WAIT_WORK_DONE
 345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WORKQ_FREE(core_if->wq_otg);
 571              		.loc 2 345 0
 572 0046 7B68     		ldr	r3, [r7, #4]
 573 0048 9B6F     		ldr	r3, [r3, #120]
 574 004a 1846     		mov	r0, r3
 575 004c FFF7FEFF 		bl	DWC_WORKQ_FREE
 576              	.L20:
 346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dev_if) {
 577              		.loc 2 347 0
 578 0050 7B68     		ldr	r3, [r7, #4]
 579 0052 9B68     		ldr	r3, [r3, #8]
 580 0054 002B     		cmp	r3, #0
 581 0056 06D0     		beq	.L21
 348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(core_if->dev_if);
 582              		.loc 2 348 0
 583 0058 7B68     		ldr	r3, [r7, #4]
 584 005a 9B68     		ldr	r3, [r3, #8]
 585 005c 4FF00000 		mov	r0, #0
 586 0060 1946     		mov	r1, r3
 587 0062 FFF7FEFF 		bl	__DWC_FREE
 588              	.L21:
 349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->host_if) {
 589              		.loc 2 350 0
 590 0066 7B68     		ldr	r3, [r7, #4]
 591 0068 DB68     		ldr	r3, [r3, #12]
 592 006a 002B     		cmp	r3, #0
 593 006c 06D0     		beq	.L22
 351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(core_if->host_if);
 594              		.loc 2 351 0
 595 006e 7B68     		ldr	r3, [r7, #4]
 596 0070 DB68     		ldr	r3, [r3, #12]
 597 0072 4FF00000 		mov	r0, #0
 598 0076 1946     		mov	r1, r3
 599 0078 FFF7FEFF 		bl	__DWC_FREE
 600              	.L22:
 352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/** Remove ADP Timers  */
 355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->adp_enable) {
 601              		.loc 2 355 0
 602 007c 7B68     		ldr	r3, [r7, #4]
 603 007e D3F89430 		ldr	r3, [r3, #148]
 604 0082 002B     		cmp	r3, #0
 605 0084 02D0     		beq	.L23
 356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_adp_remove(core_if);
 606              		.loc 2 356 0
 607 0086 7868     		ldr	r0, [r7, #4]
 608 0088 FFF7FEFF 		bl	dwc_otg_adp_remove
 609              	.L23:
 357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->core_params) {
 610              		.loc 2 358 0
 611 008c 7B68     		ldr	r3, [r7, #4]
 612 008e 1B68     		ldr	r3, [r3, #0]
 613 0090 002B     		cmp	r3, #0
 614 0092 06D0     		beq	.L24
 359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_FREE(core_if->core_params);
 615              		.loc 2 359 0
 616 0094 7B68     		ldr	r3, [r7, #4]
 617 0096 1B68     		ldr	r3, [r3, #0]
 618 0098 4FF00000 		mov	r0, #0
 619 009c 1946     		mov	r1, r3
 620 009e FFF7FEFF 		bl	__DWC_FREE
 621              	.L24:
 360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->wkp_timer) {
 622              		.loc 2 361 0
 623 00a2 7B68     		ldr	r3, [r7, #4]
 624 00a4 DB6F     		ldr	r3, [r3, #124]
 625 00a6 002B     		cmp	r3, #0
 626 00a8 04D0     		beq	.L25
 362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_TIMER_FREE(core_if->wkp_timer);
 627              		.loc 2 362 0
 628 00aa 7B68     		ldr	r3, [r7, #4]
 629 00ac DB6F     		ldr	r3, [r3, #124]
 630 00ae 1846     		mov	r0, r3
 631 00b0 FFF7FEFF 		bl	DWC_TIMER_FREE
 632              	.L25:
 363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->srp_timer) {
 633              		.loc 2 364 0
 634 00b4 7B68     		ldr	r3, [r7, #4]
 635 00b6 9B69     		ldr	r3, [r3, #24]
 636 00b8 002B     		cmp	r3, #0
 637 00ba 04D0     		beq	.L26
 365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_TIMER_FREE(core_if->srp_timer);
 638              		.loc 2 365 0
 639 00bc 7B68     		ldr	r3, [r7, #4]
 640 00be 9B69     		ldr	r3, [r3, #24]
 641 00c0 1846     		mov	r0, r3
 642 00c2 FFF7FEFF 		bl	DWC_TIMER_FREE
 643              	.L26:
 366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_FREE(core_if);
 644              		.loc 2 367 0
 645 00c6 4FF00000 		mov	r0, #0
 646 00ca 7968     		ldr	r1, [r7, #4]
 647 00cc FFF7FEFF 		bl	__DWC_FREE
 368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 648              		.loc 2 368 0
 649 00d0 07F10807 		add	r7, r7, #8
 650 00d4 BD46     		mov	sp, r7
 651 00d6 80BD     		pop	{r7, pc}
 652              		.cfi_endproc
 653              	.LFE21:
 655              		.section	.text.dwc_otg_enable_global_interrupts,"ax",%progbits
 656              		.align	2
 657              		.global	dwc_otg_enable_global_interrupts
 658              		.thumb
 659              		.thumb_func
 661              	dwc_otg_enable_global_interrupts:
 662              	.LFB22:
 369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
 371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function enables the controller's Global Interrupt in the AHB Config
 372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * register.
 373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
 375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_enable_global_interrupts(dwc_otg_core_if_t * core_if)
 377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 663              		.loc 2 377 0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 16
 666              		@ frame_needed = 1, uses_anonymous_args = 0
 667 0000 80B5     		push	{r7, lr}
 668              	.LCFI12:
 669              		.cfi_def_cfa_offset 8
 670              		.cfi_offset 7, -8
 671              		.cfi_offset 14, -4
 672 0002 84B0     		sub	sp, sp, #16
 673              	.LCFI13:
 674              		.cfi_def_cfa_offset 24
 675 0004 00AF     		add	r7, sp, #0
 676              	.LCFI14:
 677              		.cfi_def_cfa_register 7
 678 0006 7860     		str	r0, [r7, #4]
 378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 679              		.loc 2 378 0
 680 0008 4FF00003 		mov	r3, #0
 681 000c FB60     		str	r3, [r7, #12]
 379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ahbcfg.b.glblintrmsk = 1;	/* Enable interrupts */
 682              		.loc 2 380 0
 683 000e FB68     		ldr	r3, [r7, #12]
 684 0010 43F00103 		orr	r3, r3, #1
 685 0014 FB60     		str	r3, [r7, #12]
 381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 0, ahbcfg.d32);
 686              		.loc 2 381 0
 687 0016 7B68     		ldr	r3, [r7, #4]
 688 0018 5B68     		ldr	r3, [r3, #4]
 689 001a 03F10802 		add	r2, r3, #8
 690 001e FB68     		ldr	r3, [r7, #12]
 691 0020 1046     		mov	r0, r2
 692 0022 4FF00001 		mov	r1, #0
 693 0026 1A46     		mov	r2, r3
 694 0028 FFF7FEFF 		bl	DWC_MODIFY_REG32
 382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 695              		.loc 2 382 0
 696 002c 07F11007 		add	r7, r7, #16
 697 0030 BD46     		mov	sp, r7
 698 0032 80BD     		pop	{r7, pc}
 699              		.cfi_endproc
 700              	.LFE22:
 702              		.section	.text.dwc_otg_disable_global_interrupts,"ax",%progbits
 703              		.align	2
 704              		.global	dwc_otg_disable_global_interrupts
 705              		.thumb
 706              		.thumb_func
 708              	dwc_otg_disable_global_interrupts:
 709              	.LFB23:
 383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
 385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function disables the controller's Global Interrupt in the AHB Config
 386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * register.
 387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
 389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_disable_global_interrupts(dwc_otg_core_if_t * core_if)
 391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 710              		.loc 2 391 0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 16
 713              		@ frame_needed = 1, uses_anonymous_args = 0
 714 0000 80B5     		push	{r7, lr}
 715              	.LCFI15:
 716              		.cfi_def_cfa_offset 8
 717              		.cfi_offset 7, -8
 718              		.cfi_offset 14, -4
 719 0002 84B0     		sub	sp, sp, #16
 720              	.LCFI16:
 721              		.cfi_def_cfa_offset 24
 722 0004 00AF     		add	r7, sp, #0
 723              	.LCFI17:
 724              		.cfi_def_cfa_register 7
 725 0006 7860     		str	r0, [r7, #4]
 392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 726              		.loc 2 392 0
 727 0008 4FF00003 		mov	r3, #0
 728 000c FB60     		str	r3, [r7, #12]
 393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ahbcfg.b.glblintrmsk = 1;	/* Disable interrupts */
 729              		.loc 2 394 0
 730 000e FB68     		ldr	r3, [r7, #12]
 731 0010 43F00103 		orr	r3, r3, #1
 732 0014 FB60     		str	r3, [r7, #12]
 395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, ahbcfg.d32, 0);
 733              		.loc 2 395 0
 734 0016 7B68     		ldr	r3, [r7, #4]
 735 0018 5B68     		ldr	r3, [r3, #4]
 736 001a 03F10802 		add	r2, r3, #8
 737 001e FB68     		ldr	r3, [r7, #12]
 738 0020 1046     		mov	r0, r2
 739 0022 1946     		mov	r1, r3
 740 0024 4FF00002 		mov	r2, #0
 741 0028 FFF7FEFF 		bl	DWC_MODIFY_REG32
 396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 742              		.loc 2 396 0
 743 002c 07F11007 		add	r7, r7, #16
 744 0030 BD46     		mov	sp, r7
 745 0032 80BD     		pop	{r7, pc}
 746              		.cfi_endproc
 747              	.LFE23:
 749              		.section	.text.dwc_otg_enable_common_interrupts,"ax",%progbits
 750              		.align	2
 751              		.thumb
 752              		.thumb_func
 754              	dwc_otg_enable_common_interrupts:
 755              	.LFB24:
 397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
 399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function initializes the commmon interrupts, used in both
 400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * device and host modes.
 401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of the DWC_otg controller
 403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
 404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static void dwc_otg_enable_common_interrupts(dwc_otg_core_if_t * core_if)
 406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 756              		.loc 2 406 0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 16
 759              		@ frame_needed = 1, uses_anonymous_args = 0
 760 0000 80B5     		push	{r7, lr}
 761              	.LCFI18:
 762              		.cfi_def_cfa_offset 8
 763              		.cfi_offset 7, -8
 764              		.cfi_offset 14, -4
 765 0002 84B0     		sub	sp, sp, #16
 766              	.LCFI19:
 767              		.cfi_def_cfa_offset 24
 768 0004 00AF     		add	r7, sp, #0
 769              	.LCFI20:
 770              		.cfi_def_cfa_register 7
 771 0006 7860     		str	r0, [r7, #4]
 407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 772              		.loc 2 407 0
 773 0008 7B68     		ldr	r3, [r7, #4]
 774 000a 5B68     		ldr	r3, [r3, #4]
 775 000c FB60     		str	r3, [r7, #12]
 408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	
 409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 776              		.loc 2 409 0
 777 000e 4FF00003 		mov	r3, #0
 778 0012 BB60     		str	r3, [r7, #8]
 410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear any pending OTG Interrupts */
 412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gotgint, 0xFFFFFFFF);
 779              		.loc 2 412 0
 780 0014 FB68     		ldr	r3, [r7, #12]
 781 0016 03F10403 		add	r3, r3, #4
 782 001a 1846     		mov	r0, r3
 783 001c 4FF0FF31 		mov	r1, #-1
 784 0020 FFF7FEFF 		bl	DWC_WRITE_REG32
 413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear any pending interrupts */
 415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 785              		.loc 2 415 0
 786 0024 FB68     		ldr	r3, [r7, #12]
 787 0026 03F11403 		add	r3, r3, #20
 788 002a 1846     		mov	r0, r3
 789 002c 4FF0FF31 		mov	r1, #-1
 790 0030 FFF7FEFF 		bl	DWC_WRITE_REG32
 416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Enable the interrupts in the GINTMSK.
 419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.modemismatch = 1;
 791              		.loc 2 420 0
 792 0034 BB68     		ldr	r3, [r7, #8]
 793 0036 43F00203 		orr	r3, r3, #2
 794 003a BB60     		str	r3, [r7, #8]
 421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.otgintr = 1;
 795              		.loc 2 421 0
 796 003c BB68     		ldr	r3, [r7, #8]
 797 003e 43F00403 		orr	r3, r3, #4
 798 0042 BB60     		str	r3, [r7, #8]
 422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->dma_enable) {
 799              		.loc 2 423 0
 800 0044 7B68     		ldr	r3, [r7, #4]
 801 0046 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 802 004a 002B     		cmp	r3, #0
 803 004c 03D1     		bne	.L30
 424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.rxstsqlvl = 1;
 804              		.loc 2 424 0
 805 004e BB68     		ldr	r3, [r7, #8]
 806 0050 43F01003 		orr	r3, r3, #16
 807 0054 BB60     		str	r3, [r7, #8]
 808              	.L30:
 425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.conidstschng = 1;
 809              		.loc 2 427 0
 810 0056 BB68     		ldr	r3, [r7, #8]
 811 0058 43F08053 		orr	r3, r3, #268435456
 812 005c BB60     		str	r3, [r7, #8]
 428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.wkupintr = 1;
 813              		.loc 2 428 0
 814 005e BB68     		ldr	r3, [r7, #8]
 815 0060 43F00043 		orr	r3, r3, #-2147483648
 816 0064 BB60     		str	r3, [r7, #8]
 429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.disconnect = 1;
 817              		.loc 2 429 0
 818 0066 BB68     		ldr	r3, [r7, #8]
 819 0068 43F00053 		orr	r3, r3, #536870912
 820 006c BB60     		str	r3, [r7, #8]
 430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef USE_IFX_DEV
 431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/**
 432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	*@note Temporarily disabling the suspend interrupt for device mode
 433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	*/
 434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_HOST_ONLY
 435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.usbsuspend = 1;
 436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
 437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
 438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.sessreqintr = 1;
 821              		.loc 2 438 0
 822 006e BB68     		ldr	r3, [r7, #8]
 823 0070 43F08043 		orr	r3, r3, #1073741824
 824 0074 BB60     		str	r3, [r7, #8]
 439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef CONFIG_USB_DWC_OTG_LPM
 440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->core_params->lpm_enable) {
 441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.lpmtranrcvd = 1;
 442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
 444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef USE_IFX_DEV 
 446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* This is to mask interuupts that we need and will decide later on if needed to 
 447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * change or not.Not requried for device mode.
 448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_HOST_ONLY
 450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.d32 = 0xA3200818;
 451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
 452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
 453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gintmsk, intr_mask.d32);
 825              		.loc 2 453 0
 826 0076 FB68     		ldr	r3, [r7, #12]
 827 0078 03F11802 		add	r2, r3, #24
 828 007c BB68     		ldr	r3, [r7, #8]
 829 007e 1046     		mov	r0, r2
 830 0080 1946     		mov	r1, r3
 831 0082 FFF7FEFF 		bl	DWC_WRITE_REG32
 454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 832              		.loc 2 454 0
 833 0086 07F11007 		add	r7, r7, #16
 834 008a BD46     		mov	sp, r7
 835 008c 80BD     		pop	{r7, pc}
 836              		.cfi_endproc
 837              	.LFE24:
 839 008e 00BF     		.section	.text.dwc_otg_device_hibernation_restore,"ax",%progbits
 840              		.align	2
 841              		.global	dwc_otg_device_hibernation_restore
 842              		.thumb
 843              		.thumb_func
 845              	dwc_otg_device_hibernation_restore:
 846              	.LFB25:
 455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*
 457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * The restore operation is modified to support Synopsys Emulated Powerdown and
 458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Hibernation. This function is for exiting from Device mode hibernation by
 459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Host Initiated Resume/Reset and Device Initiated Remote-Wakeup.
 460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
 461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param reset - indicates whether resume is initiated by Reset.
 463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_device_hibernation_restore(dwc_otg_core_if_t * core_if,
 465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				       int rem_wakeup, int reset)
 466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 847              		.loc 2 466 0
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 40
 850              		@ frame_needed = 1, uses_anonymous_args = 0
 851 0000 80B5     		push	{r7, lr}
 852              	.LCFI21:
 853              		.cfi_def_cfa_offset 8
 854              		.cfi_offset 7, -8
 855              		.cfi_offset 14, -4
 856 0002 8AB0     		sub	sp, sp, #40
 857              	.LCFI22:
 858              		.cfi_def_cfa_offset 48
 859 0004 00AF     		add	r7, sp, #0
 860              	.LCFI23:
 861              		.cfi_def_cfa_register 7
 862 0006 F860     		str	r0, [r7, #12]
 863 0008 B960     		str	r1, [r7, #8]
 864 000a 7A60     		str	r2, [r7, #4]
 467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 865              		.loc 2 467 0
 866 000c 4FF00003 		mov	r3, #0
 867 0010 3B62     		str	r3, [r7, #32]
 468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 868              		.loc 2 468 0
 869 0012 4FF00003 		mov	r3, #0
 870 0016 FB61     		str	r3, [r7, #28]
 469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dctl_data_t dctl = {.d32 = 0 };
 871              		.loc 2 469 0
 872 0018 4FF00003 		mov	r3, #0
 873 001c BB61     		str	r3, [r7, #24]
 470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int timeout = 2000;
 874              		.loc 2 471 0
 875 001e 4FF4FA63 		mov	r3, #2000
 876 0022 7B62     		str	r3, [r7, #36]
 472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->hibernation_suspend) {
 877              		.loc 2 473 0
 878 0024 FB68     		ldr	r3, [r7, #12]
 879 0026 D3F8C030 		ldr	r3, [r3, #192]
 880 002a 002B     		cmp	r3, #0
 881 002c 02D1     		bne	.L32
 474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("Already exited from Hibernation\n");
 475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 1;
 882              		.loc 2 475 0
 883 002e 4FF00103 		mov	r3, #1
 884 0032 A1E1     		b	.L42
 885              	.L32:
 476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCD, "%s called\n", __FUNCTION__);
 479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Switch-on voltage to the core */
 480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnswtch = 1;
 886              		.loc 2 480 0
 887 0034 3B6A     		ldr	r3, [r7, #32]
 888 0036 43F02003 		orr	r3, r3, #32
 889 003a 3B62     		str	r3, [r7, #32]
 481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 890              		.loc 2 481 0
 891 003c FB68     		ldr	r3, [r7, #12]
 892 003e 5B68     		ldr	r3, [r3, #4]
 893 0040 03F15802 		add	r2, r3, #88
 894 0044 3B6A     		ldr	r3, [r7, #32]
 895 0046 1046     		mov	r0, r2
 896 0048 1946     		mov	r1, r3
 897 004a 4FF00002 		mov	r2, #0
 898 004e FFF7FEFF 		bl	DWC_MODIFY_REG32
 482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 899              		.loc 2 482 0
 900 0052 4FF00A00 		mov	r0, #10
 901 0056 FFF7FEFF 		bl	DWC_UDELAY
 483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Reset core */
 485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 902              		.loc 2 485 0
 903 005a 4FF00003 		mov	r3, #0
 904 005e 3B62     		str	r3, [r7, #32]
 486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnrstn = 1;
 905              		.loc 2 486 0
 906 0060 3B6A     		ldr	r3, [r7, #32]
 907 0062 43F01003 		orr	r3, r3, #16
 908 0066 3B62     		str	r3, [r7, #32]
 487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 909              		.loc 2 487 0
 910 0068 FB68     		ldr	r3, [r7, #12]
 911 006a 5B68     		ldr	r3, [r3, #4]
 912 006c 03F15802 		add	r2, r3, #88
 913 0070 3B6A     		ldr	r3, [r7, #32]
 914 0072 1046     		mov	r0, r2
 915 0074 1946     		mov	r1, r3
 916 0076 4FF00002 		mov	r2, #0
 917 007a FFF7FEFF 		bl	DWC_MODIFY_REG32
 488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 918              		.loc 2 488 0
 919 007e 4FF00A00 		mov	r0, #10
 920 0082 FFF7FEFF 		bl	DWC_UDELAY
 489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Assert Restore signal */
 491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 921              		.loc 2 491 0
 922 0086 4FF00003 		mov	r3, #0
 923 008a 3B62     		str	r3, [r7, #32]
 492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.restore = 1;
 924              		.loc 2 492 0
 925 008c 3B6A     		ldr	r3, [r7, #32]
 926 008e 43F00403 		orr	r3, r3, #4
 927 0092 3B62     		str	r3, [r7, #32]
 493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 928              		.loc 2 493 0
 929 0094 FB68     		ldr	r3, [r7, #12]
 930 0096 5B68     		ldr	r3, [r3, #4]
 931 0098 03F15802 		add	r2, r3, #88
 932 009c 3B6A     		ldr	r3, [r7, #32]
 933 009e 1046     		mov	r0, r2
 934 00a0 4FF00001 		mov	r1, #0
 935 00a4 1A46     		mov	r2, r3
 936 00a6 FFF7FEFF 		bl	DWC_MODIFY_REG32
 494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 937              		.loc 2 494 0
 938 00aa 4FF00A00 		mov	r0, #10
 939 00ae FFF7FEFF 		bl	DWC_UDELAY
 495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable power clamps */
 497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 940              		.loc 2 497 0
 941 00b2 4FF00003 		mov	r3, #0
 942 00b6 3B62     		str	r3, [r7, #32]
 498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnclmp = 1;
 943              		.loc 2 498 0
 944 00b8 3B6A     		ldr	r3, [r7, #32]
 945 00ba 43F00803 		orr	r3, r3, #8
 946 00be 3B62     		str	r3, [r7, #32]
 499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 947              		.loc 2 499 0
 948 00c0 FB68     		ldr	r3, [r7, #12]
 949 00c2 5B68     		ldr	r3, [r3, #4]
 950 00c4 03F15802 		add	r2, r3, #88
 951 00c8 3B6A     		ldr	r3, [r7, #32]
 952 00ca 1046     		mov	r0, r2
 953 00cc 1946     		mov	r1, r3
 954 00ce 4FF00002 		mov	r2, #0
 955 00d2 FFF7FEFF 		bl	DWC_MODIFY_REG32
 500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (rem_wakeup) {
 956              		.loc 2 501 0
 957 00d6 BB68     		ldr	r3, [r7, #8]
 958 00d8 002B     		cmp	r3, #0
 959 00da 03D0     		beq	.L34
 502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(70);
 960              		.loc 2 502 0
 961 00dc 4FF04600 		mov	r0, #70
 962 00e0 FFF7FEFF 		bl	DWC_UDELAY
 963              	.L34:
 503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Deassert Reset core */
 506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 964              		.loc 2 506 0
 965 00e4 4FF00003 		mov	r3, #0
 966 00e8 3B62     		str	r3, [r7, #32]
 507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnrstn = 1;
 967              		.loc 2 507 0
 968 00ea 3B6A     		ldr	r3, [r7, #32]
 969 00ec 43F01003 		orr	r3, r3, #16
 970 00f0 3B62     		str	r3, [r7, #32]
 508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 971              		.loc 2 508 0
 972 00f2 FB68     		ldr	r3, [r7, #12]
 973 00f4 5B68     		ldr	r3, [r3, #4]
 974 00f6 03F15802 		add	r2, r3, #88
 975 00fa 3B6A     		ldr	r3, [r7, #32]
 976 00fc 1046     		mov	r0, r2
 977 00fe 4FF00001 		mov	r1, #0
 978 0102 1A46     		mov	r2, r3
 979 0104 FFF7FEFF 		bl	DWC_MODIFY_REG32
 509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 980              		.loc 2 509 0
 981 0108 4FF00A00 		mov	r0, #10
 982 010c FFF7FEFF 		bl	DWC_UDELAY
 510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable PMU interrupt */
 512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 983              		.loc 2 512 0
 984 0110 4FF00003 		mov	r3, #0
 985 0114 3B62     		str	r3, [r7, #32]
 513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pmuintsel = 1;
 986              		.loc 2 513 0
 987 0116 3B6A     		ldr	r3, [r7, #32]
 988 0118 43F00103 		orr	r3, r3, #1
 989 011c 3B62     		str	r3, [r7, #32]
 514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 990              		.loc 2 514 0
 991 011e FB68     		ldr	r3, [r7, #12]
 992 0120 5B68     		ldr	r3, [r3, #4]
 993 0122 03F15802 		add	r2, r3, #88
 994 0126 3B6A     		ldr	r3, [r7, #32]
 995 0128 1046     		mov	r0, r2
 996 012a 1946     		mov	r1, r3
 997 012c 4FF00002 		mov	r2, #0
 998 0130 FFF7FEFF 		bl	DWC_MODIFY_REG32
 515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Mask interrupts from gpwrdn */
 517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 999              		.loc 2 517 0
 1000 0134 4FF00003 		mov	r3, #0
 1001 0138 3B62     		str	r3, [r7, #32]
 518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.connect_det_msk = 1;
 1002              		.loc 2 518 0
 1003 013a 3B6A     		ldr	r3, [r7, #32]
 1004 013c 43F48043 		orr	r3, r3, #16384
 1005 0140 3B62     		str	r3, [r7, #32]
 519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.srp_det_msk = 1;
 1006              		.loc 2 519 0
 1007 0142 3B6A     		ldr	r3, [r7, #32]
 1008 0144 43F48033 		orr	r3, r3, #65536
 1009 0148 3B62     		str	r3, [r7, #32]
 520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.disconn_det_msk = 1;
 1010              		.loc 2 520 0
 1011 014a 3B6A     		ldr	r3, [r7, #32]
 1012 014c 43F48053 		orr	r3, r3, #4096
 1013 0150 3B62     		str	r3, [r7, #32]
 521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.rst_det_msk = 1;
 1014              		.loc 2 521 0
 1015 0152 3B6A     		ldr	r3, [r7, #32]
 1016 0154 43F48063 		orr	r3, r3, #1024
 1017 0158 3B62     		str	r3, [r7, #32]
 522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.lnstchng_msk = 1;
 1018              		.loc 2 522 0
 1019 015a 3B6A     		ldr	r3, [r7, #32]
 1020 015c 43F48073 		orr	r3, r3, #256
 1021 0160 3B62     		str	r3, [r7, #32]
 523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1022              		.loc 2 523 0
 1023 0162 FB68     		ldr	r3, [r7, #12]
 1024 0164 5B68     		ldr	r3, [r3, #4]
 1025 0166 03F15802 		add	r2, r3, #88
 1026 016a 3B6A     		ldr	r3, [r7, #32]
 1027 016c 1046     		mov	r0, r2
 1028 016e 1946     		mov	r1, r3
 1029 0170 4FF00002 		mov	r2, #0
 1030 0174 FFF7FEFF 		bl	DWC_MODIFY_REG32
 524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Indicates that we are going out from hibernation */
 526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hibernation_suspend = 0;
 1031              		.loc 2 526 0
 1032 0178 FB68     		ldr	r3, [r7, #12]
 1033 017a 4FF00002 		mov	r2, #0
 1034 017e C3F8C020 		str	r2, [r3, #192]
 527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Set Restore Essential Regs bit in PCGCCTL register, restore_mode = 1
 530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * indicates restore from remote_wakeup
 531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	restore_essential_regs(core_if, rem_wakeup, 0);
 1035              		.loc 2 532 0
 1036 0182 F868     		ldr	r0, [r7, #12]
 1037 0184 B968     		ldr	r1, [r7, #8]
 1038 0186 4FF00002 		mov	r2, #0
 1039 018a FFF7FEFF 		bl	restore_essential_regs
 533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
 535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Wait a little for seeing new value of variable hibernation_suspend if
 536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Restore done interrupt received before polling
 537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
 538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1040              		.loc 2 538 0
 1041 018e 4FF00A00 		mov	r0, #10
 1042 0192 FFF7FEFF 		bl	DWC_UDELAY
 539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hibernation_suspend == 0) {
 1043              		.loc 2 540 0
 1044 0196 FB68     		ldr	r3, [r7, #12]
 1045 0198 D3F8C030 		ldr	r3, [r3, #192]
 1046 019c 002B     		cmp	r3, #0
 1047 019e 2AD1     		bne	.L35
 1048              	.L37:
 1049              	.LBB2:
 541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/*
 542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Wait For Restore_done Interrupt. This mechanism of polling the interrupt
 543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * is introduced to avoid any possible race conditions
 544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
 545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		do {
 546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gintsts_data_t gintsts;
 547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gintsts.d32 =
 548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 1050              		.loc 2 548 0
 1051 01a0 FB68     		ldr	r3, [r7, #12]
 1052 01a2 5B68     		ldr	r3, [r3, #4]
 1053 01a4 03F11403 		add	r3, r3, #20
 1054 01a8 1846     		mov	r0, r3
 1055 01aa FFF7FEFF 		bl	DWC_READ_REG32
 1056 01ae 0346     		mov	r3, r0
 547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gintsts.d32 =
 1057              		.loc 2 547 0
 1058 01b0 7B61     		str	r3, [r7, #20]
 549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (gintsts.b.restoredone) {
 1059              		.loc 2 549 0
 1060 01b2 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 1061 01b4 03F00103 		and	r3, r3, #1
 1062 01b8 DBB2     		uxtb	r3, r3
 1063 01ba 002B     		cmp	r3, #0
 1064 01bc 10D0     		beq	.L36
 550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				gintsts.d32 = 0;
 1065              		.loc 2 550 0
 1066 01be 4FF00003 		mov	r3, #0
 1067 01c2 7B61     		str	r3, [r7, #20]
 551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				gintsts.b.restoredone = 1;
 1068              		.loc 2 551 0
 1069 01c4 7B69     		ldr	r3, [r7, #20]
 1070 01c6 43F48033 		orr	r3, r3, #65536
 1071 01ca 7B61     		str	r3, [r7, #20]
 552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&core_if->core_global_regs->
 1072              		.loc 2 552 0
 1073 01cc FB68     		ldr	r3, [r7, #12]
 1074 01ce 5B68     		ldr	r3, [r3, #4]
 1075 01d0 03F11402 		add	r2, r3, #20
 1076 01d4 7B69     		ldr	r3, [r7, #20]
 1077 01d6 1046     		mov	r0, r2
 1078 01d8 1946     		mov	r1, r3
 1079 01da FFF7FEFF 		bl	DWC_WRITE_REG32
 1080 01de 0AE0     		b	.L35
 1081              	.L36:
 553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						gintsts, gintsts.d32);
 554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_PRINTF("Restore Done Interrupt seen\n");
 555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				break;
 556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
 557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dwc_udelay(10);
 1082              		.loc 2 557 0
 1083 01e0 4FF00A00 		mov	r0, #10
 1084 01e4 FFF7FEFF 		bl	DWC_UDELAY
 1085              	.LBE2:
 558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} while (--timeout);
 1086              		.loc 2 558 0
 1087 01e8 7B6A     		ldr	r3, [r7, #36]
 1088 01ea 03F1FF33 		add	r3, r3, #-1
 1089 01ee 7B62     		str	r3, [r7, #36]
 1090 01f0 7B6A     		ldr	r3, [r7, #36]
 1091 01f2 002B     		cmp	r3, #0
 1092 01f4 D4D1     		bne	.L37
 1093              	.L35:
 559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!timeout) {
 560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("Restore Done interrupt wasn't generated here\n");
 561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
 562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear all pending interupts */
 564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 1094              		.loc 2 564 0
 1095 01f6 FB68     		ldr	r3, [r7, #12]
 1096 01f8 5B68     		ldr	r3, [r3, #4]
 1097 01fa 03F11403 		add	r3, r3, #20
 1098 01fe 1846     		mov	r0, r3
 1099 0200 4FF0FF31 		mov	r1, #-1
 1100 0204 FFF7FEFF 		bl	DWC_WRITE_REG32
 565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* De-assert Restore */
 567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1101              		.loc 2 567 0
 1102 0208 4FF00003 		mov	r3, #0
 1103 020c 3B62     		str	r3, [r7, #32]
 568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.restore = 1;
 1104              		.loc 2 568 0
 1105 020e 3B6A     		ldr	r3, [r7, #32]
 1106 0210 43F00403 		orr	r3, r3, #4
 1107 0214 3B62     		str	r3, [r7, #32]
 569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1108              		.loc 2 569 0
 1109 0216 FB68     		ldr	r3, [r7, #12]
 1110 0218 5B68     		ldr	r3, [r3, #4]
 1111 021a 03F15802 		add	r2, r3, #88
 1112 021e 3B6A     		ldr	r3, [r7, #32]
 1113 0220 1046     		mov	r0, r2
 1114 0222 1946     		mov	r1, r3
 1115 0224 4FF00002 		mov	r2, #0
 1116 0228 FFF7FEFF 		bl	DWC_MODIFY_REG32
 570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1117              		.loc 2 570 0
 1118 022c 4FF00A00 		mov	r0, #10
 1119 0230 FFF7FEFF 		bl	DWC_UDELAY
 571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!rem_wakeup) {
 1120              		.loc 2 572 0
 1121 0234 BB68     		ldr	r3, [r7, #8]
 1122 0236 002B     		cmp	r3, #0
 1123 0238 0FD1     		bne	.L38
 573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = 0;
 1124              		.loc 2 573 0
 1125 023a 4FF00003 		mov	r3, #0
 1126 023e FB61     		str	r3, [r7, #28]
 574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.b.rstpdwnmodule = 1;
 1127              		.loc 2 574 0
 1128 0240 FB69     		ldr	r3, [r7, #28]
 1129 0242 43F00803 		orr	r3, r3, #8
 1130 0246 FB61     		str	r3, [r7, #28]
 575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
 1131              		.loc 2 575 0
 1132 0248 FB68     		ldr	r3, [r7, #12]
 1133 024a DA69     		ldr	r2, [r3, #28]
 1134 024c FB69     		ldr	r3, [r7, #28]
 1135 024e 1046     		mov	r0, r2
 1136 0250 1946     		mov	r1, r3
 1137 0252 4FF00002 		mov	r2, #0
 1138 0256 FFF7FEFF 		bl	DWC_MODIFY_REG32
 1139              	.L38:
 576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore GUSBCFG and DCFG */
 579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 1140              		.loc 2 579 0
 1141 025a FB68     		ldr	r3, [r7, #12]
 1142 025c 5B68     		ldr	r3, [r3, #4]
 1143 025e 03F10C02 		add	r2, r3, #12
 580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->gr_backup->gusbcfg_local);
 1144              		.loc 2 580 0
 1145 0262 FB68     		ldr	r3, [r7, #12]
 1146 0264 D3F88430 		ldr	r3, [r3, #132]
 579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 1147              		.loc 2 579 0
 1148 0268 DB68     		ldr	r3, [r3, #12]
 1149 026a 1046     		mov	r0, r2
 1150 026c 1946     		mov	r1, r3
 1151 026e FFF7FEFF 		bl	DWC_WRITE_REG32
 581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 1152              		.loc 2 581 0
 1153 0272 FB68     		ldr	r3, [r7, #12]
 1154 0274 9B68     		ldr	r3, [r3, #8]
 1155 0276 1B68     		ldr	r3, [r3, #0]
 1156 0278 1A46     		mov	r2, r3
 582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->dr_backup->dcfg);
 1157              		.loc 2 582 0
 1158 027a FB68     		ldr	r3, [r7, #12]
 1159 027c D3F88C30 		ldr	r3, [r3, #140]
 581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 1160              		.loc 2 581 0
 1161 0280 1B68     		ldr	r3, [r3, #0]
 1162 0282 1046     		mov	r0, r2
 1163 0284 1946     		mov	r1, r3
 1164 0286 FFF7FEFF 		bl	DWC_WRITE_REG32
 583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* De-assert Wakeup Logic */
 585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1165              		.loc 2 585 0
 1166 028a 4FF00003 		mov	r3, #0
 1167 028e 3B62     		str	r3, [r7, #32]
 586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pmuactv = 1;
 1168              		.loc 2 586 0
 1169 0290 3B6A     		ldr	r3, [r7, #32]
 1170 0292 43F00203 		orr	r3, r3, #2
 1171 0296 3B62     		str	r3, [r7, #32]
 587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1172              		.loc 2 587 0
 1173 0298 FB68     		ldr	r3, [r7, #12]
 1174 029a 5B68     		ldr	r3, [r3, #4]
 1175 029c 03F15802 		add	r2, r3, #88
 1176 02a0 3B6A     		ldr	r3, [r7, #32]
 1177 02a2 1046     		mov	r0, r2
 1178 02a4 1946     		mov	r1, r3
 1179 02a6 4FF00002 		mov	r2, #0
 1180 02aa FFF7FEFF 		bl	DWC_MODIFY_REG32
 588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1181              		.loc 2 588 0
 1182 02ae 4FF00A00 		mov	r0, #10
 1183 02b2 FFF7FEFF 		bl	DWC_UDELAY
 589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!rem_wakeup) {
 1184              		.loc 2 590 0
 1185 02b6 BB68     		ldr	r3, [r7, #8]
 1186 02b8 002B     		cmp	r3, #0
 1187 02ba 10D1     		bne	.L39
 591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Set Device programming done bit */
 592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl.b.pwronprgdone = 1;
 1188              		.loc 2 592 0
 1189 02bc BB69     		ldr	r3, [r7, #24]
 1190 02be 43F40063 		orr	r3, r3, #2048
 1191 02c2 BB61     		str	r3, [r7, #24]
 593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, 0, dctl.d32);
 1192              		.loc 2 593 0
 1193 02c4 FB68     		ldr	r3, [r7, #12]
 1194 02c6 9B68     		ldr	r3, [r3, #8]
 1195 02c8 1B68     		ldr	r3, [r3, #0]
 1196 02ca 03F10402 		add	r2, r3, #4
 1197 02ce BB69     		ldr	r3, [r7, #24]
 1198 02d0 1046     		mov	r0, r2
 1199 02d2 4FF00001 		mov	r1, #0
 1200 02d6 1A46     		mov	r2, r3
 1201 02d8 FFF7FEFF 		bl	DWC_MODIFY_REG32
 1202 02dc 12E0     		b	.L40
 1203              	.L39:
 594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
 595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Start Remote Wakeup Signaling */
 596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl.d32 = core_if->dr_backup->dctl;
 1204              		.loc 2 596 0
 1205 02de FB68     		ldr	r3, [r7, #12]
 1206 02e0 D3F88C30 		ldr	r3, [r3, #140]
 1207 02e4 5B68     		ldr	r3, [r3, #4]
 1208 02e6 BB61     		str	r3, [r7, #24]
 597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl.b.rmtwkupsig = 1;
 1209              		.loc 2 597 0
 1210 02e8 BB69     		ldr	r3, [r7, #24]
 1211 02ea 43F00103 		orr	r3, r3, #1
 1212 02ee BB61     		str	r3, [r7, #24]
 598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32);
 1213              		.loc 2 598 0
 1214 02f0 FB68     		ldr	r3, [r7, #12]
 1215 02f2 9B68     		ldr	r3, [r3, #8]
 1216 02f4 1B68     		ldr	r3, [r3, #0]
 1217 02f6 03F10402 		add	r2, r3, #4
 1218 02fa BB69     		ldr	r3, [r7, #24]
 1219 02fc 1046     		mov	r0, r2
 1220 02fe 1946     		mov	r1, r3
 1221 0300 FFF7FEFF 		bl	DWC_WRITE_REG32
 1222              	.L40:
 599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_mdelay(2);
 1223              		.loc 2 601 0
 1224 0304 4FF00200 		mov	r0, #2
 1225 0308 FFF7FEFF 		bl	DWC_MDELAY
 602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear all pending interupts */
 603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 1226              		.loc 2 603 0
 1227 030c FB68     		ldr	r3, [r7, #12]
 1228 030e 5B68     		ldr	r3, [r3, #4]
 1229 0310 03F11403 		add	r3, r3, #20
 1230 0314 1846     		mov	r0, r3
 1231 0316 4FF0FF31 		mov	r1, #-1
 1232 031a FFF7FEFF 		bl	DWC_WRITE_REG32
 604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore global registers */
 606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_restore_global_regs(core_if);
 1233              		.loc 2 606 0
 1234 031e F868     		ldr	r0, [r7, #12]
 1235 0320 FFF7FEFF 		bl	dwc_otg_restore_global_regs
 607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore device global registers */
 608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_restore_dev_regs(core_if, rem_wakeup);
 1236              		.loc 2 608 0
 1237 0324 F868     		ldr	r0, [r7, #12]
 1238 0326 B968     		ldr	r1, [r7, #8]
 1239 0328 FFF7FEFF 		bl	dwc_otg_restore_dev_regs
 609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (rem_wakeup) {
 1240              		.loc 2 610 0
 1241 032c BB68     		ldr	r3, [r7, #8]
 1242 032e 002B     		cmp	r3, #0
 1243 0330 16D0     		beq	.L41
 611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_mdelay(7);
 1244              		.loc 2 611 0
 1245 0332 4FF00700 		mov	r0, #7
 1246 0336 FFF7FEFF 		bl	DWC_MDELAY
 612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl.d32 = 0;
 1247              		.loc 2 612 0
 1248 033a 4FF00003 		mov	r3, #0
 1249 033e BB61     		str	r3, [r7, #24]
 613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl.b.rmtwkupsig = 1;
 1250              		.loc 2 613 0
 1251 0340 BB69     		ldr	r3, [r7, #24]
 1252 0342 43F00103 		orr	r3, r3, #1
 1253 0346 BB61     		str	r3, [r7, #24]
 614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);
 1254              		.loc 2 614 0
 1255 0348 FB68     		ldr	r3, [r7, #12]
 1256 034a 9B68     		ldr	r3, [r3, #8]
 1257 034c 1B68     		ldr	r3, [r3, #0]
 1258 034e 03F10402 		add	r2, r3, #4
 1259 0352 BB69     		ldr	r3, [r7, #24]
 1260 0354 1046     		mov	r0, r2
 1261 0356 1946     		mov	r1, r3
 1262 0358 4FF00002 		mov	r2, #0
 1263 035c FFF7FEFF 		bl	DWC_MODIFY_REG32
 1264              	.L41:
 615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hibernation_suspend = 0;
 1265              		.loc 2 617 0
 1266 0360 FB68     		ldr	r3, [r7, #12]
 1267 0362 4FF00002 		mov	r2, #0
 1268 0366 C3F8C020 		str	r2, [r3, #192]
 618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* The core will be in ON STATE */
 619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->lx_state = DWC_OTG_L0;
 1269              		.loc 2 619 0
 1270 036a FB68     		ldr	r3, [r7, #12]
 1271 036c 4FF00002 		mov	r2, #0
 1272 0370 83F88020 		strb	r2, [r3, #128]
 620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Hibernation recovery completes here\n");
 621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 1;
 1273              		.loc 2 622 0
 1274 0374 4FF00103 		mov	r3, #1
 1275              	.L42:
 623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 1276              		.loc 2 623 0
 1277 0378 1846     		mov	r0, r3
 1278 037a 07F12807 		add	r7, r7, #40
 1279 037e BD46     		mov	sp, r7
 1280 0380 80BD     		pop	{r7, pc}
 1281              		.cfi_endproc
 1282              	.LFE25:
 1284 0382 00BF     		.section	.text.dwc_otg_host_hibernation_restore,"ax",%progbits
 1285              		.align	2
 1286              		.global	dwc_otg_host_hibernation_restore
 1287              		.thumb
 1288              		.thumb_func
 1290              	dwc_otg_host_hibernation_restore:
 1291              	.LFB26:
 624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*
 626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * The restore operation is modified to support Synopsys Emulated Powerdown and
 627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Hibernation. This function is for exiting from Host mode hibernation by
 628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Host Initiated Resume/Reset and Device Initiated Remote-Wakeup.
 629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
 630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param reset - indicates whether resume is initiated by Reset.
 632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
 633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_host_hibernation_restore(dwc_otg_core_if_t * core_if,
 634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				     int rem_wakeup, int reset)
 635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 1292              		.loc 2 635 0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 32
 1295              		@ frame_needed = 1, uses_anonymous_args = 0
 1296 0000 80B5     		push	{r7, lr}
 1297              	.LCFI24:
 1298              		.cfi_def_cfa_offset 8
 1299              		.cfi_offset 7, -8
 1300              		.cfi_offset 14, -4
 1301 0002 88B0     		sub	sp, sp, #32
 1302              	.LCFI25:
 1303              		.cfi_def_cfa_offset 40
 1304 0004 00AF     		add	r7, sp, #0
 1305              	.LCFI26:
 1306              		.cfi_def_cfa_register 7
 1307 0006 F860     		str	r0, [r7, #12]
 1308 0008 B960     		str	r1, [r7, #8]
 1309 000a 7A60     		str	r2, [r7, #4]
 636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 1310              		.loc 2 636 0
 1311 000c 4FF00003 		mov	r3, #0
 1312 0010 BB61     		str	r3, [r7, #24]
 637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0 = {.d32 = 0 };
 1313              		.loc 2 637 0
 1314 0012 4FF00003 		mov	r3, #0
 1315 0016 7B61     		str	r3, [r7, #20]
 638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int timeout = 2000;
 1316              		.loc 2 639 0
 1317 0018 4FF4FA63 		mov	r3, #2000
 1318 001c FB61     		str	r3, [r7, #28]
 640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCD, "%s called\n", __FUNCTION__);
 642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Switch-on voltage to the core */
 643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnswtch = 1;
 1319              		.loc 2 643 0
 1320 001e BB69     		ldr	r3, [r7, #24]
 1321 0020 43F02003 		orr	r3, r3, #32
 1322 0024 BB61     		str	r3, [r7, #24]
 644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1323              		.loc 2 644 0
 1324 0026 FB68     		ldr	r3, [r7, #12]
 1325 0028 5B68     		ldr	r3, [r3, #4]
 1326 002a 03F15802 		add	r2, r3, #88
 1327 002e BB69     		ldr	r3, [r7, #24]
 1328 0030 1046     		mov	r0, r2
 1329 0032 1946     		mov	r1, r3
 1330 0034 4FF00002 		mov	r2, #0
 1331 0038 FFF7FEFF 		bl	DWC_MODIFY_REG32
 645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1332              		.loc 2 645 0
 1333 003c 4FF00A00 		mov	r0, #10
 1334 0040 FFF7FEFF 		bl	DWC_UDELAY
 646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Reset core */
 648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1335              		.loc 2 648 0
 1336 0044 4FF00003 		mov	r3, #0
 1337 0048 BB61     		str	r3, [r7, #24]
 649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnrstn = 1;
 1338              		.loc 2 649 0
 1339 004a BB69     		ldr	r3, [r7, #24]
 1340 004c 43F01003 		orr	r3, r3, #16
 1341 0050 BB61     		str	r3, [r7, #24]
 650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1342              		.loc 2 650 0
 1343 0052 FB68     		ldr	r3, [r7, #12]
 1344 0054 5B68     		ldr	r3, [r3, #4]
 1345 0056 03F15802 		add	r2, r3, #88
 1346 005a BB69     		ldr	r3, [r7, #24]
 1347 005c 1046     		mov	r0, r2
 1348 005e 1946     		mov	r1, r3
 1349 0060 4FF00002 		mov	r2, #0
 1350 0064 FFF7FEFF 		bl	DWC_MODIFY_REG32
 651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1351              		.loc 2 651 0
 1352 0068 4FF00A00 		mov	r0, #10
 1353 006c FFF7FEFF 		bl	DWC_UDELAY
 652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Assert Restore signal */
 654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1354              		.loc 2 654 0
 1355 0070 4FF00003 		mov	r3, #0
 1356 0074 BB61     		str	r3, [r7, #24]
 655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.restore = 1;
 1357              		.loc 2 655 0
 1358 0076 BB69     		ldr	r3, [r7, #24]
 1359 0078 43F00403 		orr	r3, r3, #4
 1360 007c BB61     		str	r3, [r7, #24]
 656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 1361              		.loc 2 656 0
 1362 007e FB68     		ldr	r3, [r7, #12]
 1363 0080 5B68     		ldr	r3, [r3, #4]
 1364 0082 03F15802 		add	r2, r3, #88
 1365 0086 BB69     		ldr	r3, [r7, #24]
 1366 0088 1046     		mov	r0, r2
 1367 008a 4FF00001 		mov	r1, #0
 1368 008e 1A46     		mov	r2, r3
 1369 0090 FFF7FEFF 		bl	DWC_MODIFY_REG32
 657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1370              		.loc 2 657 0
 1371 0094 4FF00A00 		mov	r0, #10
 1372 0098 FFF7FEFF 		bl	DWC_UDELAY
 658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable power clamps */
 660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1373              		.loc 2 660 0
 1374 009c 4FF00003 		mov	r3, #0
 1375 00a0 BB61     		str	r3, [r7, #24]
 661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnclmp = 1;
 1376              		.loc 2 661 0
 1377 00a2 BB69     		ldr	r3, [r7, #24]
 1378 00a4 43F00803 		orr	r3, r3, #8
 1379 00a8 BB61     		str	r3, [r7, #24]
 662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1380              		.loc 2 662 0
 1381 00aa FB68     		ldr	r3, [r7, #12]
 1382 00ac 5B68     		ldr	r3, [r3, #4]
 1383 00ae 03F15802 		add	r2, r3, #88
 1384 00b2 BB69     		ldr	r3, [r7, #24]
 1385 00b4 1046     		mov	r0, r2
 1386 00b6 1946     		mov	r1, r3
 1387 00b8 4FF00002 		mov	r2, #0
 1388 00bc FFF7FEFF 		bl	DWC_MODIFY_REG32
 663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!rem_wakeup) {
 1389              		.loc 2 664 0
 1390 00c0 BB68     		ldr	r3, [r7, #8]
 1391 00c2 002B     		cmp	r3, #0
 1392 00c4 03D1     		bne	.L44
 665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(50);
 1393              		.loc 2 665 0
 1394 00c6 4FF03200 		mov	r0, #50
 1395 00ca FFF7FEFF 		bl	DWC_UDELAY
 1396              	.L44:
 666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Deassert Reset core */
 669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1397              		.loc 2 669 0
 1398 00ce 4FF00003 		mov	r3, #0
 1399 00d2 BB61     		str	r3, [r7, #24]
 670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pwrdnrstn = 1;
 1400              		.loc 2 670 0
 1401 00d4 BB69     		ldr	r3, [r7, #24]
 1402 00d6 43F01003 		orr	r3, r3, #16
 1403 00da BB61     		str	r3, [r7, #24]
 671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 1404              		.loc 2 671 0
 1405 00dc FB68     		ldr	r3, [r7, #12]
 1406 00de 5B68     		ldr	r3, [r3, #4]
 1407 00e0 03F15802 		add	r2, r3, #88
 1408 00e4 BB69     		ldr	r3, [r7, #24]
 1409 00e6 1046     		mov	r0, r2
 1410 00e8 4FF00001 		mov	r1, #0
 1411 00ec 1A46     		mov	r2, r3
 1412 00ee FFF7FEFF 		bl	DWC_MODIFY_REG32
 672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1413              		.loc 2 672 0
 1414 00f2 4FF00A00 		mov	r0, #10
 1415 00f6 FFF7FEFF 		bl	DWC_UDELAY
 673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable PMU interrupt */
 675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1416              		.loc 2 675 0
 1417 00fa 4FF00003 		mov	r3, #0
 1418 00fe BB61     		str	r3, [r7, #24]
 676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pmuintsel = 1;
 1419              		.loc 2 676 0
 1420 0100 BB69     		ldr	r3, [r7, #24]
 1421 0102 43F00103 		orr	r3, r3, #1
 1422 0106 BB61     		str	r3, [r7, #24]
 677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1423              		.loc 2 677 0
 1424 0108 FB68     		ldr	r3, [r7, #12]
 1425 010a 5B68     		ldr	r3, [r3, #4]
 1426 010c 03F15802 		add	r2, r3, #88
 1427 0110 BB69     		ldr	r3, [r7, #24]
 1428 0112 1046     		mov	r0, r2
 1429 0114 1946     		mov	r1, r3
 1430 0116 4FF00002 		mov	r2, #0
 1431 011a FFF7FEFF 		bl	DWC_MODIFY_REG32
 678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1432              		.loc 2 679 0
 1433 011e 4FF00003 		mov	r3, #0
 1434 0122 BB61     		str	r3, [r7, #24]
 680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.connect_det_msk = 1;
 1435              		.loc 2 680 0
 1436 0124 BB69     		ldr	r3, [r7, #24]
 1437 0126 43F48043 		orr	r3, r3, #16384
 1438 012a BB61     		str	r3, [r7, #24]
 681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.srp_det_msk = 1;
 1439              		.loc 2 681 0
 1440 012c BB69     		ldr	r3, [r7, #24]
 1441 012e 43F48033 		orr	r3, r3, #65536
 1442 0132 BB61     		str	r3, [r7, #24]
 682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.disconn_det_msk = 1;
 1443              		.loc 2 682 0
 1444 0134 BB69     		ldr	r3, [r7, #24]
 1445 0136 43F48053 		orr	r3, r3, #4096
 1446 013a BB61     		str	r3, [r7, #24]
 683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.rst_det_msk = 1;
 1447              		.loc 2 683 0
 1448 013c BB69     		ldr	r3, [r7, #24]
 1449 013e 43F48063 		orr	r3, r3, #1024
 1450 0142 BB61     		str	r3, [r7, #24]
 684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.lnstchng_msk = 1;
 1451              		.loc 2 684 0
 1452 0144 BB69     		ldr	r3, [r7, #24]
 1453 0146 43F48073 		orr	r3, r3, #256
 1454 014a BB61     		str	r3, [r7, #24]
 685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1455              		.loc 2 685 0
 1456 014c FB68     		ldr	r3, [r7, #12]
 1457 014e 5B68     		ldr	r3, [r3, #4]
 1458 0150 03F15802 		add	r2, r3, #88
 1459 0154 BB69     		ldr	r3, [r7, #24]
 1460 0156 1046     		mov	r0, r2
 1461 0158 1946     		mov	r1, r3
 1462 015a 4FF00002 		mov	r2, #0
 1463 015e FFF7FEFF 		bl	DWC_MODIFY_REG32
 686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Indicates that we are going out from hibernation */
 688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hibernation_suspend = 0;
 1464              		.loc 2 688 0
 1465 0162 FB68     		ldr	r3, [r7, #12]
 1466 0164 4FF00002 		mov	r2, #0
 1467 0168 C3F8C020 		str	r2, [r3, #192]
 689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set Restore Essential Regs bit in PCGCCTL register */
 691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	restore_essential_regs(core_if, rem_wakeup, 1);
 1468              		.loc 2 691 0
 1469 016c F868     		ldr	r0, [r7, #12]
 1470 016e B968     		ldr	r1, [r7, #8]
 1471 0170 4FF00102 		mov	r2, #1
 1472 0174 FFF7FEFF 		bl	restore_essential_regs
 692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Wait a little for seeing new value of variable hibernation_suspend if
 694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Restore done interrupt received before polling */
 695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1473              		.loc 2 695 0
 1474 0178 4FF00A00 		mov	r0, #10
 1475 017c FFF7FEFF 		bl	DWC_UDELAY
 696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hibernation_suspend == 0) {
 1476              		.loc 2 697 0
 1477 0180 FB68     		ldr	r3, [r7, #12]
 1478 0182 D3F8C030 		ldr	r3, [r3, #192]
 1479 0186 002B     		cmp	r3, #0
 1480 0188 2AD1     		bne	.L45
 1481              	.L47:
 1482              	.LBB3:
 698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Wait For Restore_done Interrupt. This mechanism of polling the
 699:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * interrupt is introduced to avoid any possible race conditions
 700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
 701:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		do {
 702:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gintsts_data_t gintsts;
 703:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 1483              		.loc 2 703 0
 1484 018a FB68     		ldr	r3, [r7, #12]
 1485 018c 5B68     		ldr	r3, [r3, #4]
 1486 018e 03F11403 		add	r3, r3, #20
 1487 0192 1846     		mov	r0, r3
 1488 0194 FFF7FEFF 		bl	DWC_READ_REG32
 1489 0198 0346     		mov	r3, r0
 1490 019a 3B61     		str	r3, [r7, #16]
 704:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (gintsts.b.restoredone) {
 1491              		.loc 2 704 0
 1492 019c BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 1493 019e 03F00103 		and	r3, r3, #1
 1494 01a2 DBB2     		uxtb	r3, r3
 1495 01a4 002B     		cmp	r3, #0
 1496 01a6 10D0     		beq	.L46
 705:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				gintsts.d32 = 0;
 1497              		.loc 2 705 0
 1498 01a8 4FF00003 		mov	r3, #0
 1499 01ac 3B61     		str	r3, [r7, #16]
 706:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				gintsts.b.restoredone = 1;
 1500              		.loc 2 706 0
 1501 01ae 3B69     		ldr	r3, [r7, #16]
 1502 01b0 43F48033 		orr	r3, r3, #65536
 1503 01b4 3B61     		str	r3, [r7, #16]
 707:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****          		DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 1504              		.loc 2 707 0
 1505 01b6 FB68     		ldr	r3, [r7, #12]
 1506 01b8 5B68     		ldr	r3, [r3, #4]
 1507 01ba 03F11402 		add	r2, r3, #20
 1508 01be 3B69     		ldr	r3, [r7, #16]
 1509 01c0 1046     		mov	r0, r2
 1510 01c2 1946     		mov	r1, r3
 1511 01c4 FFF7FEFF 		bl	DWC_WRITE_REG32
 1512 01c8 0AE0     		b	.L45
 1513              	.L46:
 708:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_DEBUGPL(DBG_HCD,"Restore Done Interrupt seen\n");	
 709:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				break;
 710:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
 711:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dwc_udelay(10);
 1514              		.loc 2 711 0
 1515 01ca 4FF00A00 		mov	r0, #10
 1516 01ce FFF7FEFF 		bl	DWC_UDELAY
 1517              	.LBE3:
 712:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} while (--timeout);
 1518              		.loc 2 712 0
 1519 01d2 FB69     		ldr	r3, [r7, #28]
 1520 01d4 03F1FF33 		add	r3, r3, #-1
 1521 01d8 FB61     		str	r3, [r7, #28]
 1522 01da FB69     		ldr	r3, [r7, #28]
 1523 01dc 002B     		cmp	r3, #0
 1524 01de D4D1     		bne	.L47
 1525              	.L45:
 713:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!timeout) {
 714:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("Restore Done interrupt wasn't generated\n");
 715:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
 716:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 717:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set the flag's value to 0 again after receiving restore done interrupt */
 719:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hibernation_suspend = 0;
 1526              		.loc 2 719 0
 1527 01e0 FB68     		ldr	r3, [r7, #12]
 1528 01e2 4FF00002 		mov	r2, #0
 1529 01e6 C3F8C020 		str	r2, [r3, #192]
 720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 721:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* This step is not described in functional spec but if not wait for this
 722:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * delay, mismatch interrupts occurred because just after restore core is
 723:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * in Device mode(gintsts.curmode == 0) */
 724:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_mdelay(100);
 1530              		.loc 2 724 0
 1531 01ea 4FF06400 		mov	r0, #100
 1532 01ee FFF7FEFF 		bl	DWC_MDELAY
 725:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 726:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear all pending interrupts */
 727:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 1533              		.loc 2 727 0
 1534 01f2 FB68     		ldr	r3, [r7, #12]
 1535 01f4 5B68     		ldr	r3, [r3, #4]
 1536 01f6 03F11403 		add	r3, r3, #20
 1537 01fa 1846     		mov	r0, r3
 1538 01fc 4FF0FF31 		mov	r1, #-1
 1539 0200 FFF7FEFF 		bl	DWC_WRITE_REG32
 728:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 729:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* De-assert Restore */
 730:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1540              		.loc 2 730 0
 1541 0204 4FF00003 		mov	r3, #0
 1542 0208 BB61     		str	r3, [r7, #24]
 731:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.restore = 1;
 1543              		.loc 2 731 0
 1544 020a BB69     		ldr	r3, [r7, #24]
 1545 020c 43F00403 		orr	r3, r3, #4
 1546 0210 BB61     		str	r3, [r7, #24]
 732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1547              		.loc 2 732 0
 1548 0212 FB68     		ldr	r3, [r7, #12]
 1549 0214 5B68     		ldr	r3, [r3, #4]
 1550 0216 03F15802 		add	r2, r3, #88
 1551 021a BB69     		ldr	r3, [r7, #24]
 1552 021c 1046     		mov	r0, r2
 1553 021e 1946     		mov	r1, r3
 1554 0220 4FF00002 		mov	r2, #0
 1555 0224 FFF7FEFF 		bl	DWC_MODIFY_REG32
 733:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1556              		.loc 2 733 0
 1557 0228 4FF00A00 		mov	r0, #10
 1558 022c FFF7FEFF 		bl	DWC_UDELAY
 734:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 735:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore GUSBCFG and HCFG */
 736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 1559              		.loc 2 736 0
 1560 0230 FB68     		ldr	r3, [r7, #12]
 1561 0232 5B68     		ldr	r3, [r3, #4]
 1562 0234 03F10C02 		add	r2, r3, #12
 737:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->gr_backup->gusbcfg_local);
 1563              		.loc 2 737 0
 1564 0238 FB68     		ldr	r3, [r7, #12]
 1565 023a D3F88430 		ldr	r3, [r3, #132]
 736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 1566              		.loc 2 736 0
 1567 023e DB68     		ldr	r3, [r3, #12]
 1568 0240 1046     		mov	r0, r2
 1569 0242 1946     		mov	r1, r3
 1570 0244 FFF7FEFF 		bl	DWC_WRITE_REG32
 738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 1571              		.loc 2 738 0
 1572 0248 FB68     		ldr	r3, [r7, #12]
 1573 024a DB68     		ldr	r3, [r3, #12]
 1574 024c 1B68     		ldr	r3, [r3, #0]
 1575 024e 1A46     		mov	r2, r3
 739:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->hr_backup->hcfg_local);
 1576              		.loc 2 739 0
 1577 0250 FB68     		ldr	r3, [r7, #12]
 1578 0252 D3F88830 		ldr	r3, [r3, #136]
 738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 1579              		.loc 2 738 0
 1580 0256 1B68     		ldr	r3, [r3, #0]
 1581 0258 1046     		mov	r0, r2
 1582 025a 1946     		mov	r1, r3
 1583 025c FFF7FEFF 		bl	DWC_WRITE_REG32
 740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 741:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* De-assert Wakeup Logic */
 742:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.d32 = 0;
 1584              		.loc 2 742 0
 1585 0260 4FF00003 		mov	r3, #0
 1586 0264 BB61     		str	r3, [r7, #24]
 743:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gpwrdn.b.pmuactv = 1;
 1587              		.loc 2 743 0
 1588 0266 BB69     		ldr	r3, [r7, #24]
 1589 0268 43F00203 		orr	r3, r3, #2
 1590 026c BB61     		str	r3, [r7, #24]
 744:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 1591              		.loc 2 744 0
 1592 026e FB68     		ldr	r3, [r7, #12]
 1593 0270 5B68     		ldr	r3, [r3, #4]
 1594 0272 03F15802 		add	r2, r3, #88
 1595 0276 BB69     		ldr	r3, [r7, #24]
 1596 0278 1046     		mov	r0, r2
 1597 027a 1946     		mov	r1, r3
 1598 027c 4FF00002 		mov	r2, #0
 1599 0280 FFF7FEFF 		bl	DWC_MODIFY_REG32
 745:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(10);
 1600              		.loc 2 745 0
 1601 0284 4FF00A00 		mov	r0, #10
 1602 0288 FFF7FEFF 		bl	DWC_UDELAY
 746:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 747:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Start the Resume operation by programming HPRT0 */
 748:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = core_if->hr_backup->hprt0_local;
 1603              		.loc 2 748 0
 1604 028c FB68     		ldr	r3, [r7, #12]
 1605 028e D3F88830 		ldr	r3, [r3, #136]
 1606 0292 9B6A     		ldr	r3, [r3, #40]
 1607 0294 7B61     		str	r3, [r7, #20]
 749:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtpwr = 1;
 1608              		.loc 2 749 0
 1609 0296 7B69     		ldr	r3, [r7, #20]
 1610 0298 43F48053 		orr	r3, r3, #4096
 1611 029c 7B61     		str	r3, [r7, #20]
 750:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtena = 0;
 1612              		.loc 2 750 0
 1613 029e 7B69     		ldr	r3, [r7, #20]
 1614 02a0 6FF38203 		bfc	r3, #2, #1
 1615 02a4 7B61     		str	r3, [r7, #20]
 751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtsusp = 0;
 1616              		.loc 2 751 0
 1617 02a6 7B69     		ldr	r3, [r7, #20]
 1618 02a8 6FF3C713 		bfc	r3, #7, #1
 1619 02ac 7B61     		str	r3, [r7, #20]
 752:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 1620              		.loc 2 752 0
 1621 02ae FB68     		ldr	r3, [r7, #12]
 1622 02b0 DB68     		ldr	r3, [r3, #12]
 1623 02b2 5A68     		ldr	r2, [r3, #4]
 1624 02b4 7B69     		ldr	r3, [r7, #20]
 1625 02b6 1046     		mov	r0, r2
 1626 02b8 1946     		mov	r1, r3
 1627 02ba FFF7FEFF 		bl	DWC_WRITE_REG32
 753:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 754:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Resume Starts Now\n");
 755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!reset) {		// Indicates it is Resume Operation
 1628              		.loc 2 755 0
 1629 02be 7B68     		ldr	r3, [r7, #4]
 1630 02c0 002B     		cmp	r3, #0
 1631 02c2 30D1     		bne	.L48
 756:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.d32 = core_if->hr_backup->hprt0_local;
 1632              		.loc 2 756 0
 1633 02c4 FB68     		ldr	r3, [r7, #12]
 1634 02c6 D3F88830 		ldr	r3, [r3, #136]
 1635 02ca 9B6A     		ldr	r3, [r3, #40]
 1636 02cc 7B61     		str	r3, [r7, #20]
 757:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtres = 1;
 1637              		.loc 2 757 0
 1638 02ce 7B69     		ldr	r3, [r7, #20]
 1639 02d0 43F04003 		orr	r3, r3, #64
 1640 02d4 7B61     		str	r3, [r7, #20]
 758:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtpwr = 1;
 1641              		.loc 2 758 0
 1642 02d6 7B69     		ldr	r3, [r7, #20]
 1643 02d8 43F48053 		orr	r3, r3, #4096
 1644 02dc 7B61     		str	r3, [r7, #20]
 759:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtena = 0;
 1645              		.loc 2 759 0
 1646 02de 7B69     		ldr	r3, [r7, #20]
 1647 02e0 6FF38203 		bfc	r3, #2, #1
 1648 02e4 7B61     		str	r3, [r7, #20]
 760:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtsusp = 0;
 1649              		.loc 2 760 0
 1650 02e6 7B69     		ldr	r3, [r7, #20]
 1651 02e8 6FF3C713 		bfc	r3, #7, #1
 1652 02ec 7B61     		str	r3, [r7, #20]
 761:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 1653              		.loc 2 761 0
 1654 02ee FB68     		ldr	r3, [r7, #12]
 1655 02f0 DB68     		ldr	r3, [r3, #12]
 1656 02f2 5A68     		ldr	r2, [r3, #4]
 1657 02f4 7B69     		ldr	r3, [r7, #20]
 1658 02f6 1046     		mov	r0, r2
 1659 02f8 1946     		mov	r1, r3
 1660 02fa FFF7FEFF 		bl	DWC_WRITE_REG32
 762:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 763:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!rem_wakeup)
 1661              		.loc 2 763 0
 1662 02fe BB68     		ldr	r3, [r7, #8]
 1663 0300 002B     		cmp	r3, #0
 1664 0302 03D1     		bne	.L49
 764:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hprt0.b.prtres = 0;
 1665              		.loc 2 764 0
 1666 0304 7B69     		ldr	r3, [r7, #20]
 1667 0306 6FF38613 		bfc	r3, #6, #1
 1668 030a 7B61     		str	r3, [r7, #20]
 1669              	.L49:
 765:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Wait for Resume time and then program HPRT again */
 766:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_mdelay(100);
 1670              		.loc 2 766 0
 1671 030c 4FF06400 		mov	r0, #100
 1672 0310 FFF7FEFF 		bl	DWC_MDELAY
 767:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 1673              		.loc 2 767 0
 1674 0314 FB68     		ldr	r3, [r7, #12]
 1675 0316 DB68     		ldr	r3, [r3, #12]
 1676 0318 5A68     		ldr	r2, [r3, #4]
 1677 031a 7B69     		ldr	r3, [r7, #20]
 1678 031c 1046     		mov	r0, r2
 1679 031e 1946     		mov	r1, r3
 1680 0320 FFF7FEFF 		bl	DWC_WRITE_REG32
 1681 0324 2CE0     		b	.L50
 1682              	.L48:
 768:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 769:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {		// Indicates it is Reset Operation
 770:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.d32 = core_if->hr_backup->hprt0_local;
 1683              		.loc 2 770 0
 1684 0326 FB68     		ldr	r3, [r7, #12]
 1685 0328 D3F88830 		ldr	r3, [r3, #136]
 1686 032c 9B6A     		ldr	r3, [r3, #40]
 1687 032e 7B61     		str	r3, [r7, #20]
 771:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtrst = 1;
 1688              		.loc 2 771 0
 1689 0330 7B69     		ldr	r3, [r7, #20]
 1690 0332 43F48073 		orr	r3, r3, #256
 1691 0336 7B61     		str	r3, [r7, #20]
 772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtpwr = 1;
 1692              		.loc 2 772 0
 1693 0338 7B69     		ldr	r3, [r7, #20]
 1694 033a 43F48053 		orr	r3, r3, #4096
 1695 033e 7B61     		str	r3, [r7, #20]
 773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtena = 0;
 1696              		.loc 2 773 0
 1697 0340 7B69     		ldr	r3, [r7, #20]
 1698 0342 6FF38203 		bfc	r3, #2, #1
 1699 0346 7B61     		str	r3, [r7, #20]
 774:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtsusp = 0;
 1700              		.loc 2 774 0
 1701 0348 7B69     		ldr	r3, [r7, #20]
 1702 034a 6FF3C713 		bfc	r3, #7, #1
 1703 034e 7B61     		str	r3, [r7, #20]
 775:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 1704              		.loc 2 775 0
 1705 0350 FB68     		ldr	r3, [r7, #12]
 1706 0352 DB68     		ldr	r3, [r3, #12]
 1707 0354 5A68     		ldr	r2, [r3, #4]
 1708 0356 7B69     		ldr	r3, [r7, #20]
 1709 0358 1046     		mov	r0, r2
 1710 035a 1946     		mov	r1, r3
 1711 035c FFF7FEFF 		bl	DWC_WRITE_REG32
 776:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Wait for Reset time and then program HPRT again */
 777:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_mdelay(60);
 1712              		.loc 2 777 0
 1713 0360 4FF03C00 		mov	r0, #60
 1714 0364 FFF7FEFF 		bl	DWC_MDELAY
 778:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.b.prtrst = 0;
 1715              		.loc 2 778 0
 1716 0368 7B69     		ldr	r3, [r7, #20]
 1717 036a 6FF30823 		bfc	r3, #8, #1
 1718 036e 7B61     		str	r3, [r7, #20]
 779:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 1719              		.loc 2 779 0
 1720 0370 FB68     		ldr	r3, [r7, #12]
 1721 0372 DB68     		ldr	r3, [r3, #12]
 1722 0374 5A68     		ldr	r2, [r3, #4]
 1723 0376 7B69     		ldr	r3, [r7, #20]
 1724 0378 1046     		mov	r0, r2
 1725 037a 1946     		mov	r1, r3
 1726 037c FFF7FEFF 		bl	DWC_WRITE_REG32
 1727              	.L50:
 780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear all interrupt status */
 782:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 1728              		.loc 2 782 0
 1729 0380 F868     		ldr	r0, [r7, #12]
 1730 0382 FFF7FEFF 		bl	dwc_otg_read_hprt0
 1731 0386 0346     		mov	r3, r0
 1732 0388 7B61     		str	r3, [r7, #20]
 783:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtconndet = 1;
 1733              		.loc 2 783 0
 1734 038a 7B69     		ldr	r3, [r7, #20]
 1735 038c 43F00203 		orr	r3, r3, #2
 1736 0390 7B61     		str	r3, [r7, #20]
 784:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtenchng = 1;
 1737              		.loc 2 784 0
 1738 0392 7B69     		ldr	r3, [r7, #20]
 1739 0394 43F00803 		orr	r3, r3, #8
 1740 0398 7B61     		str	r3, [r7, #20]
 785:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 1741              		.loc 2 785 0
 1742 039a FB68     		ldr	r3, [r7, #12]
 1743 039c DB68     		ldr	r3, [r3, #12]
 1744 039e 5A68     		ldr	r2, [r3, #4]
 1745 03a0 7B69     		ldr	r3, [r7, #20]
 1746 03a2 1046     		mov	r0, r2
 1747 03a4 1946     		mov	r1, r3
 1748 03a6 FFF7FEFF 		bl	DWC_WRITE_REG32
 786:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 787:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear all pending interupts */
 788:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 1749              		.loc 2 788 0
 1750 03aa FB68     		ldr	r3, [r7, #12]
 1751 03ac 5B68     		ldr	r3, [r3, #4]
 1752 03ae 03F11403 		add	r3, r3, #20
 1753 03b2 1846     		mov	r0, r3
 1754 03b4 4FF0FF31 		mov	r1, #-1
 1755 03b8 FFF7FEFF 		bl	DWC_WRITE_REG32
 789:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 790:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore global registers */
 791:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_restore_global_regs(core_if);
 1756              		.loc 2 791 0
 1757 03bc F868     		ldr	r0, [r7, #12]
 1758 03be FFF7FEFF 		bl	dwc_otg_restore_global_regs
 792:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore host global registers */
 793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_restore_host_regs(core_if, reset);
 1759              		.loc 2 793 0
 1760 03c2 F868     		ldr	r0, [r7, #12]
 1761 03c4 7968     		ldr	r1, [r7, #4]
 1762 03c6 FFF7FEFF 		bl	dwc_otg_restore_host_regs
 794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 795:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* The core will be in ON STATE */
 796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->lx_state = DWC_OTG_L0;
 1763              		.loc 2 796 0
 1764 03ca FB68     		ldr	r3, [r7, #12]
 1765 03cc 4FF00002 		mov	r2, #0
 1766 03d0 83F88020 		strb	r2, [r3, #128]
 797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Hibernation recovery is complete here\n");
 798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 1767              		.loc 2 798 0
 1768 03d4 4FF00003 		mov	r3, #0
 799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 1769              		.loc 2 799 0
 1770 03d8 1846     		mov	r0, r3
 1771 03da 07F12007 		add	r7, r7, #32
 1772 03de BD46     		mov	sp, r7
 1773 03e0 80BD     		pop	{r7, pc}
 1774              		.cfi_endproc
 1775              	.LFE26:
 1777 03e2 00BF     		.section	.text.dwc_otg_save_global_regs,"ax",%progbits
 1778              		.align	2
 1779              		.global	dwc_otg_save_global_regs
 1780              		.thumb
 1781              		.thumb_func
 1783              	dwc_otg_save_global_regs:
 1784              	.LFB27:
 800:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 801:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /** Saves some register values into system memory. */
 802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_save_global_regs(dwc_otg_core_if_t * core_if)
 803:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 1785              		.loc 2 803 0
 1786              		.cfi_startproc
 1787              		@ args = 0, pretend = 0, frame = 16
 1788              		@ frame_needed = 1, uses_anonymous_args = 0
 1789 0000 80B5     		push	{r7, lr}
 1790              	.LCFI27:
 1791              		.cfi_def_cfa_offset 8
 1792              		.cfi_offset 7, -8
 1793              		.cfi_offset 14, -4
 1794 0002 84B0     		sub	sp, sp, #16
 1795              	.LCFI28:
 1796              		.cfi_def_cfa_offset 24
 1797 0004 00AF     		add	r7, sp, #0
 1798              	.LCFI29:
 1799              		.cfi_def_cfa_register 7
 1800 0006 7860     		str	r0, [r7, #4]
 804:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_global_regs_backup *gr;
 805:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
 806:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 807:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr = core_if->gr_backup;
 1801              		.loc 2 807 0
 1802 0008 7B68     		ldr	r3, [r7, #4]
 1803 000a D3F88430 		ldr	r3, [r3, #132]
 1804 000e FB60     		str	r3, [r7, #12]
 808:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!gr) {
 1805              		.loc 2 808 0
 1806 0010 FB68     		ldr	r3, [r7, #12]
 1807 0012 002B     		cmp	r3, #0
 1808 0014 12D1     		bne	.L53
 809:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gr = DWC_ALLOC(sizeof(*gr));
 1809              		.loc 2 809 0
 1810 0016 4FF00000 		mov	r0, #0
 1811 001a 4FF04C01 		mov	r1, #76
 1812 001e FFF7FEFF 		bl	__DWC_ALLOC
 1813 0022 F860     		str	r0, [r7, #12]
 810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!gr) {
 1814              		.loc 2 810 0
 1815 0024 FB68     		ldr	r3, [r7, #12]
 1816 0026 002B     		cmp	r3, #0
 1817 0028 04D1     		bne	.L54
 811:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return -DWC_E_NO_MEMORY;
 1818              		.loc 2 811 0
 1819 002a 4FF61643 		movw	r3, #64534
 1820 002e CFF6FF73 		movt	r3, 65535
 1821 0032 84E0     		b	.L55
 1822              	.L54:
 812:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
 813:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->gr_backup = gr;
 1823              		.loc 2 813 0
 1824 0034 7B68     		ldr	r3, [r7, #4]
 1825 0036 FA68     		ldr	r2, [r7, #12]
 1826 0038 C3F88420 		str	r2, [r3, #132]
 1827              	.L53:
 814:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 815:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 816:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gotgctl_local = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 1828              		.loc 2 816 0
 1829 003c 7B68     		ldr	r3, [r7, #4]
 1830 003e 5B68     		ldr	r3, [r3, #4]
 1831 0040 1846     		mov	r0, r3
 1832 0042 FFF7FEFF 		bl	DWC_READ_REG32
 1833 0046 0246     		mov	r2, r0
 1834 0048 FB68     		ldr	r3, [r7, #12]
 1835 004a 1A60     		str	r2, [r3, #0]
 817:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 1836              		.loc 2 817 0
 1837 004c 7B68     		ldr	r3, [r7, #4]
 1838 004e 5B68     		ldr	r3, [r3, #4]
 1839 0050 03F11803 		add	r3, r3, #24
 1840 0054 1846     		mov	r0, r3
 1841 0056 FFF7FEFF 		bl	DWC_READ_REG32
 1842 005a 0246     		mov	r2, r0
 1843 005c FB68     		ldr	r3, [r7, #12]
 1844 005e 5A60     		str	r2, [r3, #4]
 818:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gahbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gahbcfg);
 1845              		.loc 2 818 0
 1846 0060 7B68     		ldr	r3, [r7, #4]
 1847 0062 5B68     		ldr	r3, [r3, #4]
 1848 0064 03F10803 		add	r3, r3, #8
 1849 0068 1846     		mov	r0, r3
 1850 006a FFF7FEFF 		bl	DWC_READ_REG32
 1851 006e 0246     		mov	r2, r0
 1852 0070 FB68     		ldr	r3, [r7, #12]
 1853 0072 9A60     		str	r2, [r3, #8]
 819:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gusbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 1854              		.loc 2 819 0
 1855 0074 7B68     		ldr	r3, [r7, #4]
 1856 0076 5B68     		ldr	r3, [r3, #4]
 1857 0078 03F10C03 		add	r3, r3, #12
 1858 007c 1846     		mov	r0, r3
 1859 007e FFF7FEFF 		bl	DWC_READ_REG32
 1860 0082 0246     		mov	r2, r0
 1861 0084 FB68     		ldr	r3, [r7, #12]
 1862 0086 DA60     		str	r2, [r3, #12]
 820:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->grxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 1863              		.loc 2 820 0
 1864 0088 7B68     		ldr	r3, [r7, #4]
 1865 008a 5B68     		ldr	r3, [r3, #4]
 1866 008c 03F12403 		add	r3, r3, #36
 1867 0090 1846     		mov	r0, r3
 1868 0092 FFF7FEFF 		bl	DWC_READ_REG32
 1869 0096 0246     		mov	r2, r0
 1870 0098 FB68     		ldr	r3, [r7, #12]
 1871 009a 1A61     		str	r2, [r3, #16]
 821:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gnptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 1872              		.loc 2 821 0
 1873 009c 7B68     		ldr	r3, [r7, #4]
 1874 009e 5B68     		ldr	r3, [r3, #4]
 1875 00a0 03F12803 		add	r3, r3, #40
 1876 00a4 1846     		mov	r0, r3
 1877 00a6 FFF7FEFF 		bl	DWC_READ_REG32
 1878 00aa 0246     		mov	r2, r0
 1879 00ac FB68     		ldr	r3, [r7, #12]
 1880 00ae 5A61     		str	r2, [r3, #20]
 822:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->hptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 1881              		.loc 2 822 0
 1882 00b0 7B68     		ldr	r3, [r7, #4]
 1883 00b2 5B68     		ldr	r3, [r3, #4]
 1884 00b4 03F58073 		add	r3, r3, #256
 1885 00b8 1846     		mov	r0, r3
 1886 00ba FFF7FEFF 		bl	DWC_READ_REG32
 1887 00be 0246     		mov	r2, r0
 1888 00c0 FB68     		ldr	r3, [r7, #12]
 1889 00c2 DA61     		str	r2, [r3, #28]
 823:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef CONFIG_USB_DWC_OTG_LPM
 824:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->glpmcfg_local = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 825:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
 826:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
 1890              		.loc 2 826 0
 1891 00c4 7B68     		ldr	r3, [r7, #4]
 1892 00c6 5B68     		ldr	r3, [r3, #4]
 1893 00c8 03F13003 		add	r3, r3, #48
 1894 00cc 1846     		mov	r0, r3
 1895 00ce FFF7FEFF 		bl	DWC_READ_REG32
 1896 00d2 0246     		mov	r2, r0
 1897 00d4 FB68     		ldr	r3, [r7, #12]
 1898 00d6 9A61     		str	r2, [r3, #24]
 827:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
 1899              		.loc 2 827 0
 1900 00d8 7B68     		ldr	r3, [r7, #4]
 1901 00da DB69     		ldr	r3, [r3, #28]
 1902 00dc 1846     		mov	r0, r3
 1903 00de FFF7FEFF 		bl	DWC_READ_REG32
 1904 00e2 0246     		mov	r2, r0
 1905 00e4 FB68     		ldr	r3, [r7, #12]
 1906 00e6 1A62     		str	r2, [r3, #32]
 828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gdfifocfg_local =
 829:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
 1907              		.loc 2 829 0
 1908 00e8 7B68     		ldr	r3, [r7, #4]
 1909 00ea 5B68     		ldr	r3, [r3, #4]
 1910 00ec 03F15C03 		add	r3, r3, #92
 1911 00f0 1846     		mov	r0, r3
 1912 00f2 FFF7FEFF 		bl	DWC_READ_REG32
 1913 00f6 0246     		mov	r2, r0
 828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gdfifocfg_local =
 1914              		.loc 2 828 0
 1915 00f8 FB68     		ldr	r3, [r7, #12]
 1916 00fa 5A62     		str	r2, [r3, #36]
 830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 1917              		.loc 2 830 0
 1918 00fc 4FF00003 		mov	r3, #0
 1919 0100 BB60     		str	r3, [r7, #8]
 1920 0102 17E0     		b	.L56
 1921              	.L57:
 831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gr->dtxfsiz_local[i] =
 832:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&(core_if->core_global_regs->dtxfsiz[i]));
 1922              		.loc 2 832 0 discriminator 2
 1923 0104 7B68     		ldr	r3, [r7, #4]
 1924 0106 5A68     		ldr	r2, [r3, #4]
 1925 0108 BB68     		ldr	r3, [r7, #8]
 1926 010a 03F14003 		add	r3, r3, #64
 1927 010e 4FEA8303 		lsl	r3, r3, #2
 1928 0112 D318     		adds	r3, r2, r3
 1929 0114 03F10403 		add	r3, r3, #4
 1930 0118 1846     		mov	r0, r3
 1931 011a FFF7FEFF 		bl	DWC_READ_REG32
 1932 011e 0146     		mov	r1, r0
 831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gr->dtxfsiz_local[i] =
 1933              		.loc 2 831 0 discriminator 2
 1934 0120 FB68     		ldr	r3, [r7, #12]
 1935 0122 BA68     		ldr	r2, [r7, #8]
 1936 0124 02F10A02 		add	r2, r2, #10
 1937 0128 43F82210 		str	r1, [r3, r2, lsl #2]
 830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 1938              		.loc 2 830 0 discriminator 2
 1939 012c BB68     		ldr	r3, [r7, #8]
 1940 012e 03F10103 		add	r3, r3, #1
 1941 0132 BB60     		str	r3, [r7, #8]
 1942              	.L56:
 830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 1943              		.loc 2 830 0 is_stmt 0 discriminator 1
 1944 0134 BB68     		ldr	r3, [r7, #8]
 1945 0136 072B     		cmp	r3, #7
 1946 0138 E4DD     		ble	.L57
 833:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 834:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 835:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "===========Backing Global registers==========\n");
 836:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up gotgctl   = %08x\n", gr->gotgctl_local);
 837:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up gintmsk   = %08x\n", gr->gintmsk_local);
 838:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up gahbcfg   = %08x\n", gr->gahbcfg_local);
 839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up gusbcfg   = %08x\n", gr->gusbcfg_local);
 840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up grxfsiz   = %08x\n", gr->grxfsiz_local);
 841:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up gnptxfsiz = %08x\n",
 842:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    gr->gnptxfsiz_local);
 843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up hptxfsiz  = %08x\n",
 844:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    gr->hptxfsiz_local);
 845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef CONFIG_USB_DWC_OTG_LPM
 846:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up glpmcfg   = %08x\n", gr->glpmcfg_local);
 847:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
 848:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up gi2cctl   = %08x\n", gr->gi2cctl_local);
 849:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up pcgcctl   = %08x\n", gr->pcgcctl_local);
 850:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY,"Backed up gdfifocfg   = %08x\n",gr->gdfifocfg_local);
 851:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 852:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 1947              		.loc 2 852 0 is_stmt 1
 1948 013a 4FF00003 		mov	r3, #0
 1949              	.L55:
 853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 1950              		.loc 2 853 0
 1951 013e 1846     		mov	r0, r3
 1952 0140 07F11007 		add	r7, r7, #16
 1953 0144 BD46     		mov	sp, r7
 1954 0146 80BD     		pop	{r7, pc}
 1955              		.cfi_endproc
 1956              	.LFE27:
 1958              		.section	.text.dwc_otg_save_gintmsk_reg,"ax",%progbits
 1959              		.align	2
 1960              		.global	dwc_otg_save_gintmsk_reg
 1961              		.thumb
 1962              		.thumb_func
 1964              	dwc_otg_save_gintmsk_reg:
 1965              	.LFB28:
 854:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 855:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /** Saves GINTMSK register before setting the msk bits. */
 856:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_save_gintmsk_reg(dwc_otg_core_if_t * core_if)
 857:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 1966              		.loc 2 857 0
 1967              		.cfi_startproc
 1968              		@ args = 0, pretend = 0, frame = 16
 1969              		@ frame_needed = 1, uses_anonymous_args = 0
 1970 0000 80B5     		push	{r7, lr}
 1971              	.LCFI30:
 1972              		.cfi_def_cfa_offset 8
 1973              		.cfi_offset 7, -8
 1974              		.cfi_offset 14, -4
 1975 0002 84B0     		sub	sp, sp, #16
 1976              	.LCFI31:
 1977              		.cfi_def_cfa_offset 24
 1978 0004 00AF     		add	r7, sp, #0
 1979              	.LCFI32:
 1980              		.cfi_def_cfa_register 7
 1981 0006 7860     		str	r0, [r7, #4]
 858:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_global_regs_backup *gr;
 859:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 860:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr = core_if->gr_backup;
 1982              		.loc 2 860 0
 1983 0008 7B68     		ldr	r3, [r7, #4]
 1984 000a D3F88430 		ldr	r3, [r3, #132]
 1985 000e FB60     		str	r3, [r7, #12]
 861:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!gr) {
 1986              		.loc 2 861 0
 1987 0010 FB68     		ldr	r3, [r7, #12]
 1988 0012 002B     		cmp	r3, #0
 1989 0014 12D1     		bne	.L59
 862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gr = DWC_ALLOC(sizeof(*gr));
 1990              		.loc 2 862 0
 1991 0016 4FF00000 		mov	r0, #0
 1992 001a 4FF04C01 		mov	r1, #76
 1993 001e FFF7FEFF 		bl	__DWC_ALLOC
 1994 0022 F860     		str	r0, [r7, #12]
 863:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!gr) {
 1995              		.loc 2 863 0
 1996 0024 FB68     		ldr	r3, [r7, #12]
 1997 0026 002B     		cmp	r3, #0
 1998 0028 04D1     		bne	.L60
 864:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return -DWC_E_NO_MEMORY;
 1999              		.loc 2 864 0
 2000 002a 4FF61643 		movw	r3, #64534
 2001 002e CFF6FF73 		movt	r3, 65535
 2002 0032 0FE0     		b	.L61
 2003              	.L60:
 865:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
 866:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->gr_backup = gr;
 2004              		.loc 2 866 0
 2005 0034 7B68     		ldr	r3, [r7, #4]
 2006 0036 FA68     		ldr	r2, [r7, #12]
 2007 0038 C3F88420 		str	r2, [r3, #132]
 2008              	.L59:
 867:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 868:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 2009              		.loc 2 869 0
 2010 003c 7B68     		ldr	r3, [r7, #4]
 2011 003e 5B68     		ldr	r3, [r3, #4]
 2012 0040 03F11803 		add	r3, r3, #24
 2013 0044 1846     		mov	r0, r3
 2014 0046 FFF7FEFF 		bl	DWC_READ_REG32
 2015 004a 0246     		mov	r2, r0
 2016 004c FB68     		ldr	r3, [r7, #12]
 2017 004e 5A60     		str	r2, [r3, #4]
 870:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 871:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY,"=============Backing GINTMSK registers============\n");
 872:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up gintmsk   = %08x\n", gr->gintmsk_local);
 873:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 874:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 2018              		.loc 2 874 0
 2019 0050 4FF00003 		mov	r3, #0
 2020              	.L61:
 875:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 2021              		.loc 2 875 0
 2022 0054 1846     		mov	r0, r3
 2023 0056 07F11007 		add	r7, r7, #16
 2024 005a BD46     		mov	sp, r7
 2025 005c 80BD     		pop	{r7, pc}
 2026              		.cfi_endproc
 2027              	.LFE28:
 2029 005e 00BF     		.section	.text.dwc_otg_save_dev_regs,"ax",%progbits
 2030              		.align	2
 2031              		.global	dwc_otg_save_dev_regs
 2032              		.thumb
 2033              		.thumb_func
 2035              	dwc_otg_save_dev_regs:
 2036              	.LFB29:
 876:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 877:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_save_dev_regs(dwc_otg_core_if_t * core_if)
 878:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 2037              		.loc 2 878 0
 2038              		.cfi_startproc
 2039              		@ args = 0, pretend = 0, frame = 16
 2040              		@ frame_needed = 1, uses_anonymous_args = 0
 2041 0000 80B5     		push	{r7, lr}
 2042              	.LCFI33:
 2043              		.cfi_def_cfa_offset 8
 2044              		.cfi_offset 7, -8
 2045              		.cfi_offset 14, -4
 2046 0002 84B0     		sub	sp, sp, #16
 2047              	.LCFI34:
 2048              		.cfi_def_cfa_offset 24
 2049 0004 00AF     		add	r7, sp, #0
 2050              	.LCFI35:
 2051              		.cfi_def_cfa_register 7
 2052 0006 7860     		str	r0, [r7, #4]
 879:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_dev_regs_backup *dr;
 880:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
 881:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 882:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr = core_if->dr_backup;
 2053              		.loc 2 882 0
 2054 0008 7B68     		ldr	r3, [r7, #4]
 2055 000a D3F88C30 		ldr	r3, [r3, #140]
 2056 000e FB60     		str	r3, [r7, #12]
 883:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!dr) {
 2057              		.loc 2 883 0
 2058 0010 FB68     		ldr	r3, [r7, #12]
 2059 0012 002B     		cmp	r3, #0
 2060 0014 12D1     		bne	.L63
 884:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr = DWC_ALLOC(sizeof(*dr));
 2061              		.loc 2 884 0
 2062 0016 4FF00000 		mov	r0, #0
 2063 001a 4FF09401 		mov	r1, #148
 2064 001e FFF7FEFF 		bl	__DWC_ALLOC
 2065 0022 F860     		str	r0, [r7, #12]
 885:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!dr) {
 2066              		.loc 2 885 0
 2067 0024 FB68     		ldr	r3, [r7, #12]
 2068 0026 002B     		cmp	r3, #0
 2069 0028 04D1     		bne	.L64
 886:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return -DWC_E_NO_MEMORY;
 2070              		.loc 2 886 0
 2071 002a 4FF61643 		movw	r3, #64534
 2072 002e CFF6FF73 		movt	r3, 65535
 2073 0032 BEE0     		b	.L65
 2074              	.L64:
 887:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
 888:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dr_backup = dr;
 2075              		.loc 2 888 0
 2076 0034 7B68     		ldr	r3, [r7, #4]
 2077 0036 FA68     		ldr	r2, [r7, #12]
 2078 0038 C3F88C20 		str	r2, [r3, #140]
 2079              	.L63:
 889:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 890:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 891:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 2080              		.loc 2 891 0
 2081 003c 7B68     		ldr	r3, [r7, #4]
 2082 003e 9B68     		ldr	r3, [r3, #8]
 2083 0040 1B68     		ldr	r3, [r3, #0]
 2084 0042 1846     		mov	r0, r3
 2085 0044 FFF7FEFF 		bl	DWC_READ_REG32
 2086 0048 0246     		mov	r2, r0
 2087 004a FB68     		ldr	r3, [r7, #12]
 2088 004c 1A60     		str	r2, [r3, #0]
 892:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 2089              		.loc 2 892 0
 2090 004e 7B68     		ldr	r3, [r7, #4]
 2091 0050 9B68     		ldr	r3, [r3, #8]
 2092 0052 1B68     		ldr	r3, [r3, #0]
 2093 0054 03F10403 		add	r3, r3, #4
 2094 0058 1846     		mov	r0, r3
 2095 005a FFF7FEFF 		bl	DWC_READ_REG32
 2096 005e 0246     		mov	r2, r0
 2097 0060 FB68     		ldr	r3, [r7, #12]
 2098 0062 5A60     		str	r2, [r3, #4]
 893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->daintmsk =
 894:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 2099              		.loc 2 894 0
 2100 0064 7B68     		ldr	r3, [r7, #4]
 2101 0066 9B68     		ldr	r3, [r3, #8]
 2102 0068 1B68     		ldr	r3, [r3, #0]
 2103 006a 03F11C03 		add	r3, r3, #28
 2104 006e 1846     		mov	r0, r3
 2105 0070 FFF7FEFF 		bl	DWC_READ_REG32
 2106 0074 0246     		mov	r2, r0
 893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->daintmsk =
 2107              		.loc 2 893 0
 2108 0076 FB68     		ldr	r3, [r7, #12]
 2109 0078 9A60     		str	r2, [r3, #8]
 895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->diepmsk =
 896:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
 2110              		.loc 2 896 0
 2111 007a 7B68     		ldr	r3, [r7, #4]
 2112 007c 9B68     		ldr	r3, [r3, #8]
 2113 007e 1B68     		ldr	r3, [r3, #0]
 2114 0080 03F11003 		add	r3, r3, #16
 2115 0084 1846     		mov	r0, r3
 2116 0086 FFF7FEFF 		bl	DWC_READ_REG32
 2117 008a 0246     		mov	r2, r0
 895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->diepmsk =
 2118              		.loc 2 895 0
 2119 008c FB68     		ldr	r3, [r7, #12]
 2120 008e DA60     		str	r2, [r3, #12]
 897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->doepmsk =
 898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);
 2121              		.loc 2 898 0
 2122 0090 7B68     		ldr	r3, [r7, #4]
 2123 0092 9B68     		ldr	r3, [r3, #8]
 2124 0094 1B68     		ldr	r3, [r3, #0]
 2125 0096 03F11403 		add	r3, r3, #20
 2126 009a 1846     		mov	r0, r3
 2127 009c FFF7FEFF 		bl	DWC_READ_REG32
 2128 00a0 0246     		mov	r2, r0
 897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr->doepmsk =
 2129              		.loc 2 897 0
 2130 00a2 FB68     		ldr	r3, [r7, #12]
 2131 00a4 1A61     		str	r2, [r3, #16]
 899:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 2132              		.loc 2 900 0
 2133 00a6 4FF00003 		mov	r3, #0
 2134 00aa BB60     		str	r3, [r7, #8]
 2135 00ac 40E0     		b	.L66
 2136              	.L67:
 901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->diepctl[i] =
 902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
 2137              		.loc 2 902 0 discriminator 2
 2138 00ae 7B68     		ldr	r3, [r7, #4]
 2139 00b0 9A68     		ldr	r2, [r3, #8]
 2140 00b2 BB68     		ldr	r3, [r7, #8]
 2141 00b4 4FEA8303 		lsl	r3, r3, #2
 2142 00b8 D318     		adds	r3, r2, r3
 2143 00ba 5B68     		ldr	r3, [r3, #4]
 2144 00bc 1846     		mov	r0, r3
 2145 00be FFF7FEFF 		bl	DWC_READ_REG32
 2146 00c2 0246     		mov	r2, r0
 901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->diepctl[i] =
 2147              		.loc 2 901 0 discriminator 2
 2148 00c4 F968     		ldr	r1, [r7, #12]
 2149 00c6 BB68     		ldr	r3, [r7, #8]
 2150 00c8 03F10403 		add	r3, r3, #4
 2151 00cc 4FEA8303 		lsl	r3, r3, #2
 2152 00d0 CB18     		adds	r3, r1, r3
 2153 00d2 5A60     		str	r2, [r3, #4]
 903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->dieptsiz[i] =
 904:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
 2154              		.loc 2 904 0 discriminator 2
 2155 00d4 7B68     		ldr	r3, [r7, #4]
 2156 00d6 9A68     		ldr	r2, [r3, #8]
 2157 00d8 BB68     		ldr	r3, [r7, #8]
 2158 00da 4FEA8303 		lsl	r3, r3, #2
 2159 00de D318     		adds	r3, r2, r3
 2160 00e0 5B68     		ldr	r3, [r3, #4]
 2161 00e2 03F11003 		add	r3, r3, #16
 2162 00e6 1846     		mov	r0, r3
 2163 00e8 FFF7FEFF 		bl	DWC_READ_REG32
 2164 00ec 0246     		mov	r2, r0
 903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->dieptsiz[i] =
 2165              		.loc 2 903 0 discriminator 2
 2166 00ee F968     		ldr	r1, [r7, #12]
 2167 00f0 BB68     		ldr	r3, [r7, #8]
 2168 00f2 03F10C03 		add	r3, r3, #12
 2169 00f6 4FEA8303 		lsl	r3, r3, #2
 2170 00fa CB18     		adds	r3, r1, r3
 2171 00fc 5A60     		str	r2, [r3, #4]
 905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->diepdma[i] =
 906:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
 2172              		.loc 2 906 0 discriminator 2
 2173 00fe 7B68     		ldr	r3, [r7, #4]
 2174 0100 9A68     		ldr	r2, [r3, #8]
 2175 0102 BB68     		ldr	r3, [r7, #8]
 2176 0104 4FEA8303 		lsl	r3, r3, #2
 2177 0108 D318     		adds	r3, r2, r3
 2178 010a 5B68     		ldr	r3, [r3, #4]
 2179 010c 03F11403 		add	r3, r3, #20
 2180 0110 1846     		mov	r0, r3
 2181 0112 FFF7FEFF 		bl	DWC_READ_REG32
 2182 0116 0246     		mov	r2, r0
 905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->diepdma[i] =
 2183              		.loc 2 905 0 discriminator 2
 2184 0118 F968     		ldr	r1, [r7, #12]
 2185 011a BB68     		ldr	r3, [r7, #8]
 2186 011c 03F11403 		add	r3, r3, #20
 2187 0120 4FEA8303 		lsl	r3, r3, #2
 2188 0124 CB18     		adds	r3, r1, r3
 2189 0126 5A60     		str	r2, [r3, #4]
 900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 2190              		.loc 2 900 0 discriminator 2
 2191 0128 BB68     		ldr	r3, [r7, #8]
 2192 012a 03F10103 		add	r3, r3, #1
 2193 012e BB60     		str	r3, [r7, #8]
 2194              	.L66:
 900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 2195              		.loc 2 900 0 is_stmt 0 discriminator 1
 2196 0130 7B68     		ldr	r3, [r7, #4]
 2197 0132 9B68     		ldr	r3, [r3, #8]
 2198 0134 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 2199 0138 1A46     		mov	r2, r3
 2200 013a BB68     		ldr	r3, [r7, #8]
 2201 013c 9A42     		cmp	r2, r3
 2202 013e B6DC     		bgt	.L67
 907:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 908:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 2203              		.loc 2 909 0 is_stmt 1
 2204 0140 4FF00003 		mov	r3, #0
 2205 0144 BB60     		str	r3, [r7, #8]
 2206 0146 1AE0     		b	.L68
 2207              	.L69:
 910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->doepfn[i] =
 911:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn);
 2208              		.loc 2 911 0 discriminator 2
 2209 0148 7B68     		ldr	r3, [r7, #4]
 2210 014a 9A68     		ldr	r2, [r3, #8]
 2211 014c BB68     		ldr	r3, [r7, #8]
 2212 014e 03F10803 		add	r3, r3, #8
 2213 0152 4FEA8303 		lsl	r3, r3, #2
 2214 0156 D318     		adds	r3, r2, r3
 2215 0158 5B68     		ldr	r3, [r3, #4]
 2216 015a 03F10403 		add	r3, r3, #4
 2217 015e 1846     		mov	r0, r3
 2218 0160 FFF7FEFF 		bl	DWC_READ_REG32
 2219 0164 0246     		mov	r2, r0
 910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dr->doepfn[i] =
 2220              		.loc 2 910 0 discriminator 2
 2221 0166 F968     		ldr	r1, [r7, #12]
 2222 0168 BB68     		ldr	r3, [r7, #8]
 2223 016a 03F11C03 		add	r3, r3, #28
 2224 016e 4FEA8303 		lsl	r3, r3, #2
 2225 0172 CB18     		adds	r3, r1, r3
 2226 0174 5A60     		str	r2, [r3, #4]
 909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 2227              		.loc 2 909 0 discriminator 2
 2228 0176 BB68     		ldr	r3, [r7, #8]
 2229 0178 03F10103 		add	r3, r3, #1
 2230 017c BB60     		str	r3, [r7, #8]
 2231              	.L68:
 909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 2232              		.loc 2 909 0 is_stmt 0 discriminator 1
 2233 017e 7B68     		ldr	r3, [r7, #4]
 2234 0180 9B68     		ldr	r3, [r3, #8]
 2235 0182 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 2236 0186 1A46     		mov	r2, r3
 2237 0188 BB68     		ldr	r3, [r7, #8]
 2238 018a 9A42     		cmp	r2, r3
 2239 018c DCDC     		bgt	.L69
 912:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 913:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 914:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY,
 915:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    "=============Backing Host registers==============\n");
 916:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up dcfg            = %08x\n", dr->dcfg);
 917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up dctl        = %08x\n", dr->dctl);
 918:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up daintmsk            = %08x\n",
 919:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    dr->daintmsk);
 920:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up diepmsk        = %08x\n", dr->diepmsk);
 921:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up doepmsk        = %08x\n", dr->doepmsk);
 922:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 2240              		.loc 2 922 0 is_stmt 1
 2241 018e 4FF00003 		mov	r3, #0
 2242 0192 BB60     		str	r3, [r7, #8]
 2243 0194 03E0     		b	.L70
 2244              	.L71:
 2245              		.loc 2 922 0 is_stmt 0 discriminator 2
 2246 0196 BB68     		ldr	r3, [r7, #8]
 2247 0198 03F10103 		add	r3, r3, #1
 2248 019c BB60     		str	r3, [r7, #8]
 2249              	.L70:
 2250              		.loc 2 922 0 discriminator 1
 2251 019e 7B68     		ldr	r3, [r7, #4]
 2252 01a0 9B68     		ldr	r3, [r3, #8]
 2253 01a2 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 2254 01a6 1A46     		mov	r2, r3
 2255 01a8 BB68     		ldr	r3, [r7, #8]
 2256 01aa 9A42     		cmp	r2, r3
 2257 01ac F3DC     		bgt	.L71
 923:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_ANY, "Backed up diepctl[%d]        = %08x\n", i,
 924:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    dr->diepctl[i]);
 925:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_ANY, "Backed up dieptsiz[%d]        = %08x\n",
 926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    i, dr->dieptsiz[i]);
 927:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_ANY, "Backed up diepdma[%d]        = %08x\n", i,
 928:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    dr->diepdma[i]);
 929:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 930:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 931:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 2258              		.loc 2 931 0 is_stmt 1
 2259 01ae 4FF00003 		mov	r3, #0
 2260              	.L65:
 932:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 2261              		.loc 2 932 0
 2262 01b2 1846     		mov	r0, r3
 2263 01b4 07F11007 		add	r7, r7, #16
 2264 01b8 BD46     		mov	sp, r7
 2265 01ba 80BD     		pop	{r7, pc}
 2266              		.cfi_endproc
 2267              	.LFE29:
 2269              		.section	.text.dwc_otg_save_host_regs,"ax",%progbits
 2270              		.align	2
 2271              		.global	dwc_otg_save_host_regs
 2272              		.thumb
 2273              		.thumb_func
 2275              	dwc_otg_save_host_regs:
 2276              	.LFB30:
 933:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_save_host_regs(dwc_otg_core_if_t * core_if)
 935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 2277              		.loc 2 935 0
 2278              		.cfi_startproc
 2279              		@ args = 0, pretend = 0, frame = 16
 2280              		@ frame_needed = 1, uses_anonymous_args = 0
 2281 0000 80B5     		push	{r7, lr}
 2282              	.LCFI36:
 2283              		.cfi_def_cfa_offset 8
 2284              		.cfi_offset 7, -8
 2285              		.cfi_offset 14, -4
 2286 0002 84B0     		sub	sp, sp, #16
 2287              	.LCFI37:
 2288              		.cfi_def_cfa_offset 24
 2289 0004 00AF     		add	r7, sp, #0
 2290              	.LCFI38:
 2291              		.cfi_def_cfa_register 7
 2292 0006 7860     		str	r0, [r7, #4]
 936:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_host_regs_backup *hr;
 937:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
 938:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 939:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr = core_if->hr_backup;
 2293              		.loc 2 939 0
 2294 0008 7B68     		ldr	r3, [r7, #4]
 2295 000a D3F88830 		ldr	r3, [r3, #136]
 2296 000e FB60     		str	r3, [r7, #12]
 940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!hr) {
 2297              		.loc 2 940 0
 2298 0010 FB68     		ldr	r3, [r7, #12]
 2299 0012 002B     		cmp	r3, #0
 2300 0014 12D1     		bne	.L73
 941:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hr = DWC_ALLOC(sizeof(*hr));
 2301              		.loc 2 941 0
 2302 0016 4FF00000 		mov	r0, #0
 2303 001a 4FF03001 		mov	r1, #48
 2304 001e FFF7FEFF 		bl	__DWC_ALLOC
 2305 0022 F860     		str	r0, [r7, #12]
 942:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!hr) {
 2306              		.loc 2 942 0
 2307 0024 FB68     		ldr	r3, [r7, #12]
 2308 0026 002B     		cmp	r3, #0
 2309 0028 04D1     		bne	.L74
 943:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return -DWC_E_NO_MEMORY;
 2310              		.loc 2 943 0
 2311 002a 4FF61643 		movw	r3, #64534
 2312 002e CFF6FF73 		movt	r3, 65535
 2313 0032 5EE0     		b	.L75
 2314              	.L74:
 944:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
 945:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->hr_backup = hr;
 2315              		.loc 2 945 0
 2316 0034 7B68     		ldr	r3, [r7, #4]
 2317 0036 FA68     		ldr	r2, [r7, #12]
 2318 0038 C3F88820 		str	r2, [r3, #136]
 2319              	.L73:
 946:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 947:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr->hcfg_local =
 949:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 2320              		.loc 2 949 0
 2321 003c 7B68     		ldr	r3, [r7, #4]
 2322 003e DB68     		ldr	r3, [r3, #12]
 2323 0040 1B68     		ldr	r3, [r3, #0]
 2324 0042 1846     		mov	r0, r3
 2325 0044 FFF7FEFF 		bl	DWC_READ_REG32
 2326 0048 0246     		mov	r2, r0
 948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr->hcfg_local =
 2327              		.loc 2 948 0
 2328 004a FB68     		ldr	r3, [r7, #12]
 2329 004c 1A60     		str	r2, [r3, #0]
 950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr->haintmsk_local =
 951:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
 2330              		.loc 2 951 0
 2331 004e 7B68     		ldr	r3, [r7, #4]
 2332 0050 DB68     		ldr	r3, [r3, #12]
 2333 0052 1B68     		ldr	r3, [r3, #0]
 2334 0054 03F11803 		add	r3, r3, #24
 2335 0058 1846     		mov	r0, r3
 2336 005a FFF7FEFF 		bl	DWC_READ_REG32
 2337 005e 0246     		mov	r2, r0
 950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr->haintmsk_local =
 2338              		.loc 2 950 0
 2339 0060 FB68     		ldr	r3, [r7, #12]
 2340 0062 5A60     		str	r2, [r3, #4]
 952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 2341              		.loc 2 952 0
 2342 0064 4FF00003 		mov	r3, #0
 2343 0068 BB60     		str	r3, [r7, #8]
 2344 006a 16E0     		b	.L76
 2345              	.L77:
 953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hr->hcintmsk_local[i] =
 954:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
 2346              		.loc 2 954 0 discriminator 2
 2347 006c 7B68     		ldr	r3, [r7, #4]
 2348 006e DB68     		ldr	r3, [r3, #12]
 2349 0070 BA68     		ldr	r2, [r7, #8]
 2350 0072 02F10202 		add	r2, r2, #2
 2351 0076 53F82230 		ldr	r3, [r3, r2, lsl #2]
 2352 007a 03F10C03 		add	r3, r3, #12
 2353 007e 1846     		mov	r0, r3
 2354 0080 FFF7FEFF 		bl	DWC_READ_REG32
 2355 0084 0146     		mov	r1, r0
 953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hr->hcintmsk_local[i] =
 2356              		.loc 2 953 0 discriminator 2
 2357 0086 FB68     		ldr	r3, [r7, #12]
 2358 0088 BA68     		ldr	r2, [r7, #8]
 2359 008a 02F10202 		add	r2, r2, #2
 2360 008e 43F82210 		str	r1, [r3, r2, lsl #2]
 952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 2361              		.loc 2 952 0 discriminator 2
 2362 0092 BB68     		ldr	r3, [r7, #8]
 2363 0094 03F10103 		add	r3, r3, #1
 2364 0098 BB60     		str	r3, [r7, #8]
 2365              	.L76:
 952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 2366              		.loc 2 952 0 is_stmt 0 discriminator 1
 2367 009a 7868     		ldr	r0, [r7, #4]
 2368 009c FFF7FEFF 		bl	dwc_otg_get_param_host_channels
 2369 00a0 0246     		mov	r2, r0
 2370 00a2 BB68     		ldr	r3, [r7, #8]
 2371 00a4 9A42     		cmp	r2, r3
 2372 00a6 E1DC     		bgt	.L77
 955:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 956:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr->hprt0_local = DWC_READ_REG32(core_if->host_if->hprt0);
 2373              		.loc 2 956 0 is_stmt 1
 2374 00a8 7B68     		ldr	r3, [r7, #4]
 2375 00aa DB68     		ldr	r3, [r3, #12]
 2376 00ac 5B68     		ldr	r3, [r3, #4]
 2377 00ae 1846     		mov	r0, r3
 2378 00b0 FFF7FEFF 		bl	DWC_READ_REG32
 2379 00b4 0246     		mov	r2, r0
 2380 00b6 FB68     		ldr	r3, [r7, #12]
 2381 00b8 9A62     		str	r2, [r3, #40]
 957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr->hfir_local =
 958:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 2382              		.loc 2 958 0
 2383 00ba 7B68     		ldr	r3, [r7, #4]
 2384 00bc DB68     		ldr	r3, [r3, #12]
 2385 00be 1B68     		ldr	r3, [r3, #0]
 2386 00c0 03F10403 		add	r3, r3, #4
 2387 00c4 1846     		mov	r0, r3
 2388 00c6 FFF7FEFF 		bl	DWC_READ_REG32
 2389 00ca 0246     		mov	r2, r0
 957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr->hfir_local =
 2390              		.loc 2 957 0
 2391 00cc FB68     		ldr	r3, [r7, #12]
 2392 00ce DA62     		str	r2, [r3, #44]
 959:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 960:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY,
 961:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    "=============Backing Host registers===============\n");
 962:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up hcfg		= %08x\n",
 963:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hr->hcfg_local);
 964:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up haintmsk = %08x\n", hr->haintmsk_local);
 965:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 2393              		.loc 2 965 0
 2394 00d0 4FF00003 		mov	r3, #0
 2395 00d4 BB60     		str	r3, [r7, #8]
 2396 00d6 03E0     		b	.L78
 2397              	.L79:
 2398              		.loc 2 965 0 is_stmt 0 discriminator 2
 2399 00d8 BB68     		ldr	r3, [r7, #8]
 2400 00da 03F10103 		add	r3, r3, #1
 2401 00de BB60     		str	r3, [r7, #8]
 2402              	.L78:
 2403              		.loc 2 965 0 discriminator 1
 2404 00e0 7868     		ldr	r0, [r7, #4]
 2405 00e2 FFF7FEFF 		bl	dwc_otg_get_param_host_channels
 2406 00e6 0246     		mov	r2, r0
 2407 00e8 BB68     		ldr	r3, [r7, #8]
 2408 00ea 9A42     		cmp	r2, r3
 2409 00ec F4DC     		bgt	.L79
 966:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_ANY, "Backed up hcintmsk[%02d]=%08x\n", i,
 967:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    hr->hcintmsk_local[i]);
 968:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 969:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up hprt0           = %08x\n",
 970:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hr->hprt0_local);
 971:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_ANY, "Backed up hfir           = %08x\n",
 972:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hr->hfir_local);
 973:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 2410              		.loc 2 974 0 is_stmt 1
 2411 00ee 4FF00003 		mov	r3, #0
 2412              	.L75:
 975:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 2413              		.loc 2 975 0
 2414 00f2 1846     		mov	r0, r3
 2415 00f4 07F11007 		add	r7, r7, #16
 2416 00f8 BD46     		mov	sp, r7
 2417 00fa 80BD     		pop	{r7, pc}
 2418              		.cfi_endproc
 2419              	.LFE30:
 2421              		.section	.text.dwc_otg_restore_global_regs,"ax",%progbits
 2422              		.align	2
 2423              		.global	dwc_otg_restore_global_regs
 2424              		.thumb
 2425              		.thumb_func
 2427              	dwc_otg_restore_global_regs:
 2428              	.LFB31:
 976:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 977:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_restore_global_regs(dwc_otg_core_if_t *core_if)
 978:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 2429              		.loc 2 978 0
 2430              		.cfi_startproc
 2431              		@ args = 0, pretend = 0, frame = 16
 2432              		@ frame_needed = 1, uses_anonymous_args = 0
 2433 0000 80B5     		push	{r7, lr}
 2434              	.LCFI39:
 2435              		.cfi_def_cfa_offset 8
 2436              		.cfi_offset 7, -8
 2437              		.cfi_offset 14, -4
 2438 0002 84B0     		sub	sp, sp, #16
 2439              	.LCFI40:
 2440              		.cfi_def_cfa_offset 24
 2441 0004 00AF     		add	r7, sp, #0
 2442              	.LCFI41:
 2443              		.cfi_def_cfa_register 7
 2444 0006 7860     		str	r0, [r7, #4]
 979:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_global_regs_backup *gr;
 980:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
 981:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
 982:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr = core_if->gr_backup;
 2445              		.loc 2 982 0
 2446 0008 7B68     		ldr	r3, [r7, #4]
 2447 000a D3F88430 		ldr	r3, [r3, #132]
 2448 000e BB60     		str	r3, [r7, #8]
 983:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!gr) {
 2449              		.loc 2 983 0
 2450 0010 BB68     		ldr	r3, [r7, #8]
 2451 0012 002B     		cmp	r3, #0
 2452 0014 02D1     		bne	.L81
 984:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 2453              		.loc 2 984 0
 2454 0016 6FF47A73 		mvn	r3, #1000
 2455 001a 8AE0     		b	.L82
 2456              	.L81:
 985:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
 986:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****    
 987:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, gr->gotgctl_local);
 2457              		.loc 2 987 0
 2458 001c 7B68     		ldr	r3, [r7, #4]
 2459 001e 5B68     		ldr	r3, [r3, #4]
 2460 0020 1A46     		mov	r2, r3
 2461 0022 BB68     		ldr	r3, [r7, #8]
 2462 0024 1B68     		ldr	r3, [r3, #0]
 2463 0026 1046     		mov	r0, r2
 2464 0028 1946     		mov	r1, r3
 2465 002a FFF7FEFF 		bl	DWC_WRITE_REG32
 988:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gr->gintmsk_local);
 2466              		.loc 2 988 0
 2467 002e 7B68     		ldr	r3, [r7, #4]
 2468 0030 5B68     		ldr	r3, [r3, #4]
 2469 0032 03F11802 		add	r2, r3, #24
 2470 0036 BB68     		ldr	r3, [r7, #8]
 2471 0038 5B68     		ldr	r3, [r3, #4]
 2472 003a 1046     		mov	r0, r2
 2473 003c 1946     		mov	r1, r3
 2474 003e FFF7FEFF 		bl	DWC_WRITE_REG32
 989:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
 2475              		.loc 2 989 0
 2476 0042 7B68     		ldr	r3, [r7, #4]
 2477 0044 5B68     		ldr	r3, [r3, #4]
 2478 0046 03F10C02 		add	r2, r3, #12
 2479 004a BB68     		ldr	r3, [r7, #8]
 2480 004c DB68     		ldr	r3, [r3, #12]
 2481 004e 1046     		mov	r0, r2
 2482 0050 1946     		mov	r1, r3
 2483 0052 FFF7FEFF 		bl	DWC_WRITE_REG32
 990:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
 2484              		.loc 2 990 0
 2485 0056 7B68     		ldr	r3, [r7, #4]
 2486 0058 5B68     		ldr	r3, [r3, #4]
 2487 005a 03F10802 		add	r2, r3, #8
 2488 005e BB68     		ldr	r3, [r7, #8]
 2489 0060 9B68     		ldr	r3, [r3, #8]
 2490 0062 1046     		mov	r0, r2
 2491 0064 1946     		mov	r1, r3
 2492 0066 FFF7FEFF 		bl	DWC_WRITE_REG32
 991:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
 2493              		.loc 2 991 0
 2494 006a 7B68     		ldr	r3, [r7, #4]
 2495 006c 5B68     		ldr	r3, [r3, #4]
 2496 006e 03F12402 		add	r2, r3, #36
 2497 0072 BB68     		ldr	r3, [r7, #8]
 2498 0074 1B69     		ldr	r3, [r3, #16]
 2499 0076 1046     		mov	r0, r2
 2500 0078 1946     		mov	r1, r3
 2501 007a FFF7FEFF 		bl	DWC_WRITE_REG32
 992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 2502              		.loc 2 992 0
 2503 007e 7B68     		ldr	r3, [r7, #4]
 2504 0080 5B68     		ldr	r3, [r3, #4]
 2505 0082 03F12802 		add	r2, r3, #40
 993:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gr->gnptxfsiz_local);
 2506              		.loc 2 993 0
 2507 0086 BB68     		ldr	r3, [r7, #8]
 992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 2508              		.loc 2 992 0
 2509 0088 5B69     		ldr	r3, [r3, #20]
 2510 008a 1046     		mov	r0, r2
 2511 008c 1946     		mov	r1, r3
 2512 008e FFF7FEFF 		bl	DWC_WRITE_REG32
 994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 2513              		.loc 2 994 0
 2514 0092 7B68     		ldr	r3, [r7, #4]
 2515 0094 5B68     		ldr	r3, [r3, #4]
 2516 0096 03F58072 		add	r2, r3, #256
 995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gr->hptxfsiz_local);
 2517              		.loc 2 995 0
 2518 009a BB68     		ldr	r3, [r7, #8]
 994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 2519              		.loc 2 994 0
 2520 009c DB69     		ldr	r3, [r3, #28]
 2521 009e 1046     		mov	r0, r2
 2522 00a0 1946     		mov	r1, r3
 2523 00a2 FFF7FEFF 		bl	DWC_WRITE_REG32
 996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 2524              		.loc 2 996 0
 2525 00a6 7B68     		ldr	r3, [r7, #4]
 2526 00a8 5B68     		ldr	r3, [r3, #4]
 2527 00aa 03F15C02 		add	r2, r3, #92
 997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			gr->gdfifocfg_local);
 2528              		.loc 2 997 0
 2529 00ae BB68     		ldr	r3, [r7, #8]
 996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 2530              		.loc 2 996 0
 2531 00b0 5B6A     		ldr	r3, [r3, #36]
 2532 00b2 1046     		mov	r0, r2
 2533 00b4 1946     		mov	r1, r3
 2534 00b6 FFF7FEFF 		bl	DWC_WRITE_REG32
 998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 2535              		.loc 2 998 0
 2536 00ba 4FF00003 		mov	r3, #0
 2537 00be FB60     		str	r3, [r7, #12]
 2538 00c0 17E0     		b	.L83
 2539              	.L84:
 999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 2540              		.loc 2 999 0 discriminator 2
 2541 00c2 7B68     		ldr	r3, [r7, #4]
 2542 00c4 5A68     		ldr	r2, [r3, #4]
 2543 00c6 FB68     		ldr	r3, [r7, #12]
 2544 00c8 03F14003 		add	r3, r3, #64
 2545 00cc 4FEA8303 		lsl	r3, r3, #2
 2546 00d0 D318     		adds	r3, r2, r3
 2547 00d2 03F10402 		add	r2, r3, #4
1000:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				gr->dtxfsiz_local[i]);
 2548              		.loc 2 1000 0 discriminator 2
 2549 00d6 BB68     		ldr	r3, [r7, #8]
 999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 2550              		.loc 2 999 0 discriminator 2
 2551 00d8 F968     		ldr	r1, [r7, #12]
 2552 00da 01F10A01 		add	r1, r1, #10
 2553 00de 53F82130 		ldr	r3, [r3, r1, lsl #2]
 2554 00e2 1046     		mov	r0, r2
 2555 00e4 1946     		mov	r1, r3
 2556 00e6 FFF7FEFF 		bl	DWC_WRITE_REG32
 998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 2557              		.loc 2 998 0 discriminator 2
 2558 00ea FB68     		ldr	r3, [r7, #12]
 2559 00ec 03F10103 		add	r3, r3, #1
 2560 00f0 FB60     		str	r3, [r7, #12]
 2561              	.L83:
 998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 2562              		.loc 2 998 0 is_stmt 0 discriminator 1
 2563 00f2 FB68     		ldr	r3, [r7, #12]
 2564 00f4 072B     		cmp	r3, #7
 2565 00f6 E4DD     		ble	.L84
1001:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1002:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1003:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 2566              		.loc 2 1003 0 is_stmt 1
 2567 00f8 7B68     		ldr	r3, [r7, #4]
 2568 00fa 5B68     		ldr	r3, [r3, #4]
 2569 00fc 03F11403 		add	r3, r3, #20
 2570 0100 1846     		mov	r0, r3
 2571 0102 4FF0FF31 		mov	r1, #-1
 2572 0106 FFF7FEFF 		bl	DWC_WRITE_REG32
1004:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->host_if->hprt0, 0x0000100A);
 2573              		.loc 2 1004 0
 2574 010a 7B68     		ldr	r3, [r7, #4]
 2575 010c DB68     		ldr	r3, [r3, #12]
 2576 010e 5B68     		ldr	r3, [r3, #4]
 2577 0110 1846     		mov	r0, r3
 2578 0112 41F20A01 		movw	r1, #4106
 2579 0116 FFF7FEFF 		bl	DWC_WRITE_REG32
1005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 2580              		.loc 2 1005 0
 2581 011a 7B68     		ldr	r3, [r7, #4]
 2582 011c 5B68     		ldr	r3, [r3, #4]
 2583 011e 03F10802 		add	r2, r3, #8
1006:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			(gr->gahbcfg_local));
 2584              		.loc 2 1006 0
 2585 0122 BB68     		ldr	r3, [r7, #8]
1005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 2586              		.loc 2 1005 0
 2587 0124 9B68     		ldr	r3, [r3, #8]
 2588 0126 1046     		mov	r0, r2
 2589 0128 1946     		mov	r1, r3
 2590 012a FFF7FEFF 		bl	DWC_WRITE_REG32
1007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 2591              		.loc 2 1007 0
 2592 012e 4FF00003 		mov	r3, #0
 2593              	.L82:
1008:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 2594              		.loc 2 1008 0
 2595 0132 1846     		mov	r0, r3
 2596 0134 07F11007 		add	r7, r7, #16
 2597 0138 BD46     		mov	sp, r7
 2598 013a 80BD     		pop	{r7, pc}
 2599              		.cfi_endproc
 2600              	.LFE31:
 2602              		.section	.text.dwc_otg_restore_dev_regs,"ax",%progbits
 2603              		.align	2
 2604              		.global	dwc_otg_restore_dev_regs
 2605              		.thumb
 2606              		.thumb_func
 2608              	dwc_otg_restore_dev_regs:
 2609              	.LFB32:
1009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1010:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_restore_dev_regs(dwc_otg_core_if_t * core_if, int rem_wakeup)
1011:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 2610              		.loc 2 1011 0
 2611              		.cfi_startproc
 2612              		@ args = 0, pretend = 0, frame = 16
 2613              		@ frame_needed = 1, uses_anonymous_args = 0
 2614 0000 80B5     		push	{r7, lr}
 2615              	.LCFI42:
 2616              		.cfi_def_cfa_offset 8
 2617              		.cfi_offset 7, -8
 2618              		.cfi_offset 14, -4
 2619 0002 84B0     		sub	sp, sp, #16
 2620              	.LCFI43:
 2621              		.cfi_def_cfa_offset 24
 2622 0004 00AF     		add	r7, sp, #0
 2623              	.LCFI44:
 2624              		.cfi_def_cfa_register 7
 2625 0006 7860     		str	r0, [r7, #4]
 2626 0008 3960     		str	r1, [r7, #0]
1012:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_dev_regs_backup *dr;
1013:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
1014:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1015:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dr = core_if->dr_backup;
 2627              		.loc 2 1015 0
 2628 000a 7B68     		ldr	r3, [r7, #4]
 2629 000c D3F88C30 		ldr	r3, [r3, #140]
 2630 0010 BB60     		str	r3, [r7, #8]
1016:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1017:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!dr) {
 2631              		.loc 2 1017 0
 2632 0012 BB68     		ldr	r3, [r7, #8]
 2633 0014 002B     		cmp	r3, #0
 2634 0016 02D1     		bne	.L86
1018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 2635              		.loc 2 1018 0
 2636 0018 6FF47A73 		mvn	r3, #1000
 2637 001c A5E0     		b	.L87
 2638              	.L86:
1019:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1021:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!rem_wakeup)
 2639              		.loc 2 1021 0
 2640 001e 3B68     		ldr	r3, [r7, #0]
 2641 0020 002B     		cmp	r3, #0
 2642 0022 0AD1     		bne	.L88
1022:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	{
1023:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dr->dctl);
 2643              		.loc 2 1023 0
 2644 0024 7B68     		ldr	r3, [r7, #4]
 2645 0026 9B68     		ldr	r3, [r3, #8]
 2646 0028 1B68     		ldr	r3, [r3, #0]
 2647 002a 03F10402 		add	r2, r3, #4
 2648 002e BB68     		ldr	r3, [r7, #8]
 2649 0030 5B68     		ldr	r3, [r3, #4]
 2650 0032 1046     		mov	r0, r2
 2651 0034 1946     		mov	r1, r3
 2652 0036 FFF7FEFF 		bl	DWC_WRITE_REG32
 2653              	.L88:
1024:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	
1026:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, dr->daintmsk);
 2654              		.loc 2 1026 0
 2655 003a 7B68     		ldr	r3, [r7, #4]
 2656 003c 9B68     		ldr	r3, [r3, #8]
 2657 003e 1B68     		ldr	r3, [r3, #0]
 2658 0040 03F11C02 		add	r2, r3, #28
 2659 0044 BB68     		ldr	r3, [r7, #8]
 2660 0046 9B68     		ldr	r3, [r3, #8]
 2661 0048 1046     		mov	r0, r2
 2662 004a 1946     		mov	r1, r3
 2663 004c FFF7FEFF 		bl	DWC_WRITE_REG32
1027:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, dr->diepmsk);
 2664              		.loc 2 1027 0
 2665 0050 7B68     		ldr	r3, [r7, #4]
 2666 0052 9B68     		ldr	r3, [r3, #8]
 2667 0054 1B68     		ldr	r3, [r3, #0]
 2668 0056 03F11002 		add	r2, r3, #16
 2669 005a BB68     		ldr	r3, [r7, #8]
 2670 005c DB68     		ldr	r3, [r3, #12]
 2671 005e 1046     		mov	r0, r2
 2672 0060 1946     		mov	r1, r3
 2673 0062 FFF7FEFF 		bl	DWC_WRITE_REG32
1028:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, dr->doepmsk);
 2674              		.loc 2 1028 0
 2675 0066 7B68     		ldr	r3, [r7, #4]
 2676 0068 9B68     		ldr	r3, [r3, #8]
 2677 006a 1B68     		ldr	r3, [r3, #0]
 2678 006c 03F11402 		add	r2, r3, #20
 2679 0070 BB68     		ldr	r3, [r7, #8]
 2680 0072 1B69     		ldr	r3, [r3, #16]
 2681 0074 1046     		mov	r0, r2
 2682 0076 1946     		mov	r1, r3
 2683 0078 FFF7FEFF 		bl	DWC_WRITE_REG32
1029:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 2684              		.loc 2 1030 0
 2685 007c 4FF00003 		mov	r3, #0
 2686 0080 FB60     		str	r3, [r7, #12]
 2687 0082 41E0     		b	.L89
 2688              	.L90:
1031:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
 2689              		.loc 2 1031 0 discriminator 2
 2690 0084 7B68     		ldr	r3, [r7, #4]
 2691 0086 9A68     		ldr	r2, [r3, #8]
 2692 0088 FB68     		ldr	r3, [r7, #12]
 2693 008a 4FEA8303 		lsl	r3, r3, #2
 2694 008e D318     		adds	r3, r2, r3
 2695 0090 5B68     		ldr	r3, [r3, #4]
 2696 0092 1A46     		mov	r2, r3
 2697 0094 B968     		ldr	r1, [r7, #8]
 2698 0096 FB68     		ldr	r3, [r7, #12]
 2699 0098 03F10403 		add	r3, r3, #4
 2700 009c 4FEA8303 		lsl	r3, r3, #2
 2701 00a0 CB18     		adds	r3, r1, r3
 2702 00a2 5B68     		ldr	r3, [r3, #4]
 2703 00a4 1046     		mov	r0, r2
 2704 00a6 1946     		mov	r1, r3
 2705 00a8 FFF7FEFF 		bl	DWC_WRITE_REG32
1032:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
 2706              		.loc 2 1032 0 discriminator 2
 2707 00ac 7B68     		ldr	r3, [r7, #4]
 2708 00ae 9A68     		ldr	r2, [r3, #8]
 2709 00b0 FB68     		ldr	r3, [r7, #12]
 2710 00b2 4FEA8303 		lsl	r3, r3, #2
 2711 00b6 D318     		adds	r3, r2, r3
 2712 00b8 5B68     		ldr	r3, [r3, #4]
 2713 00ba 03F11002 		add	r2, r3, #16
 2714 00be B968     		ldr	r1, [r7, #8]
 2715 00c0 FB68     		ldr	r3, [r7, #12]
 2716 00c2 03F10C03 		add	r3, r3, #12
 2717 00c6 4FEA8303 		lsl	r3, r3, #2
 2718 00ca CB18     		adds	r3, r1, r3
 2719 00cc 5B68     		ldr	r3, [r3, #4]
 2720 00ce 1046     		mov	r0, r2
 2721 00d0 1946     		mov	r1, r3
 2722 00d2 FFF7FEFF 		bl	DWC_WRITE_REG32
1033:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
 2723              		.loc 2 1033 0 discriminator 2
 2724 00d6 7B68     		ldr	r3, [r7, #4]
 2725 00d8 9A68     		ldr	r2, [r3, #8]
 2726 00da FB68     		ldr	r3, [r7, #12]
 2727 00dc 4FEA8303 		lsl	r3, r3, #2
 2728 00e0 D318     		adds	r3, r2, r3
 2729 00e2 5B68     		ldr	r3, [r3, #4]
 2730 00e4 03F11402 		add	r2, r3, #20
 2731 00e8 B968     		ldr	r1, [r7, #8]
 2732 00ea FB68     		ldr	r3, [r7, #12]
 2733 00ec 03F11403 		add	r3, r3, #20
 2734 00f0 4FEA8303 		lsl	r3, r3, #2
 2735 00f4 CB18     		adds	r3, r1, r3
 2736 00f6 5B68     		ldr	r3, [r3, #4]
 2737 00f8 1046     		mov	r0, r2
 2738 00fa 1946     		mov	r1, r3
 2739 00fc FFF7FEFF 		bl	DWC_WRITE_REG32
1030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 2740              		.loc 2 1030 0 discriminator 2
 2741 0100 FB68     		ldr	r3, [r7, #12]
 2742 0102 03F10103 		add	r3, r3, #1
 2743 0106 FB60     		str	r3, [r7, #12]
 2744              	.L89:
1030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 2745              		.loc 2 1030 0 is_stmt 0 discriminator 1
 2746 0108 7B68     		ldr	r3, [r7, #4]
 2747 010a 9B68     		ldr	r3, [r3, #8]
 2748 010c 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 2749 0110 1A46     		mov	r2, r3
 2750 0112 FB68     		ldr	r3, [r7, #12]
 2751 0114 9A42     		cmp	r2, r3
 2752 0116 B5DC     		bgt	.L90
1034:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1035:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	
1036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 2753              		.loc 2 1036 0 is_stmt 1
 2754 0118 4FF00003 		mov	r3, #0
 2755 011c FB60     		str	r3, [r7, #12]
 2756 011e 1AE0     		b	.L91
 2757              	.L92:
1037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn, dr->doepfn[i]);
 2758              		.loc 2 1037 0 discriminator 2
 2759 0120 7B68     		ldr	r3, [r7, #4]
 2760 0122 9A68     		ldr	r2, [r3, #8]
 2761 0124 FB68     		ldr	r3, [r7, #12]
 2762 0126 03F10803 		add	r3, r3, #8
 2763 012a 4FEA8303 		lsl	r3, r3, #2
 2764 012e D318     		adds	r3, r2, r3
 2765 0130 5B68     		ldr	r3, [r3, #4]
 2766 0132 03F10402 		add	r2, r3, #4
 2767 0136 B968     		ldr	r1, [r7, #8]
 2768 0138 FB68     		ldr	r3, [r7, #12]
 2769 013a 03F11C03 		add	r3, r3, #28
 2770 013e 4FEA8303 		lsl	r3, r3, #2
 2771 0142 CB18     		adds	r3, r1, r3
 2772 0144 5B68     		ldr	r3, [r3, #4]
 2773 0146 1046     		mov	r0, r2
 2774 0148 1946     		mov	r1, r3
 2775 014a FFF7FEFF 		bl	DWC_WRITE_REG32
1036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 2776              		.loc 2 1036 0 discriminator 2
 2777 014e FB68     		ldr	r3, [r7, #12]
 2778 0150 03F10103 		add	r3, r3, #1
 2779 0154 FB60     		str	r3, [r7, #12]
 2780              	.L91:
1036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 2781              		.loc 2 1036 0 is_stmt 0 discriminator 1
 2782 0156 7B68     		ldr	r3, [r7, #4]
 2783 0158 9B68     		ldr	r3, [r3, #8]
 2784 015a 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 2785 015e 1A46     		mov	r2, r3
 2786 0160 FB68     		ldr	r3, [r7, #12]
 2787 0162 9A42     		cmp	r2, r3
 2788 0164 DCDC     		bgt	.L92
1038:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1039:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1040:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 2789              		.loc 2 1040 0 is_stmt 1
 2790 0166 4FF00003 		mov	r3, #0
 2791              	.L87:
1041:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 2792              		.loc 2 1041 0
 2793 016a 1846     		mov	r0, r3
 2794 016c 07F11007 		add	r7, r7, #16
 2795 0170 BD46     		mov	sp, r7
 2796 0172 80BD     		pop	{r7, pc}
 2797              		.cfi_endproc
 2798              	.LFE32:
 2800              		.section	.text.dwc_otg_restore_host_regs,"ax",%progbits
 2801              		.align	2
 2802              		.global	dwc_otg_restore_host_regs
 2803              		.thumb
 2804              		.thumb_func
 2806              	dwc_otg_restore_host_regs:
 2807              	.LFB33:
1042:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1043:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_restore_host_regs(dwc_otg_core_if_t * core_if, int reset)
1044:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 2808              		.loc 2 1044 0
 2809              		.cfi_startproc
 2810              		@ args = 0, pretend = 0, frame = 16
 2811              		@ frame_needed = 1, uses_anonymous_args = 0
 2812 0000 80B5     		push	{r7, lr}
 2813              	.LCFI45:
 2814              		.cfi_def_cfa_offset 8
 2815              		.cfi_offset 7, -8
 2816              		.cfi_offset 14, -4
 2817 0002 84B0     		sub	sp, sp, #16
 2818              	.LCFI46:
 2819              		.cfi_def_cfa_offset 24
 2820 0004 00AF     		add	r7, sp, #0
 2821              	.LCFI47:
 2822              		.cfi_def_cfa_register 7
 2823 0006 7860     		str	r0, [r7, #4]
 2824 0008 3960     		str	r1, [r7, #0]
1045:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_host_regs_backup *hr;
1046:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
1047:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hr = core_if->hr_backup;
 2825              		.loc 2 1047 0
 2826 000a 7B68     		ldr	r3, [r7, #4]
 2827 000c D3F88830 		ldr	r3, [r3, #136]
 2828 0010 BB60     		str	r3, [r7, #8]
1048:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1049:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!hr) {
 2829              		.loc 2 1049 0
 2830 0012 BB68     		ldr	r3, [r7, #8]
 2831 0014 002B     		cmp	r3, #0
 2832 0016 02D1     		bne	.L94
1050:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 2833              		.loc 2 1050 0
 2834 0018 6FF47A73 		mvn	r3, #1000
 2835 001c 38E0     		b	.L95
 2836              	.L94:
1051:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1052:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1053:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hr->hcfg_local);
 2837              		.loc 2 1053 0
 2838 001e 7B68     		ldr	r3, [r7, #4]
 2839 0020 DB68     		ldr	r3, [r3, #12]
 2840 0022 1B68     		ldr	r3, [r3, #0]
 2841 0024 1A46     		mov	r2, r3
 2842 0026 BB68     		ldr	r3, [r7, #8]
 2843 0028 1B68     		ldr	r3, [r3, #0]
 2844 002a 1046     		mov	r0, r2
 2845 002c 1946     		mov	r1, r3
 2846 002e FFF7FEFF 		bl	DWC_WRITE_REG32
1054:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//if (!reset)
1055:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//{
1056:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
1057:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//}
1058:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 2847              		.loc 2 1059 0
 2848 0032 7B68     		ldr	r3, [r7, #4]
 2849 0034 DB68     		ldr	r3, [r3, #12]
 2850 0036 1B68     		ldr	r3, [r3, #0]
 2851 0038 03F11802 		add	r2, r3, #24
1060:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hr->haintmsk_local);
 2852              		.loc 2 1060 0
 2853 003c BB68     		ldr	r3, [r7, #8]
1059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 2854              		.loc 2 1059 0
 2855 003e 5B68     		ldr	r3, [r3, #4]
 2856 0040 1046     		mov	r0, r2
 2857 0042 1946     		mov	r1, r3
 2858 0044 FFF7FEFF 		bl	DWC_WRITE_REG32
1061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 2859              		.loc 2 1061 0
 2860 0048 4FF00003 		mov	r3, #0
 2861 004c FB60     		str	r3, [r7, #12]
 2862 004e 16E0     		b	.L96
 2863              	.L97:
1062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 2864              		.loc 2 1062 0 discriminator 2
 2865 0050 7B68     		ldr	r3, [r7, #4]
 2866 0052 DB68     		ldr	r3, [r3, #12]
 2867 0054 FA68     		ldr	r2, [r7, #12]
 2868 0056 02F10202 		add	r2, r2, #2
 2869 005a 53F82230 		ldr	r3, [r3, r2, lsl #2]
 2870 005e 03F10C02 		add	r2, r3, #12
1063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hr->hcintmsk_local[i]);
 2871              		.loc 2 1063 0 discriminator 2
 2872 0062 BB68     		ldr	r3, [r7, #8]
1062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 2873              		.loc 2 1062 0 discriminator 2
 2874 0064 F968     		ldr	r1, [r7, #12]
 2875 0066 01F10201 		add	r1, r1, #2
 2876 006a 53F82130 		ldr	r3, [r3, r1, lsl #2]
 2877 006e 1046     		mov	r0, r2
 2878 0070 1946     		mov	r1, r3
 2879 0072 FFF7FEFF 		bl	DWC_WRITE_REG32
1061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 2880              		.loc 2 1061 0 discriminator 2
 2881 0076 FB68     		ldr	r3, [r7, #12]
 2882 0078 03F10103 		add	r3, r3, #1
 2883 007c FB60     		str	r3, [r7, #12]
 2884              	.L96:
1061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 2885              		.loc 2 1061 0 is_stmt 0 discriminator 1
 2886 007e 7868     		ldr	r0, [r7, #4]
 2887 0080 FFF7FEFF 		bl	dwc_otg_get_param_host_channels
 2888 0084 0246     		mov	r2, r0
 2889 0086 FB68     		ldr	r3, [r7, #12]
 2890 0088 9A42     		cmp	r2, r3
 2891 008a E1DC     		bgt	.L97
1064:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1065:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1066:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 2892              		.loc 2 1066 0 is_stmt 1
 2893 008c 4FF00003 		mov	r3, #0
 2894              	.L95:
1067:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 2895              		.loc 2 1067 0
 2896 0090 1846     		mov	r0, r3
 2897 0092 07F11007 		add	r7, r7, #16
 2898 0096 BD46     		mov	sp, r7
 2899 0098 80BD     		pop	{r7, pc}
 2900              		.cfi_endproc
 2901              	.LFE33:
 2903 009a 00BF     		.section	.text.restore_lpm_i2c_regs,"ax",%progbits
 2904              		.align	2
 2905              		.global	restore_lpm_i2c_regs
 2906              		.thumb
 2907              		.thumb_func
 2909              	restore_lpm_i2c_regs:
 2910              	.LFB34:
1068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1069:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int restore_lpm_i2c_regs(dwc_otg_core_if_t * core_if)
1070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 2911              		.loc 2 1070 0
 2912              		.cfi_startproc
 2913              		@ args = 0, pretend = 0, frame = 16
 2914              		@ frame_needed = 1, uses_anonymous_args = 0
 2915 0000 80B5     		push	{r7, lr}
 2916              	.LCFI48:
 2917              		.cfi_def_cfa_offset 8
 2918              		.cfi_offset 7, -8
 2919              		.cfi_offset 14, -4
 2920 0002 84B0     		sub	sp, sp, #16
 2921              	.LCFI49:
 2922              		.cfi_def_cfa_offset 24
 2923 0004 00AF     		add	r7, sp, #0
 2924              	.LCFI50:
 2925              		.cfi_def_cfa_register 7
 2926 0006 7860     		str	r0, [r7, #4]
1071:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_global_regs_backup *gr;
1072:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1073:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr = core_if->gr_backup;
 2927              		.loc 2 1073 0
 2928 0008 7B68     		ldr	r3, [r7, #4]
 2929 000a D3F88430 		ldr	r3, [r3, #132]
 2930 000e FB60     		str	r3, [r7, #12]
1074:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1075:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore values for LPM and I2C */
1076:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef CONFIG_USB_DWC_OTG_LPM
1077:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, gr->glpmcfg_local);
1078:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1079:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gi2cctl, gr->gi2cctl_local);
 2931              		.loc 2 1079 0
 2932 0010 7B68     		ldr	r3, [r7, #4]
 2933 0012 5B68     		ldr	r3, [r3, #4]
 2934 0014 03F13002 		add	r2, r3, #48
 2935 0018 FB68     		ldr	r3, [r7, #12]
 2936 001a 9B69     		ldr	r3, [r3, #24]
 2937 001c 1046     		mov	r0, r2
 2938 001e 1946     		mov	r1, r3
 2939 0020 FFF7FEFF 		bl	DWC_WRITE_REG32
1080:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1081:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 2940              		.loc 2 1081 0
 2941 0024 4FF00003 		mov	r3, #0
1082:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 2942              		.loc 2 1082 0
 2943 0028 1846     		mov	r0, r3
 2944 002a 07F11007 		add	r7, r7, #16
 2945 002e BD46     		mov	sp, r7
 2946 0030 80BD     		pop	{r7, pc}
 2947              		.cfi_endproc
 2948              	.LFE34:
 2950              		.section	.text.restore_essential_regs,"ax",%progbits
 2951              		.align	2
 2952              		.global	restore_essential_regs
 2953              		.thumb
 2954              		.thumb_func
 2956              	restore_essential_regs:
 2957              	.LFB35:
1083:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1084:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int restore_essential_regs(dwc_otg_core_if_t * core_if, int rmode, int is_host)
1085:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 2958              		.loc 2 1085 0
 2959              		.cfi_startproc
 2960              		@ args = 0, pretend = 0, frame = 48
 2961              		@ frame_needed = 1, uses_anonymous_args = 0
 2962 0000 80B5     		push	{r7, lr}
 2963              	.LCFI51:
 2964              		.cfi_def_cfa_offset 8
 2965              		.cfi_offset 7, -8
 2966              		.cfi_offset 14, -4
 2967 0002 8CB0     		sub	sp, sp, #48
 2968              	.LCFI52:
 2969              		.cfi_def_cfa_offset 56
 2970 0004 00AF     		add	r7, sp, #0
 2971              	.LCFI53:
 2972              		.cfi_def_cfa_register 7
 2973 0006 F860     		str	r0, [r7, #12]
 2974 0008 B960     		str	r1, [r7, #8]
 2975 000a 7A60     		str	r2, [r7, #4]
1086:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	struct dwc_otg_global_regs_backup *gr;
1087:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1088:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 2976              		.loc 2 1088 0
 2977 000c 4FF00003 		mov	r3, #0
 2978 0010 BB62     		str	r3, [r7, #40]
1089:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gahbcfg_data_t gahbcfg = {.d32 = 0 };
 2979              		.loc 2 1089 0
 2980 0012 4FF00003 		mov	r3, #0
 2981 0016 7B62     		str	r3, [r7, #36]
1090:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg_data_t gusbcfg = {.d32 = 0 };
 2982              		.loc 2 1090 0
 2983 0018 4FF00003 		mov	r3, #0
 2984 001c 3B62     		str	r3, [r7, #32]
1091:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t gintmsk = {.d32 = 0 };
 2985              		.loc 2 1091 0
 2986 001e 4FF00003 		mov	r3, #0
 2987 0022 FB61     		str	r3, [r7, #28]
1092:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore LPM and I2C registers */
1094:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	restore_lpm_i2c_regs(core_if);
 2988              		.loc 2 1094 0
 2989 0024 F868     		ldr	r0, [r7, #12]
 2990 0026 FFF7FEFF 		bl	restore_lpm_i2c_regs
1095:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1096:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set PCGCCTL to 0 */
1097:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->pcgcctl, 0x00000000);
 2991              		.loc 2 1097 0
 2992 002a FB68     		ldr	r3, [r7, #12]
 2993 002c DB69     		ldr	r3, [r3, #28]
 2994 002e 1846     		mov	r0, r3
 2995 0030 4FF00001 		mov	r1, #0
 2996 0034 FFF7FEFF 		bl	DWC_WRITE_REG32
1098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1099:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gr = core_if->gr_backup;
 2997              		.loc 2 1099 0
 2998 0038 FB68     		ldr	r3, [r7, #12]
 2999 003a D3F88430 		ldr	r3, [r3, #132]
 3000 003e FB62     		str	r3, [r7, #44]
1100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Load restore values for [31:14] bits */
1101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->pcgcctl,
 3001              		.loc 2 1101 0
 3002 0040 FB68     		ldr	r3, [r7, #12]
 3003 0042 DA69     		ldr	r2, [r3, #28]
1102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			((gr->pcgcctl_local & 0xffffc000) | 0x00020000));
 3004              		.loc 2 1102 0
 3005 0044 FB6A     		ldr	r3, [r7, #44]
 3006 0046 196A     		ldr	r1, [r3, #32]
 3007 0048 4FF44043 		mov	r3, #49152
 3008 004c CFF6FD73 		movt	r3, 65533
 3009 0050 0B40     		ands	r3, r3, r1
1101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->pcgcctl,
 3010              		.loc 2 1101 0
 3011 0052 43F40033 		orr	r3, r3, #131072
 3012 0056 1046     		mov	r0, r2
 3013 0058 1946     		mov	r1, r3
 3014 005a FFF7FEFF 		bl	DWC_WRITE_REG32
1103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Umnask global Interrupt in GAHBCFG and restore it */
1105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gahbcfg.d32 = gr->gahbcfg_local;
 3015              		.loc 2 1105 0
 3016 005e FB6A     		ldr	r3, [r7, #44]
 3017 0060 9B68     		ldr	r3, [r3, #8]
 3018 0062 7B62     		str	r3, [r7, #36]
1106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gahbcfg.b.glblintrmsk = 1;
 3019              		.loc 2 1106 0
 3020 0064 7B6A     		ldr	r3, [r7, #36]
 3021 0066 43F00103 		orr	r3, r3, #1
 3022 006a 7B62     		str	r3, [r7, #36]
1107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gahbcfg.d32);
 3023              		.loc 2 1107 0
 3024 006c FB68     		ldr	r3, [r7, #12]
 3025 006e 5B68     		ldr	r3, [r3, #4]
 3026 0070 03F10802 		add	r2, r3, #8
 3027 0074 7B6A     		ldr	r3, [r7, #36]
 3028 0076 1046     		mov	r0, r2
 3029 0078 1946     		mov	r1, r3
 3030 007a FFF7FEFF 		bl	DWC_WRITE_REG32
1108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear all pending interupts */
1110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 3031              		.loc 2 1110 0
 3032 007e FB68     		ldr	r3, [r7, #12]
 3033 0080 5B68     		ldr	r3, [r3, #4]
 3034 0082 03F11403 		add	r3, r3, #20
 3035 0086 1846     		mov	r0, r3
 3036 0088 4FF0FF31 		mov	r1, #-1
 3037 008c FFF7FEFF 		bl	DWC_WRITE_REG32
1111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Unmask restore done interrupt */
1113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk.b.restoredone = 1;
 3038              		.loc 2 1113 0
 3039 0090 FB69     		ldr	r3, [r7, #28]
 3040 0092 43F48033 		orr	r3, r3, #65536
 3041 0096 FB61     		str	r3, [r7, #28]
1114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32);
 3042              		.loc 2 1114 0
 3043 0098 FB68     		ldr	r3, [r7, #12]
 3044 009a 5B68     		ldr	r3, [r3, #4]
 3045 009c 03F11802 		add	r2, r3, #24
 3046 00a0 FB69     		ldr	r3, [r7, #28]
 3047 00a2 1046     		mov	r0, r2
 3048 00a4 1946     		mov	r1, r3
 3049 00a6 FFF7FEFF 		bl	DWC_WRITE_REG32
1115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restore GUSBCFG and HCFG/DCFG */
1117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg.d32 = core_if->gr_backup->gusbcfg_local;
 3050              		.loc 2 1117 0
 3051 00aa FB68     		ldr	r3, [r7, #12]
 3052 00ac D3F88430 		ldr	r3, [r3, #132]
 3053 00b0 DB68     		ldr	r3, [r3, #12]
 3054 00b2 3B62     		str	r3, [r7, #32]
1118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
 3055              		.loc 2 1118 0
 3056 00b4 FB68     		ldr	r3, [r7, #12]
 3057 00b6 5B68     		ldr	r3, [r3, #4]
 3058 00b8 03F10C02 		add	r2, r3, #12
 3059 00bc 3B6A     		ldr	r3, [r7, #32]
 3060 00be 1046     		mov	r0, r2
 3061 00c0 1946     		mov	r1, r3
 3062 00c2 FFF7FEFF 		bl	DWC_WRITE_REG32
1119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (is_host) {
 3063              		.loc 2 1120 0
 3064 00c6 7B68     		ldr	r3, [r7, #4]
 3065 00c8 002B     		cmp	r3, #0
 3066 00ca 4FD0     		beq	.L101
 3067              	.LBB4:
1121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcfg_data_t hcfg = {.d32 = 0 };
 3068              		.loc 2 1122 0
 3069 00cc 4FF00003 		mov	r3, #0
 3070 00d0 BB61     		str	r3, [r7, #24]
1123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcfg.d32 = core_if->hr_backup->hcfg_local;
 3071              		.loc 2 1124 0
 3072 00d2 FB68     		ldr	r3, [r7, #12]
 3073 00d4 D3F88830 		ldr	r3, [r3, #136]
 3074 00d8 1B68     		ldr	r3, [r3, #0]
 3075 00da BB61     		str	r3, [r7, #24]
1125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 3076              		.loc 2 1125 0
 3077 00dc FB68     		ldr	r3, [r7, #12]
 3078 00de DB68     		ldr	r3, [r3, #12]
 3079 00e0 1B68     		ldr	r3, [r3, #0]
 3080 00e2 1A46     		mov	r2, r3
 3081 00e4 BB69     		ldr	r3, [r7, #24]
 3082 00e6 1046     		mov	r0, r2
 3083 00e8 1946     		mov	r1, r3
 3084 00ea FFF7FEFF 		bl	DWC_WRITE_REG32
1126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hcfg.d32);
1127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Load restore values for [31:14] bits */
1129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 3085              		.loc 2 1129 0
 3086 00ee FB6A     		ldr	r3, [r7, #44]
 3087 00f0 1B6A     		ldr	r3, [r3, #32]
 3088 00f2 23F47F53 		bic	r3, r3, #16320
 3089 00f6 23F03F03 		bic	r3, r3, #63
 3090 00fa BB62     		str	r3, [r7, #40]
1130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 3091              		.loc 2 1130 0
 3092 00fc FB6A     		ldr	r3, [r7, #44]
 3093 00fe 1B6A     		ldr	r3, [r3, #32]
 3094 0100 43F40033 		orr	r3, r3, #131072
 3095 0104 BB62     		str	r3, [r7, #40]
1131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (rmode)
 3096              		.loc 2 1132 0
 3097 0106 BB68     		ldr	r3, [r7, #8]
 3098 0108 002B     		cmp	r3, #0
 3099 010a 03D0     		beq	.L102
1133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			pcgcctl.b.restoremode = 1;
 3100              		.loc 2 1133 0
 3101 010c BB6A     		ldr	r3, [r7, #40]
 3102 010e 43F40073 		orr	r3, r3, #512
 3103 0112 BB62     		str	r3, [r7, #40]
 3104              	.L102:
1134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 3105              		.loc 2 1134 0
 3106 0114 FB68     		ldr	r3, [r7, #12]
 3107 0116 DA69     		ldr	r2, [r3, #28]
 3108 0118 BB6A     		ldr	r3, [r7, #40]
 3109 011a 1046     		mov	r0, r2
 3110 011c 1946     		mov	r1, r3
 3111 011e FFF7FEFF 		bl	DWC_WRITE_REG32
1135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(10);
 3112              		.loc 2 1135 0
 3113 0122 4FF00A00 		mov	r0, #10
 3114 0126 FFF7FEFF 		bl	DWC_UDELAY
1136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Load restore values for [31:14] bits and set EssRegRestored bit */
1138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local | 0xffffc000;
 3115              		.loc 2 1138 0
 3116 012a FB6A     		ldr	r3, [r7, #44]
 3117 012c 1B6A     		ldr	r3, [r3, #32]
 3118 012e 6FEA8343 		mvn	r3, r3, lsl #18
 3119 0132 6FEA9343 		mvn	r3, r3, lsr #18
 3120 0136 BB62     		str	r3, [r7, #40]
1139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 3121              		.loc 2 1139 0
 3122 0138 FB6A     		ldr	r3, [r7, #44]
 3123 013a 1B6A     		ldr	r3, [r3, #32]
 3124 013c 23F47F53 		bic	r3, r3, #16320
 3125 0140 23F03F03 		bic	r3, r3, #63
 3126 0144 BB62     		str	r3, [r7, #40]
1140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.b.ess_reg_restored = 1;
 3127              		.loc 2 1140 0
 3128 0146 BB6A     		ldr	r3, [r7, #40]
 3129 0148 43F40053 		orr	r3, r3, #8192
 3130 014c BB62     		str	r3, [r7, #40]
1141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (rmode)
 3131              		.loc 2 1141 0
 3132 014e BB68     		ldr	r3, [r7, #8]
 3133 0150 002B     		cmp	r3, #0
 3134 0152 03D0     		beq	.L103
1142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			pcgcctl.b.restoremode = 1;
 3135              		.loc 2 1142 0
 3136 0154 BB6A     		ldr	r3, [r7, #40]
 3137 0156 43F40073 		orr	r3, r3, #512
 3138 015a BB62     		str	r3, [r7, #40]
 3139              	.L103:
1143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 3140              		.loc 2 1143 0
 3141 015c FB68     		ldr	r3, [r7, #12]
 3142 015e DA69     		ldr	r2, [r3, #28]
 3143 0160 BB6A     		ldr	r3, [r7, #40]
 3144 0162 1046     		mov	r0, r2
 3145 0164 1946     		mov	r1, r3
 3146 0166 FFF7FEFF 		bl	DWC_WRITE_REG32
 3147 016a 4CE0     		b	.L104
 3148              	.L101:
 3149              	.LBE4:
 3150              	.LBB5:
1144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dcfg_data_t dcfg = {.d32 = 0 };
 3151              		.loc 2 1146 0
 3152 016c 4FF00003 		mov	r3, #0
 3153 0170 7B61     		str	r3, [r7, #20]
1147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dcfg.d32 = core_if->dr_backup->dcfg;
 3154              		.loc 2 1148 0
 3155 0172 FB68     		ldr	r3, [r7, #12]
 3156 0174 D3F88C30 		ldr	r3, [r3, #140]
 3157 0178 1B68     		ldr	r3, [r3, #0]
 3158 017a 7B61     		str	r3, [r7, #20]
1149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 3159              		.loc 2 1149 0
 3160 017c FB68     		ldr	r3, [r7, #12]
 3161 017e 9B68     		ldr	r3, [r3, #8]
 3162 0180 1B68     		ldr	r3, [r3, #0]
 3163 0182 1A46     		mov	r2, r3
 3164 0184 7B69     		ldr	r3, [r7, #20]
 3165 0186 1046     		mov	r0, r2
 3166 0188 1946     		mov	r1, r3
 3167 018a FFF7FEFF 		bl	DWC_WRITE_REG32
1150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Load restore values for [31:14] bits */
1152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 3168              		.loc 2 1152 0
 3169 018e FB6A     		ldr	r3, [r7, #44]
 3170 0190 1B6A     		ldr	r3, [r3, #32]
 3171 0192 23F47F53 		bic	r3, r3, #16320
 3172 0196 23F03F03 		bic	r3, r3, #63
 3173 019a BB62     		str	r3, [r7, #40]
1153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 3174              		.loc 2 1153 0
 3175 019c FB6A     		ldr	r3, [r7, #44]
 3176 019e 1B6A     		ldr	r3, [r3, #32]
 3177 01a0 43F40033 		orr	r3, r3, #131072
 3178 01a4 BB62     		str	r3, [r7, #40]
1154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!rmode) {
 3179              		.loc 2 1154 0
 3180 01a6 BB68     		ldr	r3, [r7, #8]
 3181 01a8 002B     		cmp	r3, #0
 3182 01aa 03D1     		bne	.L105
1155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			pcgcctl.d32 |= 0x208;
 3183              		.loc 2 1155 0
 3184 01ac BB6A     		ldr	r3, [r7, #40]
 3185 01ae 43F40273 		orr	r3, r3, #520
 3186 01b2 BB62     		str	r3, [r7, #40]
 3187              	.L105:
1156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 3188              		.loc 2 1157 0
 3189 01b4 FB68     		ldr	r3, [r7, #12]
 3190 01b6 DA69     		ldr	r2, [r3, #28]
 3191 01b8 BB6A     		ldr	r3, [r7, #40]
 3192 01ba 1046     		mov	r0, r2
 3193 01bc 1946     		mov	r1, r3
 3194 01be FFF7FEFF 		bl	DWC_WRITE_REG32
1158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(10);
 3195              		.loc 2 1158 0
 3196 01c2 4FF00A00 		mov	r0, #10
 3197 01c6 FFF7FEFF 		bl	DWC_UDELAY
1159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Load restore values for [31:14] bits */
1161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 3198              		.loc 2 1161 0
 3199 01ca FB6A     		ldr	r3, [r7, #44]
 3200 01cc 1B6A     		ldr	r3, [r3, #32]
 3201 01ce 23F47F53 		bic	r3, r3, #16320
 3202 01d2 23F03F03 		bic	r3, r3, #63
 3203 01d6 BB62     		str	r3, [r7, #40]
1162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 3204              		.loc 2 1162 0
 3205 01d8 FB6A     		ldr	r3, [r7, #44]
 3206 01da 1B6A     		ldr	r3, [r3, #32]
 3207 01dc 43F40033 		orr	r3, r3, #131072
 3208 01e0 BB62     		str	r3, [r7, #40]
1163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		pcgcctl.b.ess_reg_restored = 1;
 3209              		.loc 2 1163 0
 3210 01e2 BB6A     		ldr	r3, [r7, #40]
 3211 01e4 43F40053 		orr	r3, r3, #8192
 3212 01e8 BB62     		str	r3, [r7, #40]
1164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!rmode)
 3213              		.loc 2 1164 0
 3214 01ea BB68     		ldr	r3, [r7, #8]
 3215 01ec 002B     		cmp	r3, #0
 3216 01ee 03D1     		bne	.L106
1165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			pcgcctl.d32 |= 0x208;
 3217              		.loc 2 1165 0
 3218 01f0 BB6A     		ldr	r3, [r7, #40]
 3219 01f2 43F40273 		orr	r3, r3, #520
 3220 01f6 BB62     		str	r3, [r7, #40]
 3221              	.L106:
1166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 3222              		.loc 2 1166 0
 3223 01f8 FB68     		ldr	r3, [r7, #12]
 3224 01fa DA69     		ldr	r2, [r3, #28]
 3225 01fc BB6A     		ldr	r3, [r7, #40]
 3226 01fe 1046     		mov	r0, r2
 3227 0200 1946     		mov	r1, r3
 3228 0202 FFF7FEFF 		bl	DWC_WRITE_REG32
 3229              	.L104:
 3230              	.LBE5:
1167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 3231              		.loc 2 1169 0
 3232 0206 4FF00003 		mov	r3, #0
1170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 3233              		.loc 2 1170 0
 3234 020a 1846     		mov	r0, r3
 3235 020c 07F13007 		add	r7, r7, #48
 3236 0210 BD46     		mov	sp, r7
 3237 0212 80BD     		pop	{r7, pc}
 3238              		.cfi_endproc
 3239              	.LFE35:
 3241              		.section	.text.init_fslspclksel,"ax",%progbits
 3242              		.align	2
 3243              		.thumb
 3244              		.thumb_func
 3246              	init_fslspclksel:
 3247              	.LFB36:
1171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
1173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Initializes the FSLSPClkSel field of the HCFG register depending on the PHY
1174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * type.
1175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
1176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static void init_fslspclksel(dwc_otg_core_if_t * core_if)
1177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 3248              		.loc 2 1177 0
 3249              		.cfi_startproc
 3250              		@ args = 0, pretend = 0, frame = 16
 3251              		@ frame_needed = 1, uses_anonymous_args = 0
 3252 0000 80B5     		push	{r7, lr}
 3253              	.LCFI54:
 3254              		.cfi_def_cfa_offset 8
 3255              		.cfi_offset 7, -8
 3256              		.cfi_offset 14, -4
 3257 0002 84B0     		sub	sp, sp, #16
 3258              	.LCFI55:
 3259              		.cfi_def_cfa_offset 24
 3260 0004 00AF     		add	r7, sp, #0
 3261              	.LCFI56:
 3262              		.cfi_def_cfa_register 7
 3263 0006 7860     		str	r0, [r7, #4]
1178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t val;
1179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg_data_t hcfg;
1180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 3264              		.loc 2 1181 0
 3265 0008 7B68     		ldr	r3, [r7, #4]
 3266 000a 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 3267 000e 23F03F03 		bic	r3, r3, #63
 3268 0012 DBB2     		uxtb	r3, r3
 3269 0014 802B     		cmp	r3, #128
 3270 0016 0DD1     		bne	.L109
1182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 3271              		.loc 2 1182 0 discriminator 1
 3272 0018 7B68     		ldr	r3, [r7, #4]
 3273 001a 93F85130 		ldrb	r3, [r3, #81]	@ zero_extendqisi2
 3274 001e 03F00303 		and	r3, r3, #3
 3275 0022 DBB2     		uxtb	r3, r3
1181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 3276              		.loc 2 1181 0 discriminator 1
 3277 0024 012B     		cmp	r3, #1
 3278 0026 05D1     		bne	.L109
1183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->core_params->ulpi_fs_ls)) ||
 3279              		.loc 2 1183 0
 3280 0028 7B68     		ldr	r3, [r7, #4]
 3281 002a 1B68     		ldr	r3, [r3, #0]
 3282 002c D3F89C30 		ldr	r3, [r3, #156]
1182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 3283              		.loc 2 1182 0
 3284 0030 002B     		cmp	r3, #0
 3285 0032 05D1     		bne	.L110
 3286              	.L109:
1184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 3287              		.loc 2 1184 0
 3288 0034 7B68     		ldr	r3, [r7, #4]
 3289 0036 1B68     		ldr	r3, [r3, #0]
 3290 0038 D3F88830 		ldr	r3, [r3, #136]
1183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->core_params->ulpi_fs_ls)) ||
 3291              		.loc 2 1183 0
 3292 003c 002B     		cmp	r3, #0
 3293 003e 03D1     		bne	.L111
 3294              	.L110:
1185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Full speed PHY */
1186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = DWC_HCFG_48_MHZ;
 3295              		.loc 2 1186 0
 3296 0040 4FF00103 		mov	r3, #1
 3297 0044 FB60     		str	r3, [r7, #12]
 3298 0046 02E0     		b	.L112
 3299              	.L111:
1187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* High speed PHY running at full speed or high speed */
1189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = DWC_HCFG_30_60_MHZ;
 3300              		.loc 2 1189 0
 3301 0048 4FF00003 		mov	r3, #0
 3302 004c FB60     		str	r3, [r7, #12]
 3303              	.L112:
1190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "Initializing HCFG.FSLSPClkSel to 0x%1x\n", val);
1193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 3304              		.loc 2 1193 0
 3305 004e 7B68     		ldr	r3, [r7, #4]
 3306 0050 DB68     		ldr	r3, [r3, #12]
 3307 0052 1B68     		ldr	r3, [r3, #0]
 3308 0054 1846     		mov	r0, r3
 3309 0056 FFF7FEFF 		bl	DWC_READ_REG32
 3310 005a 0346     		mov	r3, r0
 3311 005c BB60     		str	r3, [r7, #8]
1194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg.b.fslspclksel = val;
 3312              		.loc 2 1194 0
 3313 005e FB68     		ldr	r3, [r7, #12]
 3314 0060 DBB2     		uxtb	r3, r3
 3315 0062 03F00303 		and	r3, r3, #3
 3316 0066 DAB2     		uxtb	r2, r3
 3317 0068 BB68     		ldr	r3, [r7, #8]
 3318 006a 62F30103 		bfi	r3, r2, #0, #2
 3319 006e BB60     		str	r3, [r7, #8]
1195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 3320              		.loc 2 1195 0
 3321 0070 7B68     		ldr	r3, [r7, #4]
 3322 0072 DB68     		ldr	r3, [r3, #12]
 3323 0074 1B68     		ldr	r3, [r3, #0]
 3324 0076 1A46     		mov	r2, r3
 3325 0078 BB68     		ldr	r3, [r7, #8]
 3326 007a 1046     		mov	r0, r2
 3327 007c 1946     		mov	r1, r3
 3328 007e FFF7FEFF 		bl	DWC_WRITE_REG32
1196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 3329              		.loc 2 1196 0
 3330 0082 07F11007 		add	r7, r7, #16
 3331 0086 BD46     		mov	sp, r7
 3332 0088 80BD     		pop	{r7, pc}
 3333              		.cfi_endproc
 3334              	.LFE36:
 3336 008a 00BF     		.section	.text.init_devspd,"ax",%progbits
 3337              		.align	2
 3338              		.thumb
 3339              		.thumb_func
 3341              	init_devspd:
 3342              	.LFB37:
1197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
1199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Initializes the DevSpd field of the DCFG register depending on the PHY type
1200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * and the enumeration speed of the device.
1201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
1202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static void init_devspd(dwc_otg_core_if_t * core_if)
1203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 3343              		.loc 2 1203 0
 3344              		.cfi_startproc
 3345              		@ args = 0, pretend = 0, frame = 16
 3346              		@ frame_needed = 1, uses_anonymous_args = 0
 3347 0000 80B5     		push	{r7, lr}
 3348              	.LCFI57:
 3349              		.cfi_def_cfa_offset 8
 3350              		.cfi_offset 7, -8
 3351              		.cfi_offset 14, -4
 3352 0002 84B0     		sub	sp, sp, #16
 3353              	.LCFI58:
 3354              		.cfi_def_cfa_offset 24
 3355 0004 00AF     		add	r7, sp, #0
 3356              	.LCFI59:
 3357              		.cfi_def_cfa_register 7
 3358 0006 7860     		str	r0, [r7, #4]
1204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t val;
1205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg_data_t dcfg;
1206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 3359              		.loc 2 1207 0
 3360 0008 7B68     		ldr	r3, [r7, #4]
 3361 000a 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 3362 000e 23F03F03 		bic	r3, r3, #63
 3363 0012 DBB2     		uxtb	r3, r3
 3364 0014 802B     		cmp	r3, #128
 3365 0016 0DD1     		bne	.L114
1208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 3366              		.loc 2 1208 0 discriminator 1
 3367 0018 7B68     		ldr	r3, [r7, #4]
 3368 001a 93F85130 		ldrb	r3, [r3, #81]	@ zero_extendqisi2
 3369 001e 03F00303 		and	r3, r3, #3
 3370 0022 DBB2     		uxtb	r3, r3
1207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 3371              		.loc 2 1207 0 discriminator 1
 3372 0024 012B     		cmp	r3, #1
 3373 0026 05D1     		bne	.L114
1209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->core_params->ulpi_fs_ls)) ||
 3374              		.loc 2 1209 0
 3375 0028 7B68     		ldr	r3, [r7, #4]
 3376 002a 1B68     		ldr	r3, [r3, #0]
 3377 002c D3F89C30 		ldr	r3, [r3, #156]
1208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 3378              		.loc 2 1208 0
 3379 0030 002B     		cmp	r3, #0
 3380 0032 05D1     		bne	.L115
 3381              	.L114:
1210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 3382              		.loc 2 1210 0
 3383 0034 7B68     		ldr	r3, [r7, #4]
 3384 0036 1B68     		ldr	r3, [r3, #0]
 3385 0038 D3F88830 		ldr	r3, [r3, #136]
1209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->core_params->ulpi_fs_ls)) ||
 3386              		.loc 2 1209 0
 3387 003c 002B     		cmp	r3, #0
 3388 003e 03D1     		bne	.L116
 3389              	.L115:
1211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Full speed PHY */
1212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0x3;
 3390              		.loc 2 1212 0
 3391 0040 4FF00303 		mov	r3, #3
 3392 0044 FB60     		str	r3, [r7, #12]
 3393 0046 0BE0     		b	.L117
 3394              	.L116:
1213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 3395              		.loc 2 1213 0
 3396 0048 7B68     		ldr	r3, [r7, #4]
 3397 004a 1B68     		ldr	r3, [r3, #0]
 3398 004c 5B69     		ldr	r3, [r3, #20]
 3399 004e 012B     		cmp	r3, #1
 3400 0050 03D1     		bne	.L118
1214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* High speed PHY running at full speed */
1215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0x1;
 3401              		.loc 2 1215 0
 3402 0052 4FF00103 		mov	r3, #1
 3403 0056 FB60     		str	r3, [r7, #12]
 3404 0058 02E0     		b	.L117
 3405              	.L118:
1216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* High speed PHY running at high speed */
1218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0x0;
 3406              		.loc 2 1218 0
 3407 005a 4FF00003 		mov	r3, #0
 3408 005e FB60     		str	r3, [r7, #12]
 3409              	.L117:
1219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "Initializing DCFG.DevSpd to 0x%1x\n", val);
1222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 3410              		.loc 2 1223 0
 3411 0060 7B68     		ldr	r3, [r7, #4]
 3412 0062 9B68     		ldr	r3, [r3, #8]
 3413 0064 1B68     		ldr	r3, [r3, #0]
 3414 0066 1846     		mov	r0, r3
 3415 0068 FFF7FEFF 		bl	DWC_READ_REG32
 3416 006c 0346     		mov	r3, r0
 3417 006e BB60     		str	r3, [r7, #8]
1224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.b.devspd = val;
 3418              		.loc 2 1224 0
 3419 0070 FB68     		ldr	r3, [r7, #12]
 3420 0072 DBB2     		uxtb	r3, r3
 3421 0074 03F00303 		and	r3, r3, #3
 3422 0078 DAB2     		uxtb	r2, r3
 3423 007a BB68     		ldr	r3, [r7, #8]
 3424 007c 62F30103 		bfi	r3, r2, #0, #2
 3425 0080 BB60     		str	r3, [r7, #8]
1225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 3426              		.loc 2 1225 0
 3427 0082 7B68     		ldr	r3, [r7, #4]
 3428 0084 9B68     		ldr	r3, [r3, #8]
 3429 0086 1B68     		ldr	r3, [r3, #0]
 3430 0088 1A46     		mov	r2, r3
 3431 008a BB68     		ldr	r3, [r7, #8]
 3432 008c 1046     		mov	r0, r2
 3433 008e 1946     		mov	r1, r3
 3434 0090 FFF7FEFF 		bl	DWC_WRITE_REG32
1226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 3435              		.loc 2 1226 0
 3436 0094 07F11007 		add	r7, r7, #16
 3437 0098 BD46     		mov	sp, r7
 3438 009a 80BD     		pop	{r7, pc}
 3439              		.cfi_endproc
 3440              	.LFE37:
 3442              		.section	.text.calc_num_in_eps,"ax",%progbits
 3443              		.align	2
 3444              		.thumb
 3445              		.thumb_func
 3447              	calc_num_in_eps:
 3448              	.LFB38:
1227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
1229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function calculates the number of IN EPS
1230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * using GHWCFG1 and GHWCFG2 registers values
1231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
1232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of the DWC_otg controller
1233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
1234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static uint32_t calc_num_in_eps(dwc_otg_core_if_t * core_if)
1235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 3449              		.loc 2 1235 0
 3450              		.cfi_startproc
 3451              		@ args = 0, pretend = 0, frame = 32
 3452              		@ frame_needed = 1, uses_anonymous_args = 0
 3453              		@ link register save eliminated.
 3454 0000 80B4     		push	{r7}
 3455              	.LCFI60:
 3456              		.cfi_def_cfa_offset 4
 3457              		.cfi_offset 7, -4
 3458 0002 89B0     		sub	sp, sp, #36
 3459              	.LCFI61:
 3460              		.cfi_def_cfa_offset 40
 3461 0004 00AF     		add	r7, sp, #0
 3462              	.LCFI62:
 3463              		.cfi_def_cfa_register 7
 3464 0006 7860     		str	r0, [r7, #4]
1236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t num_in_eps = 0;
 3465              		.loc 2 1236 0
 3466 0008 4FF00003 		mov	r3, #0
 3467 000c FB61     		str	r3, [r7, #28]
1237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 3468              		.loc 2 1237 0
 3469 000e 7B68     		ldr	r3, [r7, #4]
 3470 0010 93F85130 		ldrb	r3, [r3, #81]
 3471 0014 C3F38303 		ubfx	r3, r3, #2, #4
 3472 0018 DBB2     		uxtb	r3, r3
 3473 001a 3B61     		str	r3, [r7, #16]
1238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 3;
 3474              		.loc 2 1238 0
 3475 001c 7B68     		ldr	r3, [r7, #4]
 3476 001e DB6C     		ldr	r3, [r3, #76]
 3477 0020 4FEAD303 		lsr	r3, r3, #3
 3478 0024 BB61     		str	r3, [r7, #24]
1239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t num_tx_fifos = core_if->hwcfg4.b.num_in_eps;
 3479              		.loc 2 1239 0
 3480 0026 7B68     		ldr	r3, [r7, #4]
 3481 0028 93F85B30 		ldrb	r3, [r3, #91]
 3482 002c C3F38303 		ubfx	r3, r3, #2, #4
 3483 0030 DBB2     		uxtb	r3, r3
 3484 0032 FB60     		str	r3, [r7, #12]
1240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
1241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < num_eps; ++i) {
 3485              		.loc 2 1242 0
 3486 0034 4FF00003 		mov	r3, #0
 3487 0038 7B61     		str	r3, [r7, #20]
 3488 003a 10E0     		b	.L120
 3489              	.L122:
1243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!(hwcfg1 & 0x1))
 3490              		.loc 2 1243 0
 3491 003c BB69     		ldr	r3, [r7, #24]
 3492 003e 03F00103 		and	r3, r3, #1
 3493 0042 002B     		cmp	r3, #0
 3494 0044 03D1     		bne	.L121
1244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			num_in_eps++;
 3495              		.loc 2 1244 0
 3496 0046 FB69     		ldr	r3, [r7, #28]
 3497 0048 03F10103 		add	r3, r3, #1
 3498 004c FB61     		str	r3, [r7, #28]
 3499              	.L121:
1245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hwcfg1 >>= 2;
 3500              		.loc 2 1246 0
 3501 004e BB69     		ldr	r3, [r7, #24]
 3502 0050 4FEA9303 		lsr	r3, r3, #2
 3503 0054 BB61     		str	r3, [r7, #24]
1242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < num_eps; ++i) {
 3504              		.loc 2 1242 0
 3505 0056 7B69     		ldr	r3, [r7, #20]
 3506 0058 03F10103 		add	r3, r3, #1
 3507 005c 7B61     		str	r3, [r7, #20]
 3508              	.L120:
1242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < num_eps; ++i) {
 3509              		.loc 2 1242 0 is_stmt 0 discriminator 1
 3510 005e 7A69     		ldr	r2, [r7, #20]
 3511 0060 3B69     		ldr	r3, [r7, #16]
 3512 0062 9A42     		cmp	r2, r3
 3513 0064 EAD3     		bcc	.L122
1247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hwcfg4.b.ded_fifo_en) {
 3514              		.loc 2 1249 0 is_stmt 1
 3515 0066 7B68     		ldr	r3, [r7, #4]
 3516 0068 93F85B30 		ldrb	r3, [r3, #91]	@ zero_extendqisi2
 3517 006c 03F00203 		and	r3, r3, #2
 3518 0070 DBB2     		uxtb	r3, r3
 3519 0072 002B     		cmp	r3, #0
 3520 0074 05D0     		beq	.L123
1250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		num_in_eps =
 3521              		.loc 2 1250 0
 3522 0076 FA69     		ldr	r2, [r7, #28]
 3523 0078 FB68     		ldr	r3, [r7, #12]
 3524 007a 9A42     		cmp	r2, r3
 3525 007c 38BF     		it	cc
 3526 007e 1346     		movcc	r3, r2
 3527 0080 FB61     		str	r3, [r7, #28]
 3528              	.L123:
1251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (num_in_eps > num_tx_fifos) ? num_tx_fifos : num_in_eps;
1252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return num_in_eps;
 3529              		.loc 2 1254 0
 3530 0082 FB69     		ldr	r3, [r7, #28]
1255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 3531              		.loc 2 1255 0
 3532 0084 1846     		mov	r0, r3
 3533 0086 07F12407 		add	r7, r7, #36
 3534 008a BD46     		mov	sp, r7
 3535 008c 80BC     		pop	{r7}
 3536 008e 7047     		bx	lr
 3537              		.cfi_endproc
 3538              	.LFE38:
 3540              		.section	.text.calc_num_out_eps,"ax",%progbits
 3541              		.align	2
 3542              		.thumb
 3543              		.thumb_func
 3545              	calc_num_out_eps:
 3546              	.LFB39:
1256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
1258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function calculates the number of OUT EPS
1259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * using GHWCFG1 and GHWCFG2 registers values
1260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
1261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of the DWC_otg controller
1262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
1263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static uint32_t calc_num_out_eps(dwc_otg_core_if_t * core_if)
1264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 3547              		.loc 2 1264 0
 3548              		.cfi_startproc
 3549              		@ args = 0, pretend = 0, frame = 24
 3550              		@ frame_needed = 1, uses_anonymous_args = 0
 3551              		@ link register save eliminated.
 3552 0000 80B4     		push	{r7}
 3553              	.LCFI63:
 3554              		.cfi_def_cfa_offset 4
 3555              		.cfi_offset 7, -4
 3556 0002 87B0     		sub	sp, sp, #28
 3557              	.LCFI64:
 3558              		.cfi_def_cfa_offset 32
 3559 0004 00AF     		add	r7, sp, #0
 3560              	.LCFI65:
 3561              		.cfi_def_cfa_register 7
 3562 0006 7860     		str	r0, [r7, #4]
1265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t num_out_eps = 0;
 3563              		.loc 2 1265 0
 3564 0008 4FF00003 		mov	r3, #0
 3565 000c 7B61     		str	r3, [r7, #20]
1266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 3566              		.loc 2 1266 0
 3567 000e 7B68     		ldr	r3, [r7, #4]
 3568 0010 93F85130 		ldrb	r3, [r3, #81]
 3569 0014 C3F38303 		ubfx	r3, r3, #2, #4
 3570 0018 DBB2     		uxtb	r3, r3
 3571 001a BB60     		str	r3, [r7, #8]
1267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 2;
 3572              		.loc 2 1267 0
 3573 001c 7B68     		ldr	r3, [r7, #4]
 3574 001e DB6C     		ldr	r3, [r3, #76]
 3575 0020 4FEA9303 		lsr	r3, r3, #2
 3576 0024 3B61     		str	r3, [r7, #16]
1268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
1269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < num_eps; ++i) {
 3577              		.loc 2 1270 0
 3578 0026 4FF00003 		mov	r3, #0
 3579 002a FB60     		str	r3, [r7, #12]
 3580 002c 10E0     		b	.L126
 3581              	.L128:
1271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!(hwcfg1 & 0x1))
 3582              		.loc 2 1271 0
 3583 002e 3B69     		ldr	r3, [r7, #16]
 3584 0030 03F00103 		and	r3, r3, #1
 3585 0034 002B     		cmp	r3, #0
 3586 0036 03D1     		bne	.L127
1272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			num_out_eps++;
 3587              		.loc 2 1272 0
 3588 0038 7B69     		ldr	r3, [r7, #20]
 3589 003a 03F10103 		add	r3, r3, #1
 3590 003e 7B61     		str	r3, [r7, #20]
 3591              	.L127:
1273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hwcfg1 >>= 2;
 3592              		.loc 2 1274 0
 3593 0040 3B69     		ldr	r3, [r7, #16]
 3594 0042 4FEA9303 		lsr	r3, r3, #2
 3595 0046 3B61     		str	r3, [r7, #16]
1270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < num_eps; ++i) {
 3596              		.loc 2 1270 0
 3597 0048 FB68     		ldr	r3, [r7, #12]
 3598 004a 03F10103 		add	r3, r3, #1
 3599 004e FB60     		str	r3, [r7, #12]
 3600              	.L126:
1270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < num_eps; ++i) {
 3601              		.loc 2 1270 0 is_stmt 0 discriminator 1
 3602 0050 FA68     		ldr	r2, [r7, #12]
 3603 0052 BB68     		ldr	r3, [r7, #8]
 3604 0054 9A42     		cmp	r2, r3
 3605 0056 EAD3     		bcc	.L128
1275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return num_out_eps;
 3606              		.loc 2 1276 0 is_stmt 1
 3607 0058 7B69     		ldr	r3, [r7, #20]
1277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 3608              		.loc 2 1277 0
 3609 005a 1846     		mov	r0, r3
 3610 005c 07F11C07 		add	r7, r7, #28
 3611 0060 BD46     		mov	sp, r7
 3612 0062 80BC     		pop	{r7}
 3613 0064 7047     		bx	lr
 3614              		.cfi_endproc
 3615              	.LFE39:
 3617 0066 00BF     		.section	.text.dwc_otg_core_init,"ax",%progbits
 3618              		.align	2
 3619              		.global	dwc_otg_core_init
 3620              		.thumb
 3621              		.thumb_func
 3623              	dwc_otg_core_init:
 3624              	.LFB40:
1278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
1280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function initializes the DWC_otg controller registers and
1281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * prepares the core for device mode or host mode operation.
1282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
1283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of the DWC_otg controller
1284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
1285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
1286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_core_init(dwc_otg_core_if_t * core_if)
1287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 3625              		.loc 2 1287 0
 3626              		.cfi_startproc
 3627              		@ args = 0, pretend = 0, frame = 56
 3628              		@ frame_needed = 1, uses_anonymous_args = 0
 3629 0000 80B5     		push	{r7, lr}
 3630              	.LCFI66:
 3631              		.cfi_def_cfa_offset 8
 3632              		.cfi_offset 7, -8
 3633              		.cfi_offset 14, -4
 3634 0002 8EB0     		sub	sp, sp, #56
 3635              	.LCFI67:
 3636              		.cfi_def_cfa_offset 64
 3637 0004 00AF     		add	r7, sp, #0
 3638              	.LCFI68:
 3639              		.cfi_def_cfa_register 7
 3640 0006 7860     		str	r0, [r7, #4]
1288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i = 0;
 3641              		.loc 2 1288 0
 3642 0008 4FF00003 		mov	r3, #0
 3643 000c 7B63     		str	r3, [r7, #52]
1289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 3644              		.loc 2 1289 0
 3645 000e 7B68     		ldr	r3, [r7, #4]
 3646 0010 5B68     		ldr	r3, [r3, #4]
 3647 0012 FB62     		str	r3, [r7, #44]
1290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_if_t *dev_if = core_if->dev_if;	  
 3648              		.loc 2 1290 0
 3649 0014 7B68     		ldr	r3, [r7, #4]
 3650 0016 9B68     		ldr	r3, [r3, #8]
 3651 0018 BB62     		str	r3, [r7, #40]
1291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 3652              		.loc 2 1292 0
 3653 001a 4FF00003 		mov	r3, #0
 3654 001e 7B62     		str	r3, [r7, #36]
1293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg_data_t usbcfg = {.d32 = 0 };
 3655              		.loc 2 1293 0
 3656 0020 4FF00003 		mov	r3, #0
 3657 0024 3B62     		str	r3, [r7, #32]
1294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gi2cctl_data_t i2cctl = {.d32 = 0 };
 3658              		.loc 2 1294 0
 3659 0026 4FF00003 		mov	r3, #0
 3660 002a FB61     		str	r3, [r7, #28]
1295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "dwc_otg_core_init(%p)\n", core_if);
1297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Common Initialization */
1299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 3661              		.loc 2 1299 0
 3662 002c FB6A     		ldr	r3, [r7, #44]
 3663 002e 03F10C03 		add	r3, r3, #12
 3664 0032 1846     		mov	r0, r3
 3665 0034 FFF7FEFF 		bl	DWC_READ_REG32
 3666 0038 0346     		mov	r3, r0
 3667 003a 3B62     		str	r3, [r7, #32]
1300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Program the ULPI External VBUS bit if needed */
1302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.b.ulpi_ext_vbus_drv =
1303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->phy_ulpi_ext_vbus ==
 3668              		.loc 2 1303 0
 3669 003c 7B68     		ldr	r3, [r7, #4]
 3670 003e 1B68     		ldr	r3, [r3, #0]
 3671 0040 D3F89430 		ldr	r3, [r3, #148]
1304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;
 3672              		.loc 2 1304 0
 3673 0044 012B     		cmp	r3, #1
 3674 0046 14BF     		ite	ne
 3675 0048 0023     		movne	r3, #0
 3676 004a 0123     		moveq	r3, #1
 3677 004c DAB2     		uxtb	r2, r3
1302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.b.ulpi_ext_vbus_drv =
 3678              		.loc 2 1302 0
 3679 004e 3B6A     		ldr	r3, [r7, #32]
 3680 0050 62F31453 		bfi	r3, r2, #20, #1
 3681 0054 3B62     		str	r3, [r7, #32]
1305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set external TS Dline pulsing */
1307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.b.term_sel_dl_pulse =
1308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->ts_dline == 1) ? 1 : 0;
 3682              		.loc 2 1308 0
 3683 0056 7B68     		ldr	r3, [r7, #4]
 3684 0058 1B68     		ldr	r3, [r3, #0]
 3685 005a D3F8A030 		ldr	r3, [r3, #160]
 3686 005e 012B     		cmp	r3, #1
 3687 0060 14BF     		ite	ne
 3688 0062 0023     		movne	r3, #0
 3689 0064 0123     		moveq	r3, #1
 3690 0066 DAB2     		uxtb	r2, r3
1307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.b.term_sel_dl_pulse =
 3691              		.loc 2 1307 0
 3692 0068 3B6A     		ldr	r3, [r7, #32]
 3693 006a 62F39653 		bfi	r3, r2, #22, #1
 3694 006e 3B62     		str	r3, [r7, #32]
1309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 3695              		.loc 2 1309 0
 3696 0070 FB6A     		ldr	r3, [r7, #44]
 3697 0072 03F10C02 		add	r2, r3, #12
 3698 0076 3B6A     		ldr	r3, [r7, #32]
 3699 0078 1046     		mov	r0, r2
 3700 007a 1946     		mov	r1, r3
 3701 007c FFF7FEFF 		bl	DWC_WRITE_REG32
1310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Reset the Controller */
1312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_reset(core_if);
 3702              		.loc 2 1312 0
 3703 0080 7868     		ldr	r0, [r7, #4]
 3704 0082 FFF7FEFF 		bl	dwc_otg_core_reset
1313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 3705              		.loc 2 1313 0
 3706 0086 7B68     		ldr	r3, [r7, #4]
 3707 0088 9B68     		ldr	r3, [r3, #8]
 3708 008a 1B68     		ldr	r3, [r3, #0]
 3709 008c 5B68     		ldr	r3, [r3, #4]
 3710 008e BB61     		str	r3, [r7, #24]
1314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 3711              		.loc 2 1314 0
 3712 0090 BB69     		ldr	r3, [r7, #24]
 3713 0092 43F00203 		orr	r3, r3, #2
 3714 0096 BB61     		str	r3, [r7, #24]
1315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 3715              		.loc 2 1315 0
 3716 0098 7B68     		ldr	r3, [r7, #4]
 3717 009a 9B68     		ldr	r3, [r3, #8]
 3718 009c 1B68     		ldr	r3, [r3, #0]
 3719 009e BA69     		ldr	r2, [r7, #24]
 3720 00a0 5A60     		str	r2, [r3, #4]
1316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->adp_enable = core_if->core_params->adp_supp_enable;
 3721              		.loc 2 1317 0
 3722 00a2 7B68     		ldr	r3, [r7, #4]
 3723 00a4 1B68     		ldr	r3, [r3, #0]
 3724 00a6 D3F80431 		ldr	r3, [r3, #260]
 3725 00aa 1A46     		mov	r2, r3
 3726 00ac 7B68     		ldr	r3, [r7, #4]
 3727 00ae C3F89420 		str	r2, [r3, #148]
1318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->power_down = core_if->core_params->power_down;
 3728              		.loc 2 1318 0
 3729 00b2 7B68     		ldr	r3, [r7, #4]
 3730 00b4 1B68     		ldr	r3, [r3, #0]
 3731 00b6 D3F80C31 		ldr	r3, [r3, #268]
 3732 00ba 1A46     		mov	r2, r3
 3733 00bc 7B68     		ldr	r3, [r7, #4]
 3734 00be C3F89020 		str	r2, [r3, #144]
1319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Initialize parameters from Hardware configuration registers. */
1321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dev_if->num_in_eps = calc_num_in_eps(core_if);
 3735              		.loc 2 1321 0
 3736 00c2 7868     		ldr	r0, [r7, #4]
 3737 00c4 FFF7FEFF 		bl	calc_num_in_eps
 3738 00c8 0346     		mov	r3, r0
 3739 00ca DAB2     		uxtb	r2, r3
 3740 00cc BB6A     		ldr	r3, [r7, #40]
 3741 00ce 83F84520 		strb	r2, [r3, #69]
1322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dev_if->num_out_eps = calc_num_out_eps(core_if);
 3742              		.loc 2 1322 0
 3743 00d2 7868     		ldr	r0, [r7, #4]
 3744 00d4 FFF7FEFF 		bl	calc_num_out_eps
 3745 00d8 0346     		mov	r3, r0
 3746 00da DAB2     		uxtb	r2, r3
 3747 00dc BB6A     		ldr	r3, [r7, #40]
 3748 00de 83F84620 		strb	r2, [r3, #70]
1323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
1325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->hwcfg4.b.num_dev_perio_in_ep);
1326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 3749              		.loc 2 1327 0
 3750 00e2 4FF00003 		mov	r3, #0
 3751 00e6 7B63     		str	r3, [r7, #52]
 3752 00e8 19E0     		b	.L131
 3753              	.L132:
1328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->perio_tx_fifo_size[i] =
1329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 3754              		.loc 2 1329 0 discriminator 2
 3755 00ea 7B6B     		ldr	r3, [r7, #52]
 3756 00ec 03F14003 		add	r3, r3, #64
 3757 00f0 4FEA8303 		lsl	r3, r3, #2
 3758 00f4 FA6A     		ldr	r2, [r7, #44]
 3759 00f6 D318     		adds	r3, r2, r3
 3760 00f8 03F10403 		add	r3, r3, #4
 3761 00fc 1846     		mov	r0, r3
 3762 00fe FFF7FEFF 		bl	DWC_READ_REG32
 3763 0102 0346     		mov	r3, r0
 3764 0104 4FEA1343 		lsr	r3, r3, #16
1328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->perio_tx_fifo_size[i] =
 3765              		.loc 2 1328 0 discriminator 2
 3766 0108 99B2     		uxth	r1, r3
 3767 010a BB6A     		ldr	r3, [r7, #40]
 3768 010c 7A6B     		ldr	r2, [r7, #52]
 3769 010e 02F12402 		add	r2, r2, #36
 3770 0112 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
1327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 3771              		.loc 2 1327 0 discriminator 2
 3772 0116 7B6B     		ldr	r3, [r7, #52]
 3773 0118 03F10103 		add	r3, r3, #1
 3774 011c 7B63     		str	r3, [r7, #52]
 3775              	.L131:
1327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 3776              		.loc 2 1327 0 is_stmt 0 discriminator 1
 3777 011e 7B68     		ldr	r3, [r7, #4]
 3778 0120 93F85830 		ldrb	r3, [r3, #88]
 3779 0124 C3F30303 		ubfx	r3, r3, #0, #4
 3780 0128 DBB2     		uxtb	r3, r3
 3781 012a 1A46     		mov	r2, r3
 3782 012c 7B6B     		ldr	r3, [r7, #52]
 3783 012e 9A42     		cmp	r2, r3
 3784 0130 DBDC     		bgt	.L132
1330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
1331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    i, dev_if->perio_tx_fifo_size[i]);
1332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 3785              		.loc 2 1334 0 is_stmt 1
 3786 0132 4FF00003 		mov	r3, #0
 3787 0136 7B63     		str	r3, [r7, #52]
 3788 0138 1BE0     		b	.L133
 3789              	.L134:
1335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->tx_fifo_size[i] =
1336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 3790              		.loc 2 1336 0 discriminator 2
 3791 013a 7B6B     		ldr	r3, [r7, #52]
 3792 013c 03F14003 		add	r3, r3, #64
 3793 0140 4FEA8303 		lsl	r3, r3, #2
 3794 0144 FA6A     		ldr	r2, [r7, #44]
 3795 0146 D318     		adds	r3, r2, r3
 3796 0148 03F10403 		add	r3, r3, #4
 3797 014c 1846     		mov	r0, r3
 3798 014e FFF7FEFF 		bl	DWC_READ_REG32
 3799 0152 0346     		mov	r3, r0
 3800 0154 4FEA1343 		lsr	r3, r3, #16
1335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->tx_fifo_size[i] =
 3801              		.loc 2 1335 0 discriminator 2
 3802 0158 9AB2     		uxth	r2, r3
 3803 015a B96A     		ldr	r1, [r7, #40]
 3804 015c 7B6B     		ldr	r3, [r7, #52]
 3805 015e 03F13003 		add	r3, r3, #48
 3806 0162 4FEA4303 		lsl	r3, r3, #1
 3807 0166 CB18     		adds	r3, r1, r3
 3808 0168 DA80     		strh	r2, [r3, #6]	@ movhi
1334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 3809              		.loc 2 1334 0 discriminator 2
 3810 016a 7B6B     		ldr	r3, [r7, #52]
 3811 016c 03F10103 		add	r3, r3, #1
 3812 0170 7B63     		str	r3, [r7, #52]
 3813              	.L133:
1334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 3814              		.loc 2 1334 0 is_stmt 0 discriminator 1
 3815 0172 7B68     		ldr	r3, [r7, #4]
 3816 0174 93F85B30 		ldrb	r3, [r3, #91]
 3817 0178 C3F38303 		ubfx	r3, r3, #2, #4
 3818 017c DBB2     		uxtb	r3, r3
 3819 017e 1A46     		mov	r2, r3
 3820 0180 7B6B     		ldr	r3, [r7, #52]
 3821 0182 9A42     		cmp	r2, r3
 3822 0184 D9DC     		bgt	.L134
1337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Tx FIFO SZ #%d=0x%0x\n",
1338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    i, dev_if->tx_fifo_size[i]);
1339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->total_fifo_size = core_if->hwcfg3.b.dfifo_depth;
 3823              		.loc 2 1341 0 is_stmt 1
 3824 0186 7B68     		ldr	r3, [r7, #4]
 3825 0188 B3F85620 		ldrh	r2, [r3, #86]
 3826 018c 7B68     		ldr	r3, [r7, #4]
 3827 018e A3F84020 		strh	r2, [r3, #64]	@ movhi
1342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->rx_fifo_size = DWC_READ_REG32(&global_regs->grxfsiz);
 3828              		.loc 2 1342 0
 3829 0192 FB6A     		ldr	r3, [r7, #44]
 3830 0194 03F12403 		add	r3, r3, #36
 3831 0198 1846     		mov	r0, r3
 3832 019a FFF7FEFF 		bl	DWC_READ_REG32
 3833 019e 0346     		mov	r3, r0
 3834 01a0 9AB2     		uxth	r2, r3
 3835 01a2 7B68     		ldr	r3, [r7, #4]
 3836 01a4 A3F84220 		strh	r2, [r3, #66]	@ movhi
1343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->nperio_tx_fifo_size =
1344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16;
 3837              		.loc 2 1344 0
 3838 01a8 FB6A     		ldr	r3, [r7, #44]
 3839 01aa 03F12803 		add	r3, r3, #40
 3840 01ae 1846     		mov	r0, r3
 3841 01b0 FFF7FEFF 		bl	DWC_READ_REG32
 3842 01b4 0346     		mov	r3, r0
 3843 01b6 4FEA1343 		lsr	r3, r3, #16
1343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->nperio_tx_fifo_size =
 3844              		.loc 2 1343 0
 3845 01ba 9AB2     		uxth	r2, r3
 3846 01bc 7B68     		ldr	r3, [r7, #4]
 3847 01be A3F84420 		strh	r2, [r3, #68]	@ movhi
1345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "Total FIFO SZ=%d\n", core_if->total_fifo_size);
1347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "Rx FIFO SZ=%d\n", core_if->rx_fifo_size);
1348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "NP Tx FIFO SZ=%d\n",
1349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->nperio_tx_fifo_size);
1350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* This programming sequence needs to happen in FS mode before any other
1352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * programming occurs */
1353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef USE_IFX_DEV 
1355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_HOST_ONLY
1356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
1357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.force_host_mode = 1;
1358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
1359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 3848              		.loc 2 1362 0
 3849 01c2 7B68     		ldr	r3, [r7, #4]
 3850 01c4 1B68     		ldr	r3, [r3, #0]
 3851 01c6 5B69     		ldr	r3, [r3, #20]
 3852 01c8 012B     		cmp	r3, #1
 3853 01ca 40F08280 		bne	.L135
1363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 3854              		.loc 2 1363 0 discriminator 1
 3855 01ce 7B68     		ldr	r3, [r7, #4]
 3856 01d0 1B68     		ldr	r3, [r3, #0]
 3857 01d2 D3F88830 		ldr	r3, [r3, #136]
1362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 3858              		.loc 2 1362 0 discriminator 1
 3859 01d6 002B     		cmp	r3, #0
 3860 01d8 7BD1     		bne	.L135
 3861              	.LBB6:
1364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* If FS mode with FS PHY */
1365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* core_init() is now called on every switch so only call the
1367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * following for the first time through. */
1368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!core_if->phy_init_done) {
 3862              		.loc 2 1368 0
 3863 01da 7B68     		ldr	r3, [r7, #4]
 3864 01dc 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 3865 01de 002B     		cmp	r3, #0
 3866 01e0 1AD1     		bne	.L136
1369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->phy_init_done = 1;
 3867              		.loc 2 1369 0
 3868 01e2 7B68     		ldr	r3, [r7, #4]
 3869 01e4 4FF00102 		mov	r2, #1
 3870 01e8 1A75     		strb	r2, [r3, #20]
1370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_CIL, "FS_PHY detected\n");
1371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 3871              		.loc 2 1371 0
 3872 01ea FB6A     		ldr	r3, [r7, #44]
 3873 01ec 03F10C03 		add	r3, r3, #12
 3874 01f0 1846     		mov	r0, r3
 3875 01f2 FFF7FEFF 		bl	DWC_READ_REG32
 3876 01f6 0346     		mov	r3, r0
 3877 01f8 3B62     		str	r3, [r7, #32]
1372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			usbcfg.b.physel = 1;
 3878              		.loc 2 1372 0
 3879 01fa 3B6A     		ldr	r3, [r7, #32]
 3880 01fc 43F04003 		orr	r3, r3, #64
 3881 0200 3B62     		str	r3, [r7, #32]
1373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 3882              		.loc 2 1373 0
 3883 0202 FB6A     		ldr	r3, [r7, #44]
 3884 0204 03F10C02 		add	r2, r3, #12
 3885 0208 3B6A     		ldr	r3, [r7, #32]
 3886 020a 1046     		mov	r0, r2
 3887 020c 1946     		mov	r1, r3
 3888 020e FFF7FEFF 		bl	DWC_WRITE_REG32
1374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Reset after a PHY select */
1376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dwc_otg_core_reset(core_if);
 3889              		.loc 2 1376 0
 3890 0212 7868     		ldr	r0, [r7, #4]
 3891 0214 FFF7FEFF 		bl	dwc_otg_core_reset
 3892              	.L136:
1377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 3893              		.loc 2 1378 0
 3894 0218 7B68     		ldr	r3, [r7, #4]
 3895 021a 9B68     		ldr	r3, [r3, #8]
 3896 021c 1B68     		ldr	r3, [r3, #0]
 3897 021e 5B68     		ldr	r3, [r3, #4]
 3898 0220 7B61     		str	r3, [r7, #20]
1379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 3899              		.loc 2 1379 0
 3900 0222 7B69     		ldr	r3, [r7, #20]
 3901 0224 43F00203 		orr	r3, r3, #2
 3902 0228 7B61     		str	r3, [r7, #20]
1380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 3903              		.loc 2 1380 0
 3904 022a 7B68     		ldr	r3, [r7, #4]
 3905 022c 9B68     		ldr	r3, [r3, #8]
 3906 022e 1B68     		ldr	r3, [r3, #0]
 3907 0230 7A69     		ldr	r2, [r7, #20]
 3908 0232 5A60     		str	r2, [r3, #4]
1381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Program DCFG.DevSpd or HCFG.FSLSPclkSel to 48Mhz in FS.      Also
1383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * do this on HNP Dev/Host mode switches (done in dev_init and
1384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * host_init). */
1385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_is_host_mode(core_if)) {
 3909              		.loc 2 1386 0
 3910 0234 7868     		ldr	r0, [r7, #4]
 3911 0236 FFF7FEFF 		bl	dwc_otg_is_host_mode
 3912 023a 0346     		mov	r3, r0
 3913 023c 002B     		cmp	r3, #0
 3914 023e 03D0     		beq	.L137
1387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			init_fslspclksel(core_if);
 3915              		.loc 2 1387 0
 3916 0240 7868     		ldr	r0, [r7, #4]
 3917 0242 FFF7FEFF 		bl	init_fslspclksel
 3918 0246 02E0     		b	.L138
 3919              	.L137:
1388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
1389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			init_devspd(core_if);
 3920              		.loc 2 1389 0
 3921 0248 7868     		ldr	r0, [r7, #4]
 3922 024a FFF7FEFF 		bl	init_devspd
 3923              	.L138:
1390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->core_params->i2c_enable) {
 3924              		.loc 2 1392 0
 3925 024e 7B68     		ldr	r3, [r7, #4]
 3926 0250 1B68     		ldr	r3, [r3, #0]
 3927 0252 D3F89830 		ldr	r3, [r3, #152]
 3928 0256 002B     		cmp	r3, #0
 3929 0258 00F08380 		beq	.L166
1393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_CIL, "FS_PHY Enabling I2c\n");
1394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Program GUSBCFG.OtgUtmifsSel to I2C */
1395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 3930              		.loc 2 1395 0
 3931 025c FB6A     		ldr	r3, [r7, #44]
 3932 025e 03F10C03 		add	r3, r3, #12
 3933 0262 1846     		mov	r0, r3
 3934 0264 FFF7FEFF 		bl	DWC_READ_REG32
 3935 0268 0346     		mov	r3, r0
 3936 026a 3B62     		str	r3, [r7, #32]
1396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			usbcfg.b.otgutmifssel = 1;
 3937              		.loc 2 1396 0
 3938 026c 3B6A     		ldr	r3, [r7, #32]
 3939 026e 43F48033 		orr	r3, r3, #65536
 3940 0272 3B62     		str	r3, [r7, #32]
1397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 3941              		.loc 2 1397 0
 3942 0274 FB6A     		ldr	r3, [r7, #44]
 3943 0276 03F10C02 		add	r2, r3, #12
 3944 027a 3B6A     		ldr	r3, [r7, #32]
 3945 027c 1046     		mov	r0, r2
 3946 027e 1946     		mov	r1, r3
 3947 0280 FFF7FEFF 		bl	DWC_WRITE_REG32
1398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Program GI2CCTL.I2CEn */
1400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			i2cctl.d32 = DWC_READ_REG32(&global_regs->gi2cctl);
 3948              		.loc 2 1400 0
 3949 0284 FB6A     		ldr	r3, [r7, #44]
 3950 0286 03F13003 		add	r3, r3, #48
 3951 028a 1846     		mov	r0, r3
 3952 028c FFF7FEFF 		bl	DWC_READ_REG32
 3953 0290 0346     		mov	r3, r0
 3954 0292 FB61     		str	r3, [r7, #28]
1401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			i2cctl.b.i2cdevaddr = 1;
 3955              		.loc 2 1401 0
 3956 0294 FB69     		ldr	r3, [r7, #28]
 3957 0296 4FF00102 		mov	r2, #1
 3958 029a 62F39B63 		bfi	r3, r2, #26, #2
 3959 029e FB61     		str	r3, [r7, #28]
1402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			i2cctl.b.i2cen = 0;
 3960              		.loc 2 1402 0
 3961 02a0 FB69     		ldr	r3, [r7, #28]
 3962 02a2 6FF3D753 		bfc	r3, #23, #1
 3963 02a6 FB61     		str	r3, [r7, #28]
1403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 3964              		.loc 2 1403 0
 3965 02a8 FB6A     		ldr	r3, [r7, #44]
 3966 02aa 03F13002 		add	r2, r3, #48
 3967 02ae FB69     		ldr	r3, [r7, #28]
 3968 02b0 1046     		mov	r0, r2
 3969 02b2 1946     		mov	r1, r3
 3970 02b4 FFF7FEFF 		bl	DWC_WRITE_REG32
1404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			i2cctl.b.i2cen = 1;
 3971              		.loc 2 1404 0
 3972 02b8 FB69     		ldr	r3, [r7, #28]
 3973 02ba 43F40003 		orr	r3, r3, #8388608
 3974 02be FB61     		str	r3, [r7, #28]
1405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 3975              		.loc 2 1405 0
 3976 02c0 FB6A     		ldr	r3, [r7, #44]
 3977 02c2 03F13002 		add	r2, r3, #48
 3978 02c6 FB69     		ldr	r3, [r7, #28]
 3979 02c8 1046     		mov	r0, r2
 3980 02ca 1946     		mov	r1, r3
 3981 02cc FFF7FEFF 		bl	DWC_WRITE_REG32
 3982              	.LBE6:
1363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 3983              		.loc 2 1363 0
 3984 02d0 47E0     		b	.L166
 3985              	.L135:
1406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} /* endif speed == DWC_SPEED_PARAM_FULL */
1409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	else {
1410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* High speed PHY. */
1411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!core_if->phy_init_done) {
 3986              		.loc 2 1411 0
 3987 02d2 7B68     		ldr	r3, [r7, #4]
 3988 02d4 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 3989 02d6 002B     		cmp	r3, #0
 3990 02d8 44D1     		bne	.L140
1412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->phy_init_done = 1;
 3991              		.loc 2 1412 0
 3992 02da 7B68     		ldr	r3, [r7, #4]
 3993 02dc 4FF00102 		mov	r2, #1
 3994 02e0 1A75     		strb	r2, [r3, #20]
1413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* HS PHY parameters.  These parameters are preserved
1414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * during soft reset so only program the first time.  Do
1415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * a soft reset immediately after setting phyif.  */
1416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->core_params->phy_type == 2) {
 3995              		.loc 2 1417 0
 3996 02e2 7B68     		ldr	r3, [r7, #4]
 3997 02e4 1B68     		ldr	r3, [r3, #0]
 3998 02e6 D3F88830 		ldr	r3, [r3, #136]
 3999 02ea 022B     		cmp	r3, #2
 4000 02ec 14D1     		bne	.L141
1418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* ULPI interface */
1419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				usbcfg.b.ulpi_utmi_sel = 1;
 4001              		.loc 2 1419 0
 4002 02ee 3B6A     		ldr	r3, [r7, #32]
 4003 02f0 43F01003 		orr	r3, r3, #16
 4004 02f4 3B62     		str	r3, [r7, #32]
1420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				usbcfg.b.phyif = 0;
 4005              		.loc 2 1420 0
 4006 02f6 3B6A     		ldr	r3, [r7, #32]
 4007 02f8 6FF3C303 		bfc	r3, #3, #1
 4008 02fc 3B62     		str	r3, [r7, #32]
1421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				usbcfg.b.ddrsel =
1422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    core_if->core_params->phy_ulpi_ddr;
 4009              		.loc 2 1422 0
 4010 02fe 7B68     		ldr	r3, [r7, #4]
 4011 0300 1B68     		ldr	r3, [r3, #0]
 4012 0302 D3F89030 		ldr	r3, [r3, #144]
1421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				usbcfg.b.ddrsel =
 4013              		.loc 2 1421 0
 4014 0306 DBB2     		uxtb	r3, r3
 4015 0308 03F00103 		and	r3, r3, #1
 4016 030c DAB2     		uxtb	r2, r3
 4017 030e 3B6A     		ldr	r3, [r7, #32]
 4018 0310 62F3C713 		bfi	r3, r2, #7, #1
 4019 0314 3B62     		str	r3, [r7, #32]
 4020 0316 18E0     		b	.L142
 4021              	.L141:
1423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else if (core_if->core_params->phy_type == 1) {
 4022              		.loc 2 1423 0
 4023 0318 7B68     		ldr	r3, [r7, #4]
 4024 031a 1B68     		ldr	r3, [r3, #0]
 4025 031c D3F88830 		ldr	r3, [r3, #136]
 4026 0320 012B     		cmp	r3, #1
 4027 0322 12D1     		bne	.L142
1424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* UTMI+ interface */
1425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				usbcfg.b.ulpi_utmi_sel = 0;
 4028              		.loc 2 1425 0
 4029 0324 3B6A     		ldr	r3, [r7, #32]
 4030 0326 6FF30413 		bfc	r3, #4, #1
 4031 032a 3B62     		str	r3, [r7, #32]
1426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (core_if->core_params->phy_utmi_width == 16) {
 4032              		.loc 2 1426 0
 4033 032c 7B68     		ldr	r3, [r7, #4]
 4034 032e 1B68     		ldr	r3, [r3, #0]
 4035 0330 D3F88C30 		ldr	r3, [r3, #140]
 4036 0334 102B     		cmp	r3, #16
 4037 0336 04D1     		bne	.L143
1427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					usbcfg.b.phyif = 1;
 4038              		.loc 2 1427 0
 4039 0338 3B6A     		ldr	r3, [r7, #32]
 4040 033a 43F00803 		orr	r3, r3, #8
 4041 033e 3B62     		str	r3, [r7, #32]
 4042 0340 03E0     		b	.L142
 4043              	.L143:
1428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				} else {
1430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					usbcfg.b.phyif = 0;
 4044              		.loc 2 1430 0
 4045 0342 3B6A     		ldr	r3, [r7, #32]
 4046 0344 6FF3C303 		bfc	r3, #3, #1
 4047 0348 3B62     		str	r3, [r7, #32]
 4048              	.L142:
1431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
1432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
1433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_ERROR("FS PHY TYPE\n");
1434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
1435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 4049              		.loc 2 1435 0
 4050 034a FB6A     		ldr	r3, [r7, #44]
 4051 034c 03F10C02 		add	r2, r3, #12
 4052 0350 3B6A     		ldr	r3, [r7, #32]
 4053 0352 1046     		mov	r0, r2
 4054 0354 1946     		mov	r1, r3
 4055 0356 FFF7FEFF 		bl	DWC_WRITE_REG32
1436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Reset after setting the PHY parameters */
1437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dwc_otg_core_reset(core_if);
 4056              		.loc 2 1437 0
 4057 035a 7868     		ldr	r0, [r7, #4]
 4058 035c FFF7FEFF 		bl	dwc_otg_core_reset
 4059 0360 00E0     		b	.L140
 4060              	.L166:
1363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 4061              		.loc 2 1363 0
 4062 0362 00BF     		nop
 4063              	.L140:
1438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 4064              		.loc 2 1442 0
 4065 0364 7B68     		ldr	r3, [r7, #4]
 4066 0366 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 4067 036a 23F03F03 		bic	r3, r3, #63
 4068 036e DBB2     		uxtb	r3, r3
 4069 0370 802B     		cmp	r3, #128
 4070 0372 26D1     		bne	.L144
1443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 4071              		.loc 2 1443 0 discriminator 1
 4072 0374 7B68     		ldr	r3, [r7, #4]
 4073 0376 93F85130 		ldrb	r3, [r3, #81]	@ zero_extendqisi2
 4074 037a 03F00303 		and	r3, r3, #3
 4075 037e DBB2     		uxtb	r3, r3
1442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 4076              		.loc 2 1442 0 discriminator 1
 4077 0380 012B     		cmp	r3, #1
 4078 0382 1ED1     		bne	.L144
1444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->core_params->ulpi_fs_ls)) {
 4079              		.loc 2 1444 0
 4080 0384 7B68     		ldr	r3, [r7, #4]
 4081 0386 1B68     		ldr	r3, [r3, #0]
 4082 0388 D3F89C30 		ldr	r3, [r3, #156]
1443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 4083              		.loc 2 1443 0
 4084 038c 002B     		cmp	r3, #0
 4085 038e 18D0     		beq	.L144
1445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Setting ULPI FSLS\n");
1446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 4086              		.loc 2 1446 0
 4087 0390 FB6A     		ldr	r3, [r7, #44]
 4088 0392 03F10C03 		add	r3, r3, #12
 4089 0396 1846     		mov	r0, r3
 4090 0398 FFF7FEFF 		bl	DWC_READ_REG32
 4091 039c 0346     		mov	r3, r0
 4092 039e 3B62     		str	r3, [r7, #32]
1447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.ulpi_fsls = 1;
 4093              		.loc 2 1447 0
 4094 03a0 3B6A     		ldr	r3, [r7, #32]
 4095 03a2 43F40033 		orr	r3, r3, #131072
 4096 03a6 3B62     		str	r3, [r7, #32]
1448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.ulpi_clk_sus_m = 1;
 4097              		.loc 2 1448 0
 4098 03a8 3B6A     		ldr	r3, [r7, #32]
 4099 03aa 43F40023 		orr	r3, r3, #524288
 4100 03ae 3B62     		str	r3, [r7, #32]
1449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 4101              		.loc 2 1449 0
 4102 03b0 FB6A     		ldr	r3, [r7, #44]
 4103 03b2 03F10C02 		add	r2, r3, #12
 4104 03b6 3B6A     		ldr	r3, [r7, #32]
 4105 03b8 1046     		mov	r0, r2
 4106 03ba 1946     		mov	r1, r3
 4107 03bc FFF7FEFF 		bl	DWC_WRITE_REG32
 4108 03c0 17E0     		b	.L145
 4109              	.L144:
1450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 4110              		.loc 2 1451 0
 4111 03c2 FB6A     		ldr	r3, [r7, #44]
 4112 03c4 03F10C03 		add	r3, r3, #12
 4113 03c8 1846     		mov	r0, r3
 4114 03ca FFF7FEFF 		bl	DWC_READ_REG32
 4115 03ce 0346     		mov	r3, r0
 4116 03d0 3B62     		str	r3, [r7, #32]
1452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.ulpi_fsls = 0;
 4117              		.loc 2 1452 0
 4118 03d2 3B6A     		ldr	r3, [r7, #32]
 4119 03d4 6FF35143 		bfc	r3, #17, #1
 4120 03d8 3B62     		str	r3, [r7, #32]
1453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.ulpi_clk_sus_m = 0;
 4121              		.loc 2 1453 0
 4122 03da 3B6A     		ldr	r3, [r7, #32]
 4123 03dc 6FF3D343 		bfc	r3, #19, #1
 4124 03e0 3B62     		str	r3, [r7, #32]
1454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 4125              		.loc 2 1454 0
 4126 03e2 FB6A     		ldr	r3, [r7, #44]
 4127 03e4 03F10C02 		add	r2, r3, #12
 4128 03e8 3B6A     		ldr	r3, [r7, #32]
 4129 03ea 1046     		mov	r0, r2
 4130 03ec 1946     		mov	r1, r3
 4131 03ee FFF7FEFF 		bl	DWC_WRITE_REG32
 4132              	.L145:
1455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Program the GAHBCFG Register. */
1458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	switch (core_if->hwcfg2.b.architecture) {
 4133              		.loc 2 1458 0
 4134 03f2 7B68     		ldr	r3, [r7, #4]
 4135 03f4 93F85030 		ldrb	r3, [r3, #80]
 4136 03f8 C3F3C103 		ubfx	r3, r3, #3, #2
 4137 03fc DBB2     		uxtb	r3, r3
 4138 03fe 012B     		cmp	r3, #1
 4139 0400 16D0     		beq	.L148
 4140 0402 022B     		cmp	r3, #2
 4141 0404 4ED0     		beq	.L149
 4142 0406 002B     		cmp	r3, #0
 4143 0408 6BD1     		bne	.L146
 4144              	.L147:
1459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_SLAVE_ONLY_ARCH:
1461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Slave Only Mode\n");
1462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ahbcfg.b.nptxfemplvl_txfemplvl =
 4145              		.loc 2 1462 0
 4146 040a 7B6A     		ldr	r3, [r7, #36]
 4147 040c 6FF3C713 		bfc	r3, #7, #1
 4148 0410 7B62     		str	r3, [r7, #36]
1463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
1464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ahbcfg.b.ptxfemplvl = DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
 4149              		.loc 2 1464 0
 4150 0412 7B6A     		ldr	r3, [r7, #36]
 4151 0414 6FF30823 		bfc	r3, #8, #1
 4152 0418 7B62     		str	r3, [r7, #36]
1465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_enable = 0;
 4153              		.loc 2 1465 0
 4154 041a 7B68     		ldr	r3, [r7, #4]
 4155 041c 4FF00002 		mov	r2, #0
 4156 0420 83F84620 		strb	r2, [r3, #70]
1466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_desc_enable = 0;
 4157              		.loc 2 1466 0
 4158 0424 7B68     		ldr	r3, [r7, #4]
 4159 0426 4FF00002 		mov	r2, #0
 4160 042a 83F84720 		strb	r2, [r3, #71]
1467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4161              		.loc 2 1467 0
 4162 042e 58E0     		b	.L146
 4163              	.L148:
 4164              	.LBB7:
1468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_EXT_DMA_ARCH:
1470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "External DMA Mode\n");
1471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		{
1472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			uint8_t brst_sz = core_if->core_params->dma_burst_size;
 4165              		.loc 2 1472 0
 4166 0430 7B68     		ldr	r3, [r7, #4]
 4167 0432 1B68     		ldr	r3, [r3, #0]
 4168 0434 1B69     		ldr	r3, [r3, #16]
 4169 0436 87F83330 		strb	r3, [r7, #51]
1473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			ahbcfg.b.hburstlen = 0;
 4170              		.loc 2 1473 0
 4171 043a 7B6A     		ldr	r3, [r7, #36]
 4172 043c 6FF34403 		bfc	r3, #1, #4
 4173 0440 7B62     		str	r3, [r7, #36]
1474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			while (brst_sz > 1) {
 4174              		.loc 2 1474 0
 4175 0442 12E0     		b	.L150
 4176              	.L151:
1475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				ahbcfg.b.hburstlen++;
 4177              		.loc 2 1475 0
 4178 0444 7B6A     		ldr	r3, [r7, #36]
 4179 0446 C3F34303 		ubfx	r3, r3, #1, #4
 4180 044a DBB2     		uxtb	r3, r3
 4181 044c 03F10103 		add	r3, r3, #1
 4182 0450 03F00F03 		and	r3, r3, #15
 4183 0454 DAB2     		uxtb	r2, r3
 4184 0456 7B6A     		ldr	r3, [r7, #36]
 4185 0458 62F34403 		bfi	r3, r2, #1, #4
 4186 045c 7B62     		str	r3, [r7, #36]
1476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				brst_sz >>= 1;
 4187              		.loc 2 1476 0
 4188 045e 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 4189 0462 4FEA5303 		lsr	r3, r3, #1
 4190 0466 87F83330 		strb	r3, [r7, #51]
 4191              	.L150:
1474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			while (brst_sz > 1) {
 4192              		.loc 2 1474 0 discriminator 1
 4193 046a 97F83330 		ldrb	r3, [r7, #51]	@ zero_extendqisi2
 4194 046e 012B     		cmp	r3, #1
 4195 0470 E8D8     		bhi	.L151
 4196              	.LBE7:
1477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
1478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 4197              		.loc 2 1479 0
 4198 0472 7B68     		ldr	r3, [r7, #4]
 4199 0474 1B68     		ldr	r3, [r3, #0]
 4200 0476 9B68     		ldr	r3, [r3, #8]
 4201 0478 002B     		cmp	r3, #0
 4202 047a 0CBF     		ite	eq
 4203 047c 0023     		moveq	r3, #0
 4204 047e 0123     		movne	r3, #1
 4205 0480 DBB2     		uxtb	r3, r3
 4206 0482 1A46     		mov	r2, r3
 4207 0484 7B68     		ldr	r3, [r7, #4]
 4208 0486 83F84620 		strb	r2, [r3, #70]
1480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_desc_enable =
1481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->dma_desc_enable != 0);
 4209              		.loc 2 1481 0
 4210 048a 7B68     		ldr	r3, [r7, #4]
 4211 048c 1B68     		ldr	r3, [r3, #0]
 4212 048e DB68     		ldr	r3, [r3, #12]
 4213 0490 002B     		cmp	r3, #0
 4214 0492 0CBF     		ite	eq
 4215 0494 0023     		moveq	r3, #0
 4216 0496 0123     		movne	r3, #1
 4217 0498 DBB2     		uxtb	r3, r3
 4218 049a 1A46     		mov	r2, r3
1480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_desc_enable =
 4219              		.loc 2 1480 0
 4220 049c 7B68     		ldr	r3, [r7, #4]
 4221 049e 83F84720 		strb	r2, [r3, #71]
1482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4222              		.loc 2 1482 0
 4223 04a2 1EE0     		b	.L146
 4224              	.L149:
1483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_INT_DMA_ARCH:
1485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Internal DMA Mode\n");
1486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ahbcfg.b.hburstlen = DWC_GAHBCFG_INT_DMA_BURST_INCR;
 4225              		.loc 2 1486 0
 4226 04a4 7B6A     		ldr	r3, [r7, #36]
 4227 04a6 4FF00102 		mov	r2, #1
 4228 04aa 62F34403 		bfi	r3, r2, #1, #4
 4229 04ae 7B62     		str	r3, [r7, #36]
1487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 4230              		.loc 2 1487 0
 4231 04b0 7B68     		ldr	r3, [r7, #4]
 4232 04b2 1B68     		ldr	r3, [r3, #0]
 4233 04b4 9B68     		ldr	r3, [r3, #8]
 4234 04b6 002B     		cmp	r3, #0
 4235 04b8 0CBF     		ite	eq
 4236 04ba 0023     		moveq	r3, #0
 4237 04bc 0123     		movne	r3, #1
 4238 04be DBB2     		uxtb	r3, r3
 4239 04c0 1A46     		mov	r2, r3
 4240 04c2 7B68     		ldr	r3, [r7, #4]
 4241 04c4 83F84620 		strb	r2, [r3, #70]
1488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_desc_enable =
1489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->dma_desc_enable != 0);
 4242              		.loc 2 1489 0
 4243 04c8 7B68     		ldr	r3, [r7, #4]
 4244 04ca 1B68     		ldr	r3, [r3, #0]
 4245 04cc DB68     		ldr	r3, [r3, #12]
 4246 04ce 002B     		cmp	r3, #0
 4247 04d0 0CBF     		ite	eq
 4248 04d2 0023     		moveq	r3, #0
 4249 04d4 0123     		movne	r3, #1
 4250 04d6 DBB2     		uxtb	r3, r3
 4251 04d8 1A46     		mov	r2, r3
1488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_desc_enable =
 4252              		.loc 2 1488 0
 4253 04da 7B68     		ldr	r3, [r7, #4]
 4254 04dc 83F84720 		strb	r2, [r3, #71]
1490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4255              		.loc 2 1490 0
 4256 04e0 00BF     		nop
 4257              	.L146:
1491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dma_enable) {
 4258              		.loc 2 1493 0
 4259 04e2 7B68     		ldr	r3, [r7, #4]
 4260 04e4 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 4261 04e8 002B     		cmp	r3, #0
 4262 04ea 04D1     		bne	.L153
 4263              	.L152:
1494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_desc_enable) {
1495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("Using Descriptor DMA mode\n");
1496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
1497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("Using Buffer DMA mode\n");
1498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("Using Slave mode\n");
1502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->dma_desc_enable = 0;
 4264              		.loc 2 1502 0
 4265 04ec 7B68     		ldr	r3, [r7, #4]
 4266 04ee 4FF00002 		mov	r2, #0
 4267 04f2 83F84720 		strb	r2, [r3, #71]
 4268              	.L153:
1503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ahbcfg.b.dmaenable = core_if->dma_enable;
 4269              		.loc 2 1505 0
 4270 04f6 7B68     		ldr	r3, [r7, #4]
 4271 04f8 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 4272 04fc 03F00103 		and	r3, r3, #1
 4273 0500 DAB2     		uxtb	r2, r3
 4274 0502 7B6A     		ldr	r3, [r7, #36]
 4275 0504 62F34513 		bfi	r3, r2, #5, #1
 4276 0508 7B62     		str	r3, [r7, #36]
1506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gahbcfg, ahbcfg.d32);
 4277              		.loc 2 1506 0
 4278 050a FB6A     		ldr	r3, [r7, #44]
 4279 050c 03F10802 		add	r2, r3, #8
 4280 0510 7B6A     		ldr	r3, [r7, #36]
 4281 0512 1046     		mov	r0, r2
 4282 0514 1946     		mov	r1, r3
 4283 0516 FFF7FEFF 		bl	DWC_WRITE_REG32
1507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->en_multiple_tx_fifo = core_if->hwcfg4.b.ded_fifo_en;
 4284              		.loc 2 1508 0
 4285 051a 7B68     		ldr	r3, [r7, #4]
 4286 051c 93F85B30 		ldrb	r3, [r3, #91]
 4287 0520 C3F34003 		ubfx	r3, r3, #1, #1
 4288 0524 DBB2     		uxtb	r3, r3
 4289 0526 1A46     		mov	r2, r3
 4290 0528 7B68     		ldr	r3, [r7, #4]
 4291 052a 83F84A20 		strb	r2, [r3, #74]
1509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->pti_enh_enable = core_if->core_params->pti_enable != 0;
 4292              		.loc 2 1510 0
 4293 052e 7B68     		ldr	r3, [r7, #4]
 4294 0530 1B68     		ldr	r3, [r3, #0]
 4295 0532 D3F8F430 		ldr	r3, [r3, #244]
 4296 0536 002B     		cmp	r3, #0
 4297 0538 0CBF     		ite	eq
 4298 053a 0023     		moveq	r3, #0
 4299 053c 0123     		movne	r3, #1
 4300 053e DBB2     		uxtb	r3, r3
 4301 0540 1A46     		mov	r2, r3
 4302 0542 7B68     		ldr	r3, [r7, #4]
 4303 0544 83F84820 		strb	r2, [r3, #72]
1511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->multiproc_int_enable = core_if->core_params->mpi_enable;
 4304              		.loc 2 1511 0
 4305 0548 7B68     		ldr	r3, [r7, #4]
 4306 054a 1B68     		ldr	r3, [r3, #0]
 4307 054c D3F8F830 		ldr	r3, [r3, #248]
 4308 0550 DAB2     		uxtb	r2, r3
 4309 0552 7B68     		ldr	r3, [r7, #4]
 4310 0554 83F84920 		strb	r2, [r3, #73]
1512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Periodic Transfer Interrupt Enhancement - %s\n",
1513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   ((core_if->pti_enh_enable) ? "enabled" : "disabled"));
1514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Multiprocessor Interrupt Enhancement - %s\n",
1515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   ((core_if->multiproc_int_enable) ? "enabled" : "disabled"));
1516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
1518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Program the GUSBCFG register.
1519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
1520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 4311              		.loc 2 1520 0
 4312 0558 FB6A     		ldr	r3, [r7, #44]
 4313 055a 03F10C03 		add	r3, r3, #12
 4314 055e 1846     		mov	r0, r3
 4315 0560 FFF7FEFF 		bl	DWC_READ_REG32
 4316 0564 0346     		mov	r3, r0
 4317 0566 3B62     		str	r3, [r7, #32]
1521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	switch (core_if->hwcfg2.b.op_mode) {
 4318              		.loc 2 1522 0
 4319 0568 7B68     		ldr	r3, [r7, #4]
 4320 056a 93F85030 		ldrb	r3, [r3, #80]
 4321 056e C3F30203 		ubfx	r3, r3, #0, #3
 4322 0572 DBB2     		uxtb	r3, r3
 4323 0574 062B     		cmp	r3, #6
 4324 0576 78D8     		bhi	.L154
 4325 0578 01A2     		adr	r2, .L162
 4326 057a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4327 057e 00BF     		.align	2
 4328              	.L162:
 4329 0580 9D050000 		.word	.L155+1
 4330 0584 CF050000 		.word	.L156+1
 4331 0588 F1050000 		.word	.L157+1
 4332 058c 03060000 		.word	.L158+1
 4333 0590 25060000 		.word	.L159+1
 4334 0594 37060000 		.word	.L160+1
 4335 0598 59060000 		.word	.L161+1
 4336              	.L155:
1523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_MODE_HNP_SRP_CAPABLE:
1524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.hnpcap = (core_if->core_params->otg_cap ==
 4337              		.loc 2 1524 0
 4338 059c 7B68     		ldr	r3, [r7, #4]
 4339 059e 1B68     		ldr	r3, [r3, #0]
 4340 05a0 5B68     		ldr	r3, [r3, #4]
 4341 05a2 002B     		cmp	r3, #0
 4342 05a4 14BF     		ite	ne
 4343 05a6 0023     		movne	r3, #0
 4344 05a8 0123     		moveq	r3, #1
 4345 05aa DAB2     		uxtb	r2, r3
 4346 05ac 3B6A     		ldr	r3, [r7, #32]
 4347 05ae 62F34923 		bfi	r3, r2, #9, #1
 4348 05b2 3B62     		str	r3, [r7, #32]
1525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE);
1526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 4349              		.loc 2 1526 0
 4350 05b4 7B68     		ldr	r3, [r7, #4]
 4351 05b6 1B68     		ldr	r3, [r3, #0]
 4352 05b8 5B68     		ldr	r3, [r3, #4]
 4353 05ba 022B     		cmp	r3, #2
 4354 05bc 0CBF     		ite	eq
 4355 05be 0023     		moveq	r3, #0
 4356 05c0 0123     		movne	r3, #1
 4357 05c2 DAB2     		uxtb	r2, r3
 4358 05c4 3B6A     		ldr	r3, [r7, #32]
 4359 05c6 62F30823 		bfi	r3, r2, #8, #1
 4360 05ca 3B62     		str	r3, [r7, #32]
1527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
1528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4361              		.loc 2 1528 0
 4362 05cc 4DE0     		b	.L154
 4363              	.L156:
1529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_MODE_SRP_ONLY_CAPABLE:
1531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.hnpcap = 0;
 4364              		.loc 2 1531 0
 4365 05ce 3B6A     		ldr	r3, [r7, #32]
 4366 05d0 6FF34923 		bfc	r3, #9, #1
 4367 05d4 3B62     		str	r3, [r7, #32]
1532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 4368              		.loc 2 1532 0
 4369 05d6 7B68     		ldr	r3, [r7, #4]
 4370 05d8 1B68     		ldr	r3, [r3, #0]
 4371 05da 5B68     		ldr	r3, [r3, #4]
 4372 05dc 022B     		cmp	r3, #2
 4373 05de 0CBF     		ite	eq
 4374 05e0 0023     		moveq	r3, #0
 4375 05e2 0123     		movne	r3, #1
 4376 05e4 DAB2     		uxtb	r2, r3
 4377 05e6 3B6A     		ldr	r3, [r7, #32]
 4378 05e8 62F30823 		bfi	r3, r2, #8, #1
 4379 05ec 3B62     		str	r3, [r7, #32]
1533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
1534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4380              		.loc 2 1534 0
 4381 05ee 3CE0     		b	.L154
 4382              	.L157:
1535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_MODE_NO_HNP_SRP_CAPABLE:
1537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.hnpcap = 0;
 4383              		.loc 2 1537 0
 4384 05f0 3B6A     		ldr	r3, [r7, #32]
 4385 05f2 6FF34923 		bfc	r3, #9, #1
 4386 05f6 3B62     		str	r3, [r7, #32]
1538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.srpcap = 0;
 4387              		.loc 2 1538 0
 4388 05f8 3B6A     		ldr	r3, [r7, #32]
 4389 05fa 6FF30823 		bfc	r3, #8, #1
 4390 05fe 3B62     		str	r3, [r7, #32]
1539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4391              		.loc 2 1539 0
 4392 0600 33E0     		b	.L154
 4393              	.L158:
1540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_MODE_SRP_CAPABLE_DEVICE:
1542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.hnpcap = 0;
 4394              		.loc 2 1542 0
 4395 0602 3B6A     		ldr	r3, [r7, #32]
 4396 0604 6FF34923 		bfc	r3, #9, #1
 4397 0608 3B62     		str	r3, [r7, #32]
1543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 4398              		.loc 2 1543 0
 4399 060a 7B68     		ldr	r3, [r7, #4]
 4400 060c 1B68     		ldr	r3, [r3, #0]
 4401 060e 5B68     		ldr	r3, [r3, #4]
 4402 0610 022B     		cmp	r3, #2
 4403 0612 0CBF     		ite	eq
 4404 0614 0023     		moveq	r3, #0
 4405 0616 0123     		movne	r3, #1
 4406 0618 DAB2     		uxtb	r2, r3
 4407 061a 3B6A     		ldr	r3, [r7, #32]
 4408 061c 62F30823 		bfi	r3, r2, #8, #1
 4409 0620 3B62     		str	r3, [r7, #32]
1544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
1545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4410              		.loc 2 1545 0
 4411 0622 22E0     		b	.L154
 4412              	.L159:
1546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_MODE_NO_SRP_CAPABLE_DEVICE:
1548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.hnpcap = 0;
 4413              		.loc 2 1548 0
 4414 0624 3B6A     		ldr	r3, [r7, #32]
 4415 0626 6FF34923 		bfc	r3, #9, #1
 4416 062a 3B62     		str	r3, [r7, #32]
1549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.srpcap = 0;
 4417              		.loc 2 1549 0
 4418 062c 3B6A     		ldr	r3, [r7, #32]
 4419 062e 6FF30823 		bfc	r3, #8, #1
 4420 0632 3B62     		str	r3, [r7, #32]
1550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4421              		.loc 2 1550 0
 4422 0634 19E0     		b	.L154
 4423              	.L160:
1551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_MODE_SRP_CAPABLE_HOST:
1553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.hnpcap = 0;
 4424              		.loc 2 1553 0
 4425 0636 3B6A     		ldr	r3, [r7, #32]
 4426 0638 6FF34923 		bfc	r3, #9, #1
 4427 063c 3B62     		str	r3, [r7, #32]
1554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 4428              		.loc 2 1554 0
 4429 063e 7B68     		ldr	r3, [r7, #4]
 4430 0640 1B68     		ldr	r3, [r3, #0]
 4431 0642 5B68     		ldr	r3, [r3, #4]
 4432 0644 022B     		cmp	r3, #2
 4433 0646 0CBF     		ite	eq
 4434 0648 0023     		moveq	r3, #0
 4435 064a 0123     		movne	r3, #1
 4436 064c DAB2     		uxtb	r2, r3
 4437 064e 3B6A     		ldr	r3, [r7, #32]
 4438 0650 62F30823 		bfi	r3, r2, #8, #1
 4439 0654 3B62     		str	r3, [r7, #32]
1555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
1556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4440              		.loc 2 1556 0
 4441 0656 08E0     		b	.L154
 4442              	.L161:
1557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_MODE_NO_SRP_CAPABLE_HOST:
1559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.hnpcap = 0;
 4443              		.loc 2 1559 0
 4444 0658 3B6A     		ldr	r3, [r7, #32]
 4445 065a 6FF34923 		bfc	r3, #9, #1
 4446 065e 3B62     		str	r3, [r7, #32]
1560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		usbcfg.b.srpcap = 0;
 4447              		.loc 2 1560 0
 4448 0660 3B6A     		ldr	r3, [r7, #32]
 4449 0662 6FF30823 		bfc	r3, #8, #1
 4450 0666 3B62     		str	r3, [r7, #32]
1561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 4451              		.loc 2 1561 0
 4452 0668 00BF     		nop
 4453              	.L154:
1562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 4454              		.loc 2 1564 0
 4455 066a FB6A     		ldr	r3, [r7, #44]
 4456 066c 03F10C02 		add	r2, r3, #12
 4457 0670 3B6A     		ldr	r3, [r7, #32]
 4458 0672 1046     		mov	r0, r2
 4459 0674 1946     		mov	r1, r3
 4460 0676 FFF7FEFF 		bl	DWC_WRITE_REG32
1565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef CONFIG_USB_DWC_OTG_LPM
1567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->core_params->lpm_enable) {
1568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		glpmcfg_data_t lpmcfg = {.d32 = 0 };
1569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* To enable LPM support set lpm_cap_en bit */
1571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		lpmcfg.b.lpm_cap_en = 1;
1572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Make AppL1Res ACK */
1574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		lpmcfg.b.appl_resp = 1;
1575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Retry 3 times */
1577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		lpmcfg.b.retry_count = 3;
1578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&core_if->core_global_regs->glpmcfg,
1580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 0, lpmcfg.d32);
1581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->core_params->ic_usb_cap) {
 4461              		.loc 2 1584 0
 4462 067a 7B68     		ldr	r3, [r7, #4]
 4463 067c 1B68     		ldr	r3, [r3, #0]
 4464 067e D3F8FC30 		ldr	r3, [r3, #252]
 4465 0682 002B     		cmp	r3, #0
 4466 0684 11D0     		beq	.L163
 4467              	.LBB8:
1585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gusbcfg_data_t gusbcfg = {.d32 = 0 };
 4468              		.loc 2 1586 0
 4469 0686 4FF00003 		mov	r3, #0
 4470 068a 3B61     		str	r3, [r7, #16]
1587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gusbcfg.b.ic_usb_cap = 1;
 4471              		.loc 2 1588 0
 4472 068c 3B69     		ldr	r3, [r7, #16]
 4473 068e 43F08063 		orr	r3, r3, #67108864
 4474 0692 3B61     		str	r3, [r7, #16]
1589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&core_if->core_global_regs->gusbcfg,
 4475              		.loc 2 1589 0
 4476 0694 7B68     		ldr	r3, [r7, #4]
 4477 0696 5B68     		ldr	r3, [r3, #4]
 4478 0698 03F10C02 		add	r2, r3, #12
 4479 069c 3B69     		ldr	r3, [r7, #16]
 4480 069e 1046     		mov	r0, r2
 4481 06a0 4FF00001 		mov	r1, #0
 4482 06a4 1A46     		mov	r2, r3
 4483 06a6 FFF7FEFF 		bl	DWC_MODIFY_REG32
 4484              	.L163:
 4485              	.LBE8:
 4486              	.LBB9:
1590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 0, gusbcfg.d32);
1591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	{
1593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gotgctl_data_t gotgctl = {.d32 = 0 };
 4487              		.loc 2 1593 0
 4488 06aa 4FF00003 		mov	r3, #0
 4489 06ae FB60     		str	r3, [r7, #12]
1594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gotgctl.b.otgver = core_if->core_params->otg_ver;
 4490              		.loc 2 1595 0
 4491 06b0 7B68     		ldr	r3, [r7, #4]
 4492 06b2 1B68     		ldr	r3, [r3, #0]
 4493 06b4 D3F81031 		ldr	r3, [r3, #272]
 4494 06b8 DBB2     		uxtb	r3, r3
 4495 06ba 03F00103 		and	r3, r3, #1
 4496 06be DAB2     		uxtb	r2, r3
 4497 06c0 FB68     		ldr	r3, [r7, #12]
 4498 06c2 62F31453 		bfi	r3, r2, #20, #1
 4499 06c6 FB60     		str	r3, [r7, #12]
1596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&core_if->core_global_regs->gotgctl, 0,
 4500              		.loc 2 1596 0
 4501 06c8 7B68     		ldr	r3, [r7, #4]
 4502 06ca 5B68     		ldr	r3, [r3, #4]
 4503 06cc 1A46     		mov	r2, r3
 4504 06ce FB68     		ldr	r3, [r7, #12]
 4505 06d0 1046     		mov	r0, r2
 4506 06d2 4FF00001 		mov	r1, #0
 4507 06d6 1A46     		mov	r2, r3
 4508 06d8 FFF7FEFF 		bl	DWC_MODIFY_REG32
1597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 gotgctl.d32);
1598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Set OTG version supported */
1599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->otg_ver = core_if->core_params->otg_ver;
 4509              		.loc 2 1599 0
 4510 06dc 7B68     		ldr	r3, [r7, #4]
 4511 06de 1B68     		ldr	r3, [r3, #0]
 4512 06e0 D3F81031 		ldr	r3, [r3, #272]
 4513 06e4 1A46     		mov	r2, r3
 4514 06e6 7B68     		ldr	r3, [r7, #4]
 4515 06e8 C3F8C420 		str	r2, [r3, #196]
 4516              	.LBE9:
1600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("OTG VER PARAM: %d, OTG VER FLAG: %d\n",
1601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   core_if->core_params->otg_ver, core_if->otg_ver);
1602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	
1604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable common interrupts */
1606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_enable_common_interrupts(core_if);
 4517              		.loc 2 1606 0
 4518 06ec 7868     		ldr	r0, [r7, #4]
 4519 06ee FFF7FEFF 		bl	dwc_otg_enable_common_interrupts
1607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Do device or host intialization based on mode during PCD
1609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * and HCD initialization  */
1610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (dwc_otg_is_host_mode(core_if)) {
 4520              		.loc 2 1610 0
 4521 06f2 7868     		ldr	r0, [r7, #4]
 4522 06f4 FFF7FEFF 		bl	dwc_otg_is_host_mode
 4523 06f8 0346     		mov	r3, r0
 4524 06fa 002B     		cmp	r3, #0
 4525 06fc 05D0     		beq	.L164
1611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_ANY, "Host Mode\n");
1612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->op_state = A_HOST;
 4526              		.loc 2 1612 0
 4527 06fe 7B68     		ldr	r3, [r7, #4]
 4528 0700 4FF00102 		mov	r2, #1
 4529 0704 83F86420 		strb	r2, [r3, #100]
 4530 0708 07E0     		b	.L130
 4531              	.L164:
1613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_ANY, "Device Mode\n");
1615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->op_state = B_PERIPHERAL;
 4532              		.loc 2 1615 0
 4533 070a 7B68     		ldr	r3, [r7, #4]
 4534 070c 4FF00402 		mov	r2, #4
 4535 0710 83F86420 		strb	r2, [r3, #100]
1616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_DEVICE_ONLY
1617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_core_dev_init(core_if);
 4536              		.loc 2 1617 0
 4537 0714 7868     		ldr	r0, [r7, #4]
 4538 0716 FFF7FEFF 		bl	dwc_otg_core_dev_init
 4539              	.L130:
1618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 4540              		.loc 2 1620 0
 4541 071a 07F13807 		add	r7, r7, #56
 4542 071e BD46     		mov	sp, r7
 4543 0720 80BD     		pop	{r7, pc}
 4544              		.cfi_endproc
 4545              	.LFE40:
 4547 0722 00BF     		.section	.text.dwc_otg_enable_device_interrupts,"ax",%progbits
 4548              		.align	2
 4549              		.global	dwc_otg_enable_device_interrupts
 4550              		.thumb
 4551              		.thumb_func
 4553              	dwc_otg_enable_device_interrupts:
 4554              	.LFB41:
1621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
1623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function enables the Device mode interrupts.
1624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
1625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller
1626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
1627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_enable_device_interrupts(dwc_otg_core_if_t * core_if)
1628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 4555              		.loc 2 1628 0
 4556              		.cfi_startproc
 4557              		@ args = 0, pretend = 0, frame = 16
 4558              		@ frame_needed = 1, uses_anonymous_args = 0
 4559 0000 80B5     		push	{r7, lr}
 4560              	.LCFI69:
 4561              		.cfi_def_cfa_offset 8
 4562              		.cfi_offset 7, -8
 4563              		.cfi_offset 14, -4
 4564 0002 84B0     		sub	sp, sp, #16
 4565              	.LCFI70:
 4566              		.cfi_def_cfa_offset 24
 4567 0004 00AF     		add	r7, sp, #0
 4568              	.LCFI71:
 4569              		.cfi_def_cfa_register 7
 4570 0006 7860     		str	r0, [r7, #4]
1629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 4571              		.loc 2 1629 0
 4572 0008 4FF00003 		mov	r3, #0
 4573 000c BB60     		str	r3, [r7, #8]
1630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 4574              		.loc 2 1631 0
 4575 000e 7B68     		ldr	r3, [r7, #4]
 4576 0010 5B68     		ldr	r3, [r3, #4]
 4577 0012 FB60     		str	r3, [r7, #12]
1632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);
1634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable all interrupts. */
1636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 4578              		.loc 2 1636 0
 4579 0014 FB68     		ldr	r3, [r7, #12]
 4580 0016 03F11803 		add	r3, r3, #24
 4581 001a 1846     		mov	r0, r3
 4582 001c 4FF00001 		mov	r1, #0
 4583 0020 FFF7FEFF 		bl	DWC_WRITE_REG32
1637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear any pending interrupts */
1639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 4584              		.loc 2 1639 0
 4585 0024 FB68     		ldr	r3, [r7, #12]
 4586 0026 03F11403 		add	r3, r3, #20
 4587 002a 1846     		mov	r0, r3
 4588 002c 4FF0FF31 		mov	r1, #-1
 4589 0030 FFF7FEFF 		bl	DWC_WRITE_REG32
1640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable the common interrupts */
1642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_enable_common_interrupts(core_if);
 4590              		.loc 2 1642 0
 4591 0034 7868     		ldr	r0, [r7, #4]
 4592 0036 FFF7FEFF 		bl	dwc_otg_enable_common_interrupts
1643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable interrupts */
1645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.usbreset = 1;
 4593              		.loc 2 1645 0
 4594 003a BB68     		ldr	r3, [r7, #8]
 4595 003c 43F48053 		orr	r3, r3, #4096
 4596 0040 BB60     		str	r3, [r7, #8]
1646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.enumdone = 1;
 4597              		.loc 2 1646 0
 4598 0042 BB68     		ldr	r3, [r7, #8]
 4599 0044 43F40053 		orr	r3, r3, #8192
 4600 0048 BB60     		str	r3, [r7, #8]
1647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->multiproc_int_enable) {
 4601              		.loc 2 1648 0
 4602 004a 7B68     		ldr	r3, [r7, #4]
 4603 004c 93F84930 		ldrb	r3, [r3, #73]	@ zero_extendqisi2
 4604 0050 002B     		cmp	r3, #0
 4605 0052 07D1     		bne	.L168
1649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.inepintr = 1;
 4606              		.loc 2 1649 0
 4607 0054 BB68     		ldr	r3, [r7, #8]
 4608 0056 43F48023 		orr	r3, r3, #262144
 4609 005a BB60     		str	r3, [r7, #8]
1650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.outepintr = 1;
 4610              		.loc 2 1650 0
 4611 005c BB68     		ldr	r3, [r7, #8]
 4612 005e 43F40023 		orr	r3, r3, #524288
 4613 0062 BB60     		str	r3, [r7, #8]
 4614              	.L168:
1651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.erlysuspend = 1;
 4615              		.loc 2 1653 0
 4616 0064 BB68     		ldr	r3, [r7, #8]
 4617 0066 43F48063 		orr	r3, r3, #1024
 4618 006a BB60     		str	r3, [r7, #8]
1654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->en_multiple_tx_fifo == 0) {
 4619              		.loc 2 1655 0
 4620 006c 7B68     		ldr	r3, [r7, #4]
 4621 006e 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 4622 0072 002B     		cmp	r3, #0
 4623 0074 03D1     		bne	.L169
1656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.epmismatch = 1;
 4624              		.loc 2 1656 0
 4625 0076 BB68     		ldr	r3, [r7, #8]
 4626 0078 43F40033 		orr	r3, r3, #131072
 4627 007c BB60     		str	r3, [r7, #8]
 4628              	.L169:
1657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /* Enable the ignore frame number for ISOC xfers - MAS */
1660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_PER_IO
1661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dma_enable) {
1662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_desc_enable) {
1663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dctl_data_t dctl1 = {.d32 = 0 };
1664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dctl1.b.ifrmnum = 1;
1665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
1666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 dctl, 0, dctl1.d32);
1667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUG("----Enabled Ignore frame number (0x%08x)",
1668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  DWC_READ_REG32(&core_if->dev_if->
1669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 dev_global_regs->dctl));
1670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_EN_ISOC
1674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dma_enable) {
1675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_desc_enable == 0) {
1676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->pti_enh_enable) {
1677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dctl_data_t dctl = {.d32 = 0 };
1678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dctl.b.ifrmnum = 1;
1679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_MODIFY_REG32(&core_if->
1680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 dev_if->dev_global_regs->dctl,
1681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 0, dctl.d32);
1682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
1683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				intr_mask.b.incomplisoin = 1;
1684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				intr_mask.b.incomplisoout = 1;
1685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
1686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.incomplisoin = 1;
1689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.incomplisoout = 1;
1690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif /* DWC_EN_ISOC */
1692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/** @todo NGS: Should this be a module parameter? */
1694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef USE_PERIODIC_EP
1695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.isooutdrop = 1;
1696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.eopframe = 1;
1697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.incomplisoin = 1;
1698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.incomplisoout = 1;
1699:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1701:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 4629              		.loc 2 1701 0
 4630 007e FB68     		ldr	r3, [r7, #12]
 4631 0080 03F11801 		add	r1, r3, #24
 4632 0084 BA68     		ldr	r2, [r7, #8]
 4633 0086 BB68     		ldr	r3, [r7, #8]
 4634 0088 0846     		mov	r0, r1
 4635 008a 1146     		mov	r1, r2
 4636 008c 1A46     		mov	r2, r3
 4637 008e FFF7FEFF 		bl	DWC_MODIFY_REG32
1702:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1703:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "%s() gintmsk=%0x\n", __func__,
1704:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&global_regs->gintmsk));
1705:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 4638              		.loc 2 1705 0
 4639 0092 07F11007 		add	r7, r7, #16
 4640 0096 BD46     		mov	sp, r7
 4641 0098 80BD     		pop	{r7, pc}
 4642              		.cfi_endproc
 4643              	.LFE41:
 4645 009a 00BF     		.section	.text.dwc_otg_core_dev_init,"ax",%progbits
 4646              		.align	2
 4647              		.global	dwc_otg_core_dev_init
 4648              		.thumb
 4649              		.thumb_func
 4651              	dwc_otg_core_dev_init:
 4652              	.LFB42:
1706:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1707:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
1708:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function initializes the DWC_otg controller registers for
1709:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * device mode.
1710:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
1711:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller
1712:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
1713:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
1714:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_core_dev_init(dwc_otg_core_if_t * core_if)
1715:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 4653              		.loc 2 1715 0
 4654              		.cfi_startproc
 4655              		@ args = 0, pretend = 0, frame = 80
 4656              		@ frame_needed = 1, uses_anonymous_args = 0
 4657 0000 80B5     		push	{r7, lr}
 4658              	.LCFI72:
 4659              		.cfi_def_cfa_offset 8
 4660              		.cfi_offset 7, -8
 4661              		.cfi_offset 14, -4
 4662 0002 94B0     		sub	sp, sp, #80
 4663              	.LCFI73:
 4664              		.cfi_def_cfa_offset 88
 4665 0004 00AF     		add	r7, sp, #0
 4666              	.LCFI74:
 4667              		.cfi_def_cfa_register 7
 4668 0006 7860     		str	r0, [r7, #4]
1716:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
1717:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 4669              		.loc 2 1717 0
 4670 0008 7B68     		ldr	r3, [r7, #4]
 4671 000a 5B68     		ldr	r3, [r3, #4]
 4672 000c BB64     		str	r3, [r7, #72]
1718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 4673              		.loc 2 1718 0
 4674 000e 7B68     		ldr	r3, [r7, #4]
 4675 0010 9B68     		ldr	r3, [r3, #8]
 4676 0012 7B64     		str	r3, [r7, #68]
1719:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_params_t *params = core_if->core_params;
 4677              		.loc 2 1719 0
 4678 0014 7B68     		ldr	r3, [r7, #4]
 4679 0016 1B68     		ldr	r3, [r3, #0]
 4680 0018 3B64     		str	r3, [r7, #64]
1720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1721:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg_data_t dcfg = {.d32 = 0 };
 4681              		.loc 2 1721 0
 4682 001a 4FF00003 		mov	r3, #0
 4683 001e 7B63     		str	r3, [r7, #52]
1722:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	grstctl_t resetctl = {.d32 = 0 };
 4684              		.loc 2 1722 0
 4685 0020 4FF00003 		mov	r3, #0
 4686 0024 3B63     		str	r3, [r7, #48]
1723:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1724:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t rx_fifo_size;
1725:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	fifosize_data_t nptxfifosize;
1726:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	fifosize_data_t txfifosize;
1727:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dthrctl_data_t dthrctl;
1728:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	fifosize_data_t ptxfifosize;
1729:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint16_t rxfsiz, nptxfsiz;
1730:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1731:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 4687              		.loc 2 1731 0
 4688 0026 4FF00003 		mov	r3, #0
 4689 002a FB61     		str	r3, [r7, #28]
1732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//hwcfg3_data_t hwcfg3 = {.d32 = 0 };
1733:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1734:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restart the Phy Clock */
1735:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 4690              		.loc 2 1735 0
 4691 002c 7B68     		ldr	r3, [r7, #4]
 4692 002e DB69     		ldr	r3, [r3, #28]
 4693 0030 1846     		mov	r0, r3
 4694 0032 4FF00001 		mov	r1, #0
 4695 0036 FFF7FEFF 		bl	DWC_WRITE_REG32
1736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1737:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Device configuration register */
1738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	init_devspd(core_if);
 4696              		.loc 2 1738 0
 4697 003a 7868     		ldr	r0, [r7, #4]
 4698 003c FFF7FEFF 		bl	init_devspd
1739:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dcfg);
 4699              		.loc 2 1739 0
 4700 0040 7B6C     		ldr	r3, [r7, #68]
 4701 0042 1B68     		ldr	r3, [r3, #0]
 4702 0044 1846     		mov	r0, r3
 4703 0046 FFF7FEFF 		bl	DWC_READ_REG32
 4704 004a 0346     		mov	r3, r0
 4705 004c 7B63     		str	r3, [r7, #52]
1740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.b.descdma = (core_if->dma_desc_enable) ? 1 : 0;
 4706              		.loc 2 1740 0
 4707 004e 7B68     		ldr	r3, [r7, #4]
 4708 0050 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 4709 0054 002B     		cmp	r3, #0
 4710 0056 0CBF     		ite	eq
 4711 0058 0023     		moveq	r3, #0
 4712 005a 0123     		movne	r3, #1
 4713 005c DAB2     		uxtb	r2, r3
 4714 005e 7B6B     		ldr	r3, [r7, #52]
 4715 0060 62F3D753 		bfi	r3, r2, #23, #1
 4716 0064 7B63     		str	r3, [r7, #52]
1741:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.b.perfrint = DWC_DCFG_FRAME_INTERVAL_80;
 4717              		.loc 2 1741 0
 4718 0066 7B6B     		ldr	r3, [r7, #52]
 4719 0068 6FF3CC23 		bfc	r3, #11, #2
 4720 006c 7B63     		str	r3, [r7, #52]
1742:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1743:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&dev_if->dev_global_regs->dcfg, dcfg.d32);
 4721              		.loc 2 1743 0
 4722 006e 7B6C     		ldr	r3, [r7, #68]
 4723 0070 1B68     		ldr	r3, [r3, #0]
 4724 0072 1A46     		mov	r2, r3
 4725 0074 7B6B     		ldr	r3, [r7, #52]
 4726 0076 1046     		mov	r0, r2
 4727 0078 1946     		mov	r1, r3
 4728 007a FFF7FEFF 		bl	DWC_WRITE_REG32
1744:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1745:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Configure data FIFO sizes */
1746:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 4729              		.loc 2 1746 0
 4730 007e 7B68     		ldr	r3, [r7, #4]
 4731 0080 93F85230 		ldrb	r3, [r3, #82]	@ zero_extendqisi2
 4732 0084 03F00803 		and	r3, r3, #8
 4733 0088 DBB2     		uxtb	r3, r3
 4734 008a 002B     		cmp	r3, #0
 4735 008c 00F0AD80 		beq	.L171
 4736              		.loc 2 1746 0 is_stmt 0 discriminator 1
 4737 0090 3B6C     		ldr	r3, [r7, #64]
 4738 0092 1B6A     		ldr	r3, [r3, #32]
 4739 0094 002B     		cmp	r3, #0
 4740 0096 00F0A880 		beq	.L171
1747:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Total FIFO Size=%d\n",
1748:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    core_if->total_fifo_size);
1749:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Rx FIFO Size=%d\n",
1750:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    params->dev_rx_fifo_size);
1751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "NP Tx FIFO Size=%d\n",
1752:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    params->dev_nperio_tx_fifo_size);
1753:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1754:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Rx FIFO */
1755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
1756:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->grxfsiz));
1757:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1758:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_CFI
1759:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->pwron_rxfsiz = DWC_READ_REG32(&global_regs->grxfsiz);
1760:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->init_rxfsiz = params->dev_rx_fifo_size;
1761:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1762:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		rx_fifo_size = params->dev_rx_fifo_size;
 4741              		.loc 2 1762 0 is_stmt 1
 4742 009a 3B6C     		ldr	r3, [r7, #64]
 4743 009c 9B6A     		ldr	r3, [r3, #40]
 4744 009e FB63     		str	r3, [r7, #60]
1763:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->grxfsiz, rx_fifo_size);
 4745              		.loc 2 1763 0
 4746 00a0 BB6C     		ldr	r3, [r7, #72]
 4747 00a2 03F12403 		add	r3, r3, #36
 4748 00a6 1846     		mov	r0, r3
 4749 00a8 F96B     		ldr	r1, [r7, #60]
 4750 00aa FFF7FEFF 		bl	DWC_WRITE_REG32
1764:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1765:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "new grxfsiz=%08x\n",
1766:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->grxfsiz));
1767:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1768:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/** Set Periodic Tx FIFO Mask all bits 0 */
1769:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->p_tx_msk = 0;
 4751              		.loc 2 1769 0
 4752 00ae 7B68     		ldr	r3, [r7, #4]
 4753 00b0 4FF00002 		mov	r2, #0
 4754 00b4 1A67     		str	r2, [r3, #112]
1770:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1771:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/** Set Tx FIFO Mask all bits 0 */
1772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->tx_msk = 0;
 4755              		.loc 2 1772 0
 4756 00b6 7B68     		ldr	r3, [r7, #4]
 4757 00b8 4FF00002 		mov	r2, #0
 4758 00bc 5A67     		str	r2, [r3, #116]
1773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1774:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->en_multiple_tx_fifo == 0) {
 4759              		.loc 2 1774 0
 4760 00be 7B68     		ldr	r3, [r7, #4]
 4761 00c0 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 4762 00c4 002B     		cmp	r3, #0
 4763 00c6 48D1     		bne	.L172
1775:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Non-periodic Tx FIFO */
1776:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
1777:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    DWC_READ_REG32(&global_regs->gnptxfsiz));
1778:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1779:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 4764              		.loc 2 1779 0
 4765 00c8 3B6C     		ldr	r3, [r7, #64]
 4766 00ca DB6A     		ldr	r3, [r3, #44]
 4767 00cc 9AB2     		uxth	r2, r3
 4768 00ce FB6A     		ldr	r3, [r7, #44]
 4769 00d0 62F31F43 		bfi	r3, r2, #16, #16
 4770 00d4 FB62     		str	r3, [r7, #44]
1780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 4771              		.loc 2 1780 0
 4772 00d6 3B6C     		ldr	r3, [r7, #64]
 4773 00d8 9B6A     		ldr	r3, [r3, #40]
 4774 00da 9BB2     		uxth	r3, r3
 4775 00dc BB85     		strh	r3, [r7, #44]	@ unaligned
1781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1782:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 4776              		.loc 2 1782 0
 4777 00de BB6C     		ldr	r3, [r7, #72]
 4778 00e0 03F12802 		add	r2, r3, #40
 4779 00e4 FB6A     		ldr	r3, [r7, #44]
 4780 00e6 1046     		mov	r0, r2
 4781 00e8 1946     		mov	r1, r3
 4782 00ea FFF7FEFF 		bl	DWC_WRITE_REG32
1783:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					nptxfifosize.d32);
1784:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1785:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
1786:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    DWC_READ_REG32(&global_regs->gnptxfsiz));
1787:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1788:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/**@todo NGS: Fix Periodic FIFO Sizing! */
1789:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/*
1790:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * Periodic Tx FIFOs These FIFOs are numbered from 1 to 15.
1791:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * Indexes of the FIFO size module parameters in the
1792:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * dev_perio_tx_fifo_size array and the FIFO size registers in
1793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * the dptxfsiz array run from 0 to 14.
1794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
1795:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/** @todo Finish debug of this */
1796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			ptxfifosize.b.startaddr =
1797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 4783              		.loc 2 1797 0
 4784 00ee BA8D     		ldrh	r2, [r7, #44]
 4785 00f0 FB8D     		ldrh	r3, [r7, #46]
1796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			ptxfifosize.b.startaddr =
 4786              		.loc 2 1796 0
 4787 00f2 D318     		adds	r3, r2, r3
 4788 00f4 9BB2     		uxth	r3, r3
 4789 00f6 3B84     		strh	r3, [r7, #32]	@ unaligned
1798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 4790              		.loc 2 1798 0
 4791 00f8 4FF00003 		mov	r3, #0
 4792 00fc FB64     		str	r3, [r7, #76]
 4793 00fe 21E0     		b	.L173
 4794              	.L174:
1799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				ptxfifosize.b.depth =
1800:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    params->dev_perio_tx_fifo_size[i];
 4795              		.loc 2 1800 0 discriminator 2
 4796 0100 3B6C     		ldr	r3, [r7, #64]
 4797 0102 FA6C     		ldr	r2, [r7, #76]
 4798 0104 02F10C02 		add	r2, r2, #12
 4799 0108 53F82230 		ldr	r3, [r3, r2, lsl #2]
1799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				ptxfifosize.b.depth =
 4800              		.loc 2 1799 0 discriminator 2
 4801 010c 9AB2     		uxth	r2, r3
 4802 010e 3B6A     		ldr	r3, [r7, #32]
 4803 0110 62F31F43 		bfi	r3, r2, #16, #16
 4804 0114 3B62     		str	r3, [r7, #32]
1801:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_DEBUGPL(DBG_CIL,
1802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    "initial dtxfsiz[%d]=%08x\n", i,
1803:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    DWC_READ_REG32(&global_regs->dtxfsiz
1804:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							   [i]));
1805:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 4805              		.loc 2 1805 0 discriminator 2
 4806 0116 FB6C     		ldr	r3, [r7, #76]
 4807 0118 03F14003 		add	r3, r3, #64
 4808 011c 4FEA8303 		lsl	r3, r3, #2
 4809 0120 BA6C     		ldr	r2, [r7, #72]
 4810 0122 D318     		adds	r3, r2, r3
 4811 0124 03F10402 		add	r2, r3, #4
 4812 0128 3B6A     		ldr	r3, [r7, #32]
 4813 012a 1046     		mov	r0, r2
 4814 012c 1946     		mov	r1, r3
 4815 012e FFF7FEFF 		bl	DWC_WRITE_REG32
1806:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						ptxfifosize.d32);
1807:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_DEBUGPL(DBG_CIL, "new dtxfsiz[%d]=%08x\n",
1808:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    i,
1809:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    DWC_READ_REG32(&global_regs->dtxfsiz
1810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							   [i]));
1811:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				ptxfifosize.b.startaddr += ptxfifosize.b.depth;
 4816              		.loc 2 1811 0 discriminator 2
 4817 0132 3A8C     		ldrh	r2, [r7, #32]
 4818 0134 7B8C     		ldrh	r3, [r7, #34]
 4819 0136 D318     		adds	r3, r2, r3
 4820 0138 9BB2     		uxth	r3, r3
 4821 013a 3B84     		strh	r3, [r7, #32]	@ unaligned
1798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 4822              		.loc 2 1798 0 discriminator 2
 4823 013c FB6C     		ldr	r3, [r7, #76]
 4824 013e 03F10103 		add	r3, r3, #1
 4825 0142 FB64     		str	r3, [r7, #76]
 4826              	.L173:
1798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 4827              		.loc 2 1798 0 is_stmt 0 discriminator 1
 4828 0144 7B68     		ldr	r3, [r7, #4]
 4829 0146 93F85830 		ldrb	r3, [r3, #88]
 4830 014a C3F30303 		ubfx	r3, r3, #0, #4
 4831 014e DBB2     		uxtb	r3, r3
 4832 0150 1A46     		mov	r2, r3
 4833 0152 FB6C     		ldr	r3, [r7, #76]
 4834 0154 9A42     		cmp	r2, r3
 4835 0156 D3DC     		bgt	.L174
1798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 4836              		.loc 2 1798 0
 4837 0158 47E0     		b	.L171
 4838              	.L172:
1812:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
1813:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
1814:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/*
1815:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * Tx FIFOs These FIFOs are numbered from 1 to 15.
1816:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * Indexes of the FIFO size module parameters in the
1817:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * dev_tx_fifo_size array and the FIFO size registers in
1818:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * the dtxfsiz array run from 0 to 14.
1819:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
1820:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1821:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Non-periodic Tx FIFO */
1822:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
1823:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    DWC_READ_REG32(&global_regs->gnptxfsiz));
1824:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1825:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_CFI
1826:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->pwron_gnptxfsiz =
1827:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
1828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			core_if->init_gnptxfsiz =
1829:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    params->dev_nperio_tx_fifo_size;
1830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 4839              		.loc 2 1831 0 is_stmt 1
 4840 015a 3B6C     		ldr	r3, [r7, #64]
 4841 015c DB6A     		ldr	r3, [r3, #44]
 4842 015e 9AB2     		uxth	r2, r3
 4843 0160 FB6A     		ldr	r3, [r7, #44]
 4844 0162 62F31F43 		bfi	r3, r2, #16, #16
 4845 0166 FB62     		str	r3, [r7, #44]
1832:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 4846              		.loc 2 1832 0
 4847 0168 3B6C     		ldr	r3, [r7, #64]
 4848 016a 9B6A     		ldr	r3, [r3, #40]
 4849 016c 9BB2     		uxth	r3, r3
 4850 016e BB85     		strh	r3, [r7, #44]	@ unaligned
1833:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1834:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 4851              		.loc 2 1834 0
 4852 0170 BB6C     		ldr	r3, [r7, #72]
 4853 0172 03F12802 		add	r2, r3, #40
 4854 0176 FB6A     		ldr	r3, [r7, #44]
 4855 0178 1046     		mov	r0, r2
 4856 017a 1946     		mov	r1, r3
 4857 017c FFF7FEFF 		bl	DWC_WRITE_REG32
1835:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					nptxfifosize.d32);
1836:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1837:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
1838:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    DWC_READ_REG32(&global_regs->gnptxfsiz));
1839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			txfifosize.b.startaddr =
1841:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 4858              		.loc 2 1841 0
 4859 0180 BA8D     		ldrh	r2, [r7, #44]
 4860 0182 FB8D     		ldrh	r3, [r7, #46]
1840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			txfifosize.b.startaddr =
 4861              		.loc 2 1840 0
 4862 0184 D318     		adds	r3, r2, r3
 4863 0186 9BB2     		uxth	r3, r3
 4864 0188 3B85     		strh	r3, [r7, #40]	@ unaligned
1842:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 4865              		.loc 2 1843 0
 4866 018a 4FF00003 		mov	r3, #0
 4867 018e FB64     		str	r3, [r7, #76]
 4868 0190 21E0     		b	.L175
 4869              	.L176:
1844:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				txfifosize.b.depth =
1846:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    params->dev_tx_fifo_size[i];
 4870              		.loc 2 1846 0 discriminator 2
 4871 0192 3B6C     		ldr	r3, [r7, #64]
 4872 0194 FA6C     		ldr	r2, [r7, #76]
 4873 0196 02F12A02 		add	r2, r2, #42
 4874 019a 53F82230 		ldr	r3, [r3, r2, lsl #2]
1845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				txfifosize.b.depth =
 4875              		.loc 2 1845 0 discriminator 2
 4876 019e 9AB2     		uxth	r2, r3
 4877 01a0 BB6A     		ldr	r3, [r7, #40]
 4878 01a2 62F31F43 		bfi	r3, r2, #16, #16
 4879 01a6 BB62     		str	r3, [r7, #40]
1847:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1848:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_DEBUGPL(DBG_CIL,
1849:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    "initial dtxfsiz[%d]=%08x\n",
1850:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    i,
1851:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    DWC_READ_REG32(&global_regs->dtxfsiz
1852:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							   [i]));
1853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1854:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_CFI
1855:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->pwron_txfsiz[i] =
1856:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    (DWC_READ_REG32
1857:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				     (&global_regs->dtxfsiz[i]) >> 16);
1858:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->init_txfsiz[i] =
1859:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    params->dev_tx_fifo_size[i];
1860:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
1861:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 4880              		.loc 2 1861 0 discriminator 2
 4881 01a8 FB6C     		ldr	r3, [r7, #76]
 4882 01aa 03F14003 		add	r3, r3, #64
 4883 01ae 4FEA8303 		lsl	r3, r3, #2
 4884 01b2 BA6C     		ldr	r2, [r7, #72]
 4885 01b4 D318     		adds	r3, r2, r3
 4886 01b6 03F10402 		add	r2, r3, #4
 4887 01ba BB6A     		ldr	r3, [r7, #40]
 4888 01bc 1046     		mov	r0, r2
 4889 01be 1946     		mov	r1, r3
 4890 01c0 FFF7FEFF 		bl	DWC_WRITE_REG32
1862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						txfifosize.d32);
1863:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1864:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_DEBUGPL(DBG_CIL,
1865:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    "new dtxfsiz[%d]=%08x\n",
1866:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    i,
1867:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    DWC_READ_REG32(&global_regs->dtxfsiz
1868:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							   [i]));
1869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1870:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				txfifosize.b.startaddr += txfifosize.b.depth;
 4891              		.loc 2 1870 0 discriminator 2
 4892 01c4 3A8D     		ldrh	r2, [r7, #40]
 4893 01c6 7B8D     		ldrh	r3, [r7, #42]
 4894 01c8 D318     		adds	r3, r2, r3
 4895 01ca 9BB2     		uxth	r3, r3
 4896 01cc 3B85     		strh	r3, [r7, #40]	@ unaligned
1843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 4897              		.loc 2 1843 0 discriminator 2
 4898 01ce FB6C     		ldr	r3, [r7, #76]
 4899 01d0 03F10103 		add	r3, r3, #1
 4900 01d4 FB64     		str	r3, [r7, #76]
 4901              	.L175:
1843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 4902              		.loc 2 1843 0 is_stmt 0 discriminator 1
 4903 01d6 7B68     		ldr	r3, [r7, #4]
 4904 01d8 93F85B30 		ldrb	r3, [r3, #91]
 4905 01dc C3F38303 		ubfx	r3, r3, #2, #4
 4906 01e0 DBB2     		uxtb	r3, r3
 4907 01e2 1A46     		mov	r2, r3
 4908 01e4 FB6C     		ldr	r3, [r7, #76]
 4909 01e6 9A42     		cmp	r2, r3
 4910 01e8 D3DC     		bgt	.L176
 4911              	.L171:
1871:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
1872:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1873:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1874:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1875:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Calculating DFIFOCFG for Device mode to include RxFIFO and NPTXFIFO */
1876:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 4912              		.loc 2 1876 0 is_stmt 1
 4913 01ea BB6C     		ldr	r3, [r7, #72]
 4914 01ec 03F15C03 		add	r3, r3, #92
 4915 01f0 1846     		mov	r0, r3
 4916 01f2 FFF7FEFF 		bl	DWC_READ_REG32
 4917 01f6 0346     		mov	r3, r0
 4918 01f8 FB61     		str	r3, [r7, #28]
1877:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//hwcfg3.d32 = DWC_READ_REG32(&global_regs->ghwcfg3);
1878:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gdfifocfg.b.gdfifocfg = (DWC_READ_REG32(&global_regs->ghwcfg3) >> 16);
 4919              		.loc 2 1878 0
 4920 01fa BB6C     		ldr	r3, [r7, #72]
 4921 01fc 03F14C03 		add	r3, r3, #76
 4922 0200 1846     		mov	r0, r3
 4923 0202 FFF7FEFF 		bl	DWC_READ_REG32
 4924 0206 0346     		mov	r3, r0
 4925 0208 4FEA1343 		lsr	r3, r3, #16
 4926 020c 9BB2     		uxth	r3, r3
 4927 020e BB83     		strh	r3, [r7, #28]	@ unaligned
1879:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 4928              		.loc 2 1879 0
 4929 0210 BB6C     		ldr	r3, [r7, #72]
 4930 0212 03F15C02 		add	r2, r3, #92
 4931 0216 FB69     		ldr	r3, [r7, #28]
 4932 0218 1046     		mov	r0, r2
 4933 021a 1946     		mov	r1, r3
 4934 021c FFF7FEFF 		bl	DWC_WRITE_REG32
1880:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 4935              		.loc 2 1880 0
 4936 0220 BB6C     		ldr	r3, [r7, #72]
 4937 0222 03F12403 		add	r3, r3, #36
 4938 0226 1846     		mov	r0, r3
 4939 0228 FFF7FEFF 		bl	DWC_READ_REG32
 4940 022c 0346     		mov	r3, r0
 4941 022e 7B87     		strh	r3, [r7, #58]	@ movhi
1881:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 4942              		.loc 2 1881 0
 4943 0230 BB6C     		ldr	r3, [r7, #72]
 4944 0232 03F12803 		add	r3, r3, #40
 4945 0236 1846     		mov	r0, r3
 4946 0238 FFF7FEFF 		bl	DWC_READ_REG32
 4947 023c 0346     		mov	r3, r0
 4948 023e 4FEA1343 		lsr	r3, r3, #16
 4949 0242 3B87     		strh	r3, [r7, #56]	@ movhi
1882:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz;
 4950              		.loc 2 1882 0
 4951 0244 7A8F     		ldrh	r2, [r7, #58]	@ movhi
 4952 0246 3B8F     		ldrh	r3, [r7, #56]	@ movhi
 4953 0248 D318     		adds	r3, r2, r3
 4954 024a 9AB2     		uxth	r2, r3
 4955 024c FB69     		ldr	r3, [r7, #28]
 4956 024e 62F31F43 		bfi	r3, r2, #16, #16
 4957 0252 FB61     		str	r3, [r7, #28]
1883:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 4958              		.loc 2 1883 0
 4959 0254 BB6C     		ldr	r3, [r7, #72]
 4960 0256 03F15C02 		add	r2, r3, #92
 4961 025a FB69     		ldr	r3, [r7, #28]
 4962 025c 1046     		mov	r0, r2
 4963 025e 1946     		mov	r1, r3
 4964 0260 FFF7FEFF 		bl	DWC_WRITE_REG32
1884:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1885:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Flush the FIFOs */
1886:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_flush_tx_fifo(core_if, 0x10);	/* all Tx FIFOs */
 4965              		.loc 2 1886 0
 4966 0264 7868     		ldr	r0, [r7, #4]
 4967 0266 4FF01001 		mov	r1, #16
 4968 026a FFF7FEFF 		bl	dwc_otg_flush_tx_fifo
1887:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_flush_rx_fifo(core_if);
 4969              		.loc 2 1887 0
 4970 026e 7868     		ldr	r0, [r7, #4]
 4971 0270 FFF7FEFF 		bl	dwc_otg_flush_rx_fifo
1888:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1889:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Flush the Learning Queue. */
1890:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	resetctl.b.intknqflsh = 1;
 4972              		.loc 2 1890 0
 4973 0274 3B6B     		ldr	r3, [r7, #48]
 4974 0276 43F00803 		orr	r3, r3, #8
 4975 027a 3B63     		str	r3, [r7, #48]
1891:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->grstctl, resetctl.d32);
 4976              		.loc 2 1891 0
 4977 027c 7B68     		ldr	r3, [r7, #4]
 4978 027e 5B68     		ldr	r3, [r3, #4]
 4979 0280 03F11002 		add	r2, r3, #16
 4980 0284 3B6B     		ldr	r3, [r7, #48]
 4981 0286 1046     		mov	r0, r2
 4982 0288 1946     		mov	r1, r3
 4983 028a FFF7FEFF 		bl	DWC_WRITE_REG32
1892:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear all pending Device Interrupts */
1894:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/** @todo - if the condition needed to be checked
1895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 *  or in any case all pending interrutps should be cleared?
1896:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****      */
1897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->multiproc_int_enable) {
 4984              		.loc 2 1897 0
 4985 028e 7B68     		ldr	r3, [r7, #4]
 4986 0290 93F84930 		ldrb	r3, [r3, #73]	@ zero_extendqisi2
 4987 0294 002B     		cmp	r3, #0
 4988 0296 4CD0     		beq	.L177
1898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 4989              		.loc 2 1898 0
 4990 0298 4FF00003 		mov	r3, #0
 4991 029c FB64     		str	r3, [r7, #76]
 4992 029e 10E0     		b	.L178
 4993              	.L179:
1899:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&dev_if->
 4994              		.loc 2 1899 0 discriminator 2
 4995 02a0 7B6C     		ldr	r3, [r7, #68]
 4996 02a2 1A68     		ldr	r2, [r3, #0]
 4997 02a4 FB6C     		ldr	r3, [r7, #76]
 4998 02a6 03F11003 		add	r3, r3, #16
 4999 02aa 4FEA8303 		lsl	r3, r3, #2
 5000 02ae D318     		adds	r3, r2, r3
 5001 02b0 1846     		mov	r0, r3
 5002 02b2 4FF00001 		mov	r1, #0
 5003 02b6 FFF7FEFF 		bl	DWC_WRITE_REG32
1898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 5004              		.loc 2 1898 0 discriminator 2
 5005 02ba FB6C     		ldr	r3, [r7, #76]
 5006 02bc 03F10103 		add	r3, r3, #1
 5007 02c0 FB64     		str	r3, [r7, #76]
 5008              	.L178:
1898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 5009              		.loc 2 1898 0 is_stmt 0 discriminator 1
 5010 02c2 7B68     		ldr	r3, [r7, #4]
 5011 02c4 9B68     		ldr	r3, [r3, #8]
 5012 02c6 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 5013 02ca 1A46     		mov	r2, r3
 5014 02cc FB6C     		ldr	r3, [r7, #76]
 5015 02ce 9A42     		cmp	r2, r3
 5016 02d0 E6DC     		bgt	.L179
1900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dev_global_regs->diepeachintmsk[i], 0);
1901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 5017              		.loc 2 1903 0 is_stmt 1
 5018 02d2 4FF00003 		mov	r3, #0
 5019 02d6 FB64     		str	r3, [r7, #76]
 5020 02d8 10E0     		b	.L180
 5021              	.L181:
1904:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&dev_if->
 5022              		.loc 2 1904 0 discriminator 2
 5023 02da 7B6C     		ldr	r3, [r7, #68]
 5024 02dc 1A68     		ldr	r2, [r3, #0]
 5025 02de FB6C     		ldr	r3, [r7, #76]
 5026 02e0 03F11803 		add	r3, r3, #24
 5027 02e4 4FEA8303 		lsl	r3, r3, #2
 5028 02e8 D318     		adds	r3, r2, r3
 5029 02ea 1846     		mov	r0, r3
 5030 02ec 4FF00001 		mov	r1, #0
 5031 02f0 FFF7FEFF 		bl	DWC_WRITE_REG32
1903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 5032              		.loc 2 1903 0 discriminator 2
 5033 02f4 FB6C     		ldr	r3, [r7, #76]
 5034 02f6 03F10103 		add	r3, r3, #1
 5035 02fa FB64     		str	r3, [r7, #76]
 5036              	.L180:
1903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 5037              		.loc 2 1903 0 is_stmt 0 discriminator 1
 5038 02fc 7B68     		ldr	r3, [r7, #4]
 5039 02fe 9B68     		ldr	r3, [r3, #8]
 5040 0300 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 5041 0304 1A46     		mov	r2, r3
 5042 0306 FB6C     		ldr	r3, [r7, #76]
 5043 0308 9A42     		cmp	r2, r3
 5044 030a E6DC     		bgt	.L181
1905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dev_global_regs->doepeachintmsk[i], 0);
1906:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1907:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1908:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachint, 0xFFFFFFFF);
 5045              		.loc 2 1908 0 is_stmt 1
 5046 030c 7B6C     		ldr	r3, [r7, #68]
 5047 030e 1B68     		ldr	r3, [r3, #0]
 5048 0310 03F13803 		add	r3, r3, #56
 5049 0314 1846     		mov	r0, r3
 5050 0316 4FF0FF31 		mov	r1, #-1
 5051 031a FFF7FEFF 		bl	DWC_WRITE_REG32
1909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachintmsk, 0);
 5052              		.loc 2 1909 0
 5053 031e 7B6C     		ldr	r3, [r7, #68]
 5054 0320 1B68     		ldr	r3, [r3, #0]
 5055 0322 03F13C03 		add	r3, r3, #60
 5056 0326 1846     		mov	r0, r3
 5057 0328 4FF00001 		mov	r1, #0
 5058 032c FFF7FEFF 		bl	DWC_WRITE_REG32
 5059 0330 23E0     		b	.L182
 5060              	.L177:
1910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
1911:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepmsk, 0);
 5061              		.loc 2 1911 0
 5062 0332 7B6C     		ldr	r3, [r7, #68]
 5063 0334 1B68     		ldr	r3, [r3, #0]
 5064 0336 03F11003 		add	r3, r3, #16
 5065 033a 1846     		mov	r0, r3
 5066 033c 4FF00001 		mov	r1, #0
 5067 0340 FFF7FEFF 		bl	DWC_WRITE_REG32
1912:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, 0);
 5068              		.loc 2 1912 0
 5069 0344 7B6C     		ldr	r3, [r7, #68]
 5070 0346 1B68     		ldr	r3, [r3, #0]
 5071 0348 03F11403 		add	r3, r3, #20
 5072 034c 1846     		mov	r0, r3
 5073 034e 4FF00001 		mov	r1, #0
 5074 0352 FFF7FEFF 		bl	DWC_WRITE_REG32
1913:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->dev_global_regs->daint, 0xFFFFFFFF);
 5075              		.loc 2 1913 0
 5076 0356 7B6C     		ldr	r3, [r7, #68]
 5077 0358 1B68     		ldr	r3, [r3, #0]
 5078 035a 03F11803 		add	r3, r3, #24
 5079 035e 1846     		mov	r0, r3
 5080 0360 4FF0FF31 		mov	r1, #-1
 5081 0364 FFF7FEFF 		bl	DWC_WRITE_REG32
1914:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk, 0);
 5082              		.loc 2 1914 0
 5083 0368 7B6C     		ldr	r3, [r7, #68]
 5084 036a 1B68     		ldr	r3, [r3, #0]
 5085 036c 03F11C03 		add	r3, r3, #28
 5086 0370 1846     		mov	r0, r3
 5087 0372 4FF00001 		mov	r1, #0
 5088 0376 FFF7FEFF 		bl	DWC_WRITE_REG32
 5089              	.L182:
1915:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1916:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= dev_if->num_in_eps; i++) {
 5090              		.loc 2 1917 0
 5091 037a 4FF00003 		mov	r3, #0
 5092 037e FB64     		str	r3, [r7, #76]
 5093 0380 56E0     		b	.L183
 5094              	.L186:
 5095              	.LBB10:
1918:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl_data_t depctl;
1919:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
 5096              		.loc 2 1919 0
 5097 0382 7A6C     		ldr	r2, [r7, #68]
 5098 0384 FB6C     		ldr	r3, [r7, #76]
 5099 0386 4FEA8303 		lsl	r3, r3, #2
 5100 038a D318     		adds	r3, r2, r3
 5101 038c 5B68     		ldr	r3, [r3, #4]
 5102 038e 1846     		mov	r0, r3
 5103 0390 FFF7FEFF 		bl	DWC_READ_REG32
 5104 0394 0346     		mov	r3, r0
 5105 0396 BB61     		str	r3, [r7, #24]
1920:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (depctl.b.epena) {
 5106              		.loc 2 1920 0
 5107 0398 FB7E     		ldrb	r3, [r7, #27]	@ zero_extendqisi2
 5108 039a 23F07F03 		bic	r3, r3, #127
 5109 039e DBB2     		uxtb	r3, r3
 5110 03a0 002B     		cmp	r3, #0
 5111 03a2 0BD0     		beq	.L184
1921:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.d32 = 0;
 5112              		.loc 2 1921 0
 5113 03a4 4FF00003 		mov	r3, #0
 5114 03a8 BB61     		str	r3, [r7, #24]
1922:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.epdis = 1;
 5115              		.loc 2 1922 0
 5116 03aa BB69     		ldr	r3, [r7, #24]
 5117 03ac 43F08043 		orr	r3, r3, #1073741824
 5118 03b0 BB61     		str	r3, [r7, #24]
1923:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.snak = 1;
 5119              		.loc 2 1923 0
 5120 03b2 BB69     		ldr	r3, [r7, #24]
 5121 03b4 43F00063 		orr	r3, r3, #134217728
 5122 03b8 BB61     		str	r3, [r7, #24]
 5123 03ba 02E0     		b	.L185
 5124              	.L184:
1924:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
1925:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.d32 = 0;
 5125              		.loc 2 1925 0
 5126 03bc 4FF00003 		mov	r3, #0
 5127 03c0 BB61     		str	r3, [r7, #24]
 5128              	.L185:
1926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1927:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1928:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl, depctl.d32);
 5129              		.loc 2 1928 0
 5130 03c2 7A6C     		ldr	r2, [r7, #68]
 5131 03c4 FB6C     		ldr	r3, [r7, #76]
 5132 03c6 4FEA8303 		lsl	r3, r3, #2
 5133 03ca D318     		adds	r3, r2, r3
 5134 03cc 5B68     		ldr	r3, [r3, #4]
 5135 03ce 1A46     		mov	r2, r3
 5136 03d0 BB69     		ldr	r3, [r7, #24]
 5137 03d2 1046     		mov	r0, r2
 5138 03d4 1946     		mov	r1, r3
 5139 03d6 FFF7FEFF 		bl	DWC_WRITE_REG32
1929:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1930:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
 5140              		.loc 2 1930 0
 5141 03da 7A6C     		ldr	r2, [r7, #68]
 5142 03dc FB6C     		ldr	r3, [r7, #76]
 5143 03de 4FEA8303 		lsl	r3, r3, #2
 5144 03e2 D318     		adds	r3, r2, r3
 5145 03e4 5B68     		ldr	r3, [r3, #4]
 5146 03e6 03F11003 		add	r3, r3, #16
 5147 03ea 1846     		mov	r0, r3
 5148 03ec 4FF00001 		mov	r1, #0
 5149 03f0 FFF7FEFF 		bl	DWC_WRITE_REG32
1931:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
 5150              		.loc 2 1931 0
 5151 03f4 7A6C     		ldr	r2, [r7, #68]
 5152 03f6 FB6C     		ldr	r3, [r7, #76]
 5153 03f8 4FEA8303 		lsl	r3, r3, #2
 5154 03fc D318     		adds	r3, r2, r3
 5155 03fe 5B68     		ldr	r3, [r3, #4]
 5156 0400 03F11403 		add	r3, r3, #20
 5157 0404 1846     		mov	r0, r3
 5158 0406 4FF00001 		mov	r1, #0
 5159 040a FFF7FEFF 		bl	DWC_WRITE_REG32
1932:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
 5160              		.loc 2 1932 0
 5161 040e 7A6C     		ldr	r2, [r7, #68]
 5162 0410 FB6C     		ldr	r3, [r7, #76]
 5163 0412 4FEA8303 		lsl	r3, r3, #2
 5164 0416 D318     		adds	r3, r2, r3
 5165 0418 5B68     		ldr	r3, [r3, #4]
 5166 041a 03F10803 		add	r3, r3, #8
 5167 041e 1846     		mov	r0, r3
 5168 0420 4FF0FF01 		mov	r1, #255
 5169 0424 FFF7FEFF 		bl	DWC_WRITE_REG32
 5170              	.LBE10:
1917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= dev_if->num_in_eps; i++) {
 5171              		.loc 2 1917 0
 5172 0428 FB6C     		ldr	r3, [r7, #76]
 5173 042a 03F10103 		add	r3, r3, #1
 5174 042e FB64     		str	r3, [r7, #76]
 5175              	.L183:
1917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= dev_if->num_in_eps; i++) {
 5176              		.loc 2 1917 0 is_stmt 0 discriminator 1
 5177 0430 7B6C     		ldr	r3, [r7, #68]
 5178 0432 93F84530 		ldrb	r3, [r3, #69]	@ zero_extendqisi2
 5179 0436 1A46     		mov	r2, r3
 5180 0438 FB6C     		ldr	r3, [r7, #76]
 5181 043a 9A42     		cmp	r2, r3
 5182 043c A1DA     		bge	.L186
1933:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= dev_if->num_out_eps; i++) {
 5183              		.loc 2 1935 0 is_stmt 1
 5184 043e 4FF00003 		mov	r3, #0
 5185 0442 FB64     		str	r3, [r7, #76]
 5186 0444 60E0     		b	.L187
 5187              	.L190:
 5188              	.LBB11:
1936:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl_data_t depctl;
1937:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[i]->doepctl);
 5189              		.loc 2 1937 0
 5190 0446 7A6C     		ldr	r2, [r7, #68]
 5191 0448 FB6C     		ldr	r3, [r7, #76]
 5192 044a 03F10803 		add	r3, r3, #8
 5193 044e 4FEA8303 		lsl	r3, r3, #2
 5194 0452 D318     		adds	r3, r2, r3
 5195 0454 5B68     		ldr	r3, [r3, #4]
 5196 0456 1846     		mov	r0, r3
 5197 0458 FFF7FEFF 		bl	DWC_READ_REG32
 5198 045c 0346     		mov	r3, r0
 5199 045e 7B61     		str	r3, [r7, #20]
1938:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (depctl.b.epena) {
 5200              		.loc 2 1938 0
 5201 0460 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 5202 0462 23F07F03 		bic	r3, r3, #127
 5203 0466 DBB2     		uxtb	r3, r3
 5204 0468 002B     		cmp	r3, #0
 5205 046a 0BD0     		beq	.L188
1939:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.d32 = 0;
 5206              		.loc 2 1939 0
 5207 046c 4FF00003 		mov	r3, #0
 5208 0470 7B61     		str	r3, [r7, #20]
1940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.epdis = 1;
 5209              		.loc 2 1940 0
 5210 0472 7B69     		ldr	r3, [r7, #20]
 5211 0474 43F08043 		orr	r3, r3, #1073741824
 5212 0478 7B61     		str	r3, [r7, #20]
1941:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.snak = 1;
 5213              		.loc 2 1941 0
 5214 047a 7B69     		ldr	r3, [r7, #20]
 5215 047c 43F00063 		orr	r3, r3, #134217728
 5216 0480 7B61     		str	r3, [r7, #20]
 5217 0482 02E0     		b	.L189
 5218              	.L188:
1942:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
1943:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.d32 = 0;
 5219              		.loc 2 1943 0
 5220 0484 4FF00003 		mov	r3, #0
 5221 0488 7B61     		str	r3, [r7, #20]
 5222              	.L189:
1944:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1945:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1946:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, depctl.d32);
 5223              		.loc 2 1946 0
 5224 048a 7A6C     		ldr	r2, [r7, #68]
 5225 048c FB6C     		ldr	r3, [r7, #76]
 5226 048e 03F10803 		add	r3, r3, #8
 5227 0492 4FEA8303 		lsl	r3, r3, #2
 5228 0496 D318     		adds	r3, r2, r3
 5229 0498 5B68     		ldr	r3, [r3, #4]
 5230 049a 1A46     		mov	r2, r3
 5231 049c 7B69     		ldr	r3, [r7, #20]
 5232 049e 1046     		mov	r0, r2
 5233 04a0 1946     		mov	r1, r3
 5234 04a2 FFF7FEFF 		bl	DWC_WRITE_REG32
1947:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doeptsiz, 0);
 5235              		.loc 2 1948 0
 5236 04a6 7A6C     		ldr	r2, [r7, #68]
 5237 04a8 FB6C     		ldr	r3, [r7, #76]
 5238 04aa 03F10803 		add	r3, r3, #8
 5239 04ae 4FEA8303 		lsl	r3, r3, #2
 5240 04b2 D318     		adds	r3, r2, r3
 5241 04b4 5B68     		ldr	r3, [r3, #4]
 5242 04b6 03F11003 		add	r3, r3, #16
 5243 04ba 1846     		mov	r0, r3
 5244 04bc 4FF00001 		mov	r1, #0
 5245 04c0 FFF7FEFF 		bl	DWC_WRITE_REG32
1949:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepdma, 0);
 5246              		.loc 2 1949 0
 5247 04c4 7A6C     		ldr	r2, [r7, #68]
 5248 04c6 FB6C     		ldr	r3, [r7, #76]
 5249 04c8 03F10803 		add	r3, r3, #8
 5250 04cc 4FEA8303 		lsl	r3, r3, #2
 5251 04d0 D318     		adds	r3, r2, r3
 5252 04d2 5B68     		ldr	r3, [r3, #4]
 5253 04d4 03F11403 		add	r3, r3, #20
 5254 04d8 1846     		mov	r0, r3
 5255 04da 4FF00001 		mov	r1, #0
 5256 04de FFF7FEFF 		bl	DWC_WRITE_REG32
1950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepint, 0xFF);
 5257              		.loc 2 1950 0
 5258 04e2 7A6C     		ldr	r2, [r7, #68]
 5259 04e4 FB6C     		ldr	r3, [r7, #76]
 5260 04e6 03F10803 		add	r3, r3, #8
 5261 04ea 4FEA8303 		lsl	r3, r3, #2
 5262 04ee D318     		adds	r3, r2, r3
 5263 04f0 5B68     		ldr	r3, [r3, #4]
 5264 04f2 03F10803 		add	r3, r3, #8
 5265 04f6 1846     		mov	r0, r3
 5266 04f8 4FF0FF01 		mov	r1, #255
 5267 04fc FFF7FEFF 		bl	DWC_WRITE_REG32
 5268              	.LBE11:
1935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= dev_if->num_out_eps; i++) {
 5269              		.loc 2 1935 0
 5270 0500 FB6C     		ldr	r3, [r7, #76]
 5271 0502 03F10103 		add	r3, r3, #1
 5272 0506 FB64     		str	r3, [r7, #76]
 5273              	.L187:
1935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= dev_if->num_out_eps; i++) {
 5274              		.loc 2 1935 0 is_stmt 0 discriminator 1
 5275 0508 7B6C     		ldr	r3, [r7, #68]
 5276 050a 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 5277 050e 1A46     		mov	r2, r3
 5278 0510 FB6C     		ldr	r3, [r7, #76]
 5279 0512 9A42     		cmp	r2, r3
 5280 0514 97DA     		bge	.L190
1951:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->en_multiple_tx_fifo && core_if->dma_enable) {
 5281              		.loc 2 1953 0 is_stmt 1
 5282 0516 7B68     		ldr	r3, [r7, #4]
 5283 0518 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 5284 051c 002B     		cmp	r3, #0
 5285 051e 00F08B80 		beq	.L191
 5286              		.loc 2 1953 0 is_stmt 0 discriminator 1
 5287 0522 7B68     		ldr	r3, [r7, #4]
 5288 0524 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 5289 0528 002B     		cmp	r3, #0
 5290 052a 00F08580 		beq	.L191
1954:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->non_iso_tx_thr_en = params->thr_ctl & 0x1;
 5291              		.loc 2 1954 0 is_stmt 1
 5292 052e 3B6C     		ldr	r3, [r7, #64]
 5293 0530 D3F8E430 		ldr	r3, [r3, #228]
 5294 0534 9BB2     		uxth	r3, r3
 5295 0536 03F00103 		and	r3, r3, #1
 5296 053a 9AB2     		uxth	r2, r3
 5297 053c 7B6C     		ldr	r3, [r7, #68]
 5298 053e A3F88820 		strh	r2, [r3, #136]	@ movhi
1955:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->iso_tx_thr_en = (params->thr_ctl >> 1) & 0x1;
 5299              		.loc 2 1955 0
 5300 0542 3B6C     		ldr	r3, [r7, #64]
 5301 0544 D3F8E430 		ldr	r3, [r3, #228]
 5302 0548 4FEA5303 		lsr	r3, r3, #1
 5303 054c 9BB2     		uxth	r3, r3
 5304 054e 03F00103 		and	r3, r3, #1
 5305 0552 9AB2     		uxth	r2, r3
 5306 0554 7B6C     		ldr	r3, [r7, #68]
 5307 0556 A3F88620 		strh	r2, [r3, #134]	@ movhi
1956:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->rx_thr_en = (params->thr_ctl >> 2) & 0x1;
 5308              		.loc 2 1956 0
 5309 055a 3B6C     		ldr	r3, [r7, #64]
 5310 055c D3F8E430 		ldr	r3, [r3, #228]
 5311 0560 4FEA9303 		lsr	r3, r3, #2
 5312 0564 9BB2     		uxth	r3, r3
 5313 0566 03F00103 		and	r3, r3, #1
 5314 056a 9AB2     		uxth	r2, r3
 5315 056c 7B6C     		ldr	r3, [r7, #68]
 5316 056e A3F88420 		strh	r2, [r3, #132]	@ movhi
1957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1958:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->rx_thr_length = params->rx_thr_length;
 5317              		.loc 2 1958 0
 5318 0572 3B6C     		ldr	r3, [r7, #64]
 5319 0574 D3F8EC30 		ldr	r3, [r3, #236]
 5320 0578 9AB2     		uxth	r2, r3
 5321 057a 7B6C     		ldr	r3, [r7, #68]
 5322 057c A3F88A20 		strh	r2, [r3, #138]	@ movhi
1959:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->tx_thr_length = params->tx_thr_length;
 5323              		.loc 2 1959 0
 5324 0580 3B6C     		ldr	r3, [r7, #64]
 5325 0582 D3F8E830 		ldr	r3, [r3, #232]
 5326 0586 9AB2     		uxth	r2, r3
 5327 0588 7B6C     		ldr	r3, [r7, #68]
 5328 058a A3F88C20 		strh	r2, [r3, #140]	@ movhi
1960:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1961:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dev_if->setup_desc_index = 0;
 5329              		.loc 2 1961 0
 5330 058e 7B6C     		ldr	r3, [r7, #68]
 5331 0590 4FF00002 		mov	r2, #0
 5332 0594 C3F8A420 		str	r2, [r3, #164]
1962:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1963:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dthrctl.d32 = 0;
 5333              		.loc 2 1963 0
 5334 0598 4FF00003 		mov	r3, #0
 5335 059c 7B62     		str	r3, [r7, #36]
1964:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dthrctl.b.non_iso_thr_en = dev_if->non_iso_tx_thr_en;
 5336              		.loc 2 1964 0
 5337 059e 7B6C     		ldr	r3, [r7, #68]
 5338 05a0 B3F88830 		ldrh	r3, [r3, #136]
 5339 05a4 DBB2     		uxtb	r3, r3
 5340 05a6 03F00103 		and	r3, r3, #1
 5341 05aa DAB2     		uxtb	r2, r3
 5342 05ac 7B6A     		ldr	r3, [r7, #36]
 5343 05ae 62F30003 		bfi	r3, r2, #0, #1
 5344 05b2 7B62     		str	r3, [r7, #36]
1965:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dthrctl.b.iso_thr_en = dev_if->iso_tx_thr_en;
 5345              		.loc 2 1965 0
 5346 05b4 7B6C     		ldr	r3, [r7, #68]
 5347 05b6 B3F88630 		ldrh	r3, [r3, #134]
 5348 05ba DBB2     		uxtb	r3, r3
 5349 05bc 03F00103 		and	r3, r3, #1
 5350 05c0 DAB2     		uxtb	r2, r3
 5351 05c2 7B6A     		ldr	r3, [r7, #36]
 5352 05c4 62F34103 		bfi	r3, r2, #1, #1
 5353 05c8 7B62     		str	r3, [r7, #36]
1966:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dthrctl.b.tx_thr_len = dev_if->tx_thr_length;
 5354              		.loc 2 1966 0
 5355 05ca 7B6C     		ldr	r3, [r7, #68]
 5356 05cc B3F88C30 		ldrh	r3, [r3, #140]
 5357 05d0 4FEAC353 		lsl	r3, r3, #23
 5358 05d4 4FEAD353 		lsr	r3, r3, #23
 5359 05d8 9AB2     		uxth	r2, r3
 5360 05da 7B6A     		ldr	r3, [r7, #36]
 5361 05dc 62F38A03 		bfi	r3, r2, #2, #9
 5362 05e0 7B62     		str	r3, [r7, #36]
1967:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dthrctl.b.rx_thr_en = dev_if->rx_thr_en;
 5363              		.loc 2 1967 0
 5364 05e2 7B6C     		ldr	r3, [r7, #68]
 5365 05e4 B3F88430 		ldrh	r3, [r3, #132]
 5366 05e8 DBB2     		uxtb	r3, r3
 5367 05ea 03F00103 		and	r3, r3, #1
 5368 05ee DAB2     		uxtb	r2, r3
 5369 05f0 7B6A     		ldr	r3, [r7, #36]
 5370 05f2 62F31043 		bfi	r3, r2, #16, #1
 5371 05f6 7B62     		str	r3, [r7, #36]
1968:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dthrctl.b.rx_thr_len = dev_if->rx_thr_length;
 5372              		.loc 2 1968 0
 5373 05f8 7B6C     		ldr	r3, [r7, #68]
 5374 05fa B3F88A30 		ldrh	r3, [r3, #138]
 5375 05fe 4FEAC353 		lsl	r3, r3, #23
 5376 0602 4FEAD353 		lsr	r3, r3, #23
 5377 0606 9AB2     		uxth	r2, r3
 5378 0608 7B6A     		ldr	r3, [r7, #36]
 5379 060a 62F35943 		bfi	r3, r2, #17, #9
 5380 060e 7B62     		str	r3, [r7, #36]
1969:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dthrctl.b.ahb_thr_ratio = params->ahb_thr_ratio;
 5381              		.loc 2 1969 0
 5382 0610 3B6C     		ldr	r3, [r7, #64]
 5383 0612 D3F80031 		ldr	r3, [r3, #256]
 5384 0616 DBB2     		uxtb	r3, r3
 5385 0618 03F00303 		and	r3, r3, #3
 5386 061c DAB2     		uxtb	r2, r3
 5387 061e 7B6A     		ldr	r3, [r7, #36]
 5388 0620 62F3CC23 		bfi	r3, r2, #11, #2
 5389 0624 7B62     		str	r3, [r7, #36]
1970:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1971:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&dev_if->dev_global_regs->dtknqr3_dthrctl,
 5390              		.loc 2 1971 0
 5391 0626 7B6C     		ldr	r3, [r7, #68]
 5392 0628 1B68     		ldr	r3, [r3, #0]
 5393 062a 03F13002 		add	r2, r3, #48
 5394 062e 7B6A     		ldr	r3, [r7, #36]
 5395 0630 1046     		mov	r0, r2
 5396 0632 1946     		mov	r1, r3
 5397 0634 FFF7FEFF 		bl	DWC_WRITE_REG32
 5398              	.L191:
1972:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dthrctl.d32);
1973:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL,
1975:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    "Non ISO Tx Thr - %d\nISO Tx Thr - %d\nRx Thr - %d\nTx Thr Len - %d\nRx Thr Len - %d\n",
1976:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    dthrctl.b.non_iso_thr_en, dthrctl.b.iso_thr_en,
1977:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    dthrctl.b.rx_thr_en, dthrctl.b.tx_thr_len,
1978:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    dthrctl.b.rx_thr_len);
1979:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1980:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1981:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1982:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_enable_device_interrupts(core_if);
 5399              		.loc 2 1982 0
 5400 0638 7868     		ldr	r0, [r7, #4]
 5401 063a FFF7FEFF 		bl	dwc_otg_enable_device_interrupts
 5402              	.LBB12:
1983:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1984:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	{
1985:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		diepmsk_data_t msk = {.d32 = 0 };
 5403              		.loc 2 1985 0
 5404 063e 4FF00003 		mov	r3, #0
 5405 0642 3B61     		str	r3, [r7, #16]
1986:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1987:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		msk.b.txfifoundrn = 1;
 5406              		.loc 2 1987 0
 5407 0644 3B69     		ldr	r3, [r7, #16]
 5408 0646 43F48073 		orr	r3, r3, #256
 5409 064a 3B61     		str	r3, [r7, #16]
1988:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->multiproc_int_enable) {
 5410              		.loc 2 1988 0
 5411 064c 7B68     		ldr	r3, [r7, #4]
 5412 064e 93F84930 		ldrb	r3, [r3, #73]	@ zero_extendqisi2
 5413 0652 002B     		cmp	r3, #0
 5414 0654 0BD0     		beq	.L192
1989:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_MODIFY_REG32(&dev_if->
 5415              		.loc 2 1989 0
 5416 0656 7B6C     		ldr	r3, [r7, #68]
 5417 0658 1B68     		ldr	r3, [r3, #0]
 5418 065a 03F14001 		add	r1, r3, #64
 5419 065e 3A69     		ldr	r2, [r7, #16]
 5420 0660 3B69     		ldr	r3, [r7, #16]
 5421 0662 0846     		mov	r0, r1
 5422 0664 1146     		mov	r1, r2
 5423 0666 1A46     		mov	r2, r3
 5424 0668 FFF7FEFF 		bl	DWC_MODIFY_REG32
 5425 066c 0AE0     		b	.L193
 5426              	.L192:
1990:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 dev_global_regs->diepeachintmsk[0],
1991:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 msk.d32, msk.d32);
1992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
1993:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_MODIFY_REG32(&dev_if->dev_global_regs->diepmsk,
 5427              		.loc 2 1993 0
 5428 066e 7B6C     		ldr	r3, [r7, #68]
 5429 0670 1B68     		ldr	r3, [r3, #0]
 5430 0672 03F11001 		add	r1, r3, #16
 5431 0676 3A69     		ldr	r2, [r7, #16]
 5432 0678 3B69     		ldr	r3, [r7, #16]
 5433 067a 0846     		mov	r0, r1
 5434 067c 1146     		mov	r1, r2
 5435 067e 1A46     		mov	r2, r3
 5436 0680 FFF7FEFF 		bl	DWC_MODIFY_REG32
 5437              	.L193:
 5438              	.LBE12:
1994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 msk.d32, msk.d32);
1995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
1996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
1997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
1998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->multiproc_int_enable) {
 5439              		.loc 2 1998 0
 5440 0684 7B68     		ldr	r3, [r7, #4]
 5441 0686 93F84930 		ldrb	r3, [r3, #73]	@ zero_extendqisi2
 5442 068a 002B     		cmp	r3, #0
 5443 068c 11D0     		beq	.L170
 5444              	.LBB13:
1999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Set NAK on Babble */
2000:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		
2001:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl_data_t dctl = {.d32 = 0 };
 5445              		.loc 2 2001 0
 5446 068e 4FF00003 		mov	r3, #0
 5447 0692 FB60     		str	r3, [r7, #12]
2002:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2003:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dctl.b.nakonbble = 1;
 5448              		.loc 2 2003 0
 5449 0694 FB68     		ldr	r3, [r7, #12]
 5450 0696 43F48033 		orr	r3, r3, #65536
 5451 069a FB60     		str	r3, [r7, #12]
2004:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, 0, dctl.d32);
 5452              		.loc 2 2004 0
 5453 069c 7B6C     		ldr	r3, [r7, #68]
 5454 069e 1B68     		ldr	r3, [r3, #0]
 5455 06a0 03F10402 		add	r2, r3, #4
 5456 06a4 FB68     		ldr	r3, [r7, #12]
 5457 06a6 1046     		mov	r0, r2
 5458 06a8 4FF00001 		mov	r1, #0
 5459 06ac 1A46     		mov	r2, r3
 5460 06ae FFF7FEFF 		bl	DWC_MODIFY_REG32
 5461              	.L170:
 5462              	.LBE13:
2005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2006:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 5463              		.loc 2 2006 0
 5464 06b2 07F15007 		add	r7, r7, #80
 5465 06b6 BD46     		mov	sp, r7
 5466 06b8 80BD     		pop	{r7, pc}
 5467              		.cfi_endproc
 5468              	.LFE42:
 5470 06ba 00BF     		.section	.text.dwc_otg_enable_host_interrupts,"ax",%progbits
 5471              		.align	2
 5472              		.global	dwc_otg_enable_host_interrupts
 5473              		.thumb
 5474              		.thumb_func
 5476              	dwc_otg_enable_host_interrupts:
 5477              	.LFB43:
2007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2008:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function enables the Host mode interrupts.
2010:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2011:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller
2012:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2013:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_enable_host_interrupts(dwc_otg_core_if_t * core_if)
2014:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 5478              		.loc 2 2014 0
 5479              		.cfi_startproc
 5480              		@ args = 0, pretend = 0, frame = 16
 5481              		@ frame_needed = 1, uses_anonymous_args = 0
 5482 0000 80B5     		push	{r7, lr}
 5483              	.LCFI75:
 5484              		.cfi_def_cfa_offset 8
 5485              		.cfi_offset 7, -8
 5486              		.cfi_offset 14, -4
 5487 0002 84B0     		sub	sp, sp, #16
 5488              	.LCFI76:
 5489              		.cfi_def_cfa_offset 24
 5490 0004 00AF     		add	r7, sp, #0
 5491              	.LCFI77:
 5492              		.cfi_def_cfa_register 7
 5493 0006 7860     		str	r0, [r7, #4]
2015:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 5494              		.loc 2 2015 0
 5495 0008 7B68     		ldr	r3, [r7, #4]
 5496 000a 5B68     		ldr	r3, [r3, #4]
 5497 000c FB60     		str	r3, [r7, #12]
2016:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2017:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 5498              		.loc 2 2017 0
 5499 000e 4FF00003 		mov	r3, #0
 5500 0012 BB60     		str	r3, [r7, #8]
2018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2019:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);
2020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2021:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable all interrupts. */
2022:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 5501              		.loc 2 2022 0
 5502 0014 FB68     		ldr	r3, [r7, #12]
 5503 0016 03F11803 		add	r3, r3, #24
 5504 001a 1846     		mov	r0, r3
 5505 001c 4FF00001 		mov	r1, #0
 5506 0020 FFF7FEFF 		bl	DWC_WRITE_REG32
2023:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2024:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear any pending interrupts. */
2025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 5507              		.loc 2 2025 0
 5508 0024 FB68     		ldr	r3, [r7, #12]
 5509 0026 03F11403 		add	r3, r3, #20
 5510 002a 1846     		mov	r0, r3
 5511 002c 4FF0FF31 		mov	r1, #-1
 5512 0030 FFF7FEFF 		bl	DWC_WRITE_REG32
2026:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2027:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable the common interrupts */
2028:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_enable_common_interrupts(core_if);
 5513              		.loc 2 2028 0
 5514 0034 7868     		ldr	r0, [r7, #4]
 5515 0036 FFF7FEFF 		bl	dwc_otg_enable_common_interrupts
2029:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
2031:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Enable host mode interrupts without disturbing common
2032:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * interrupts.
2033:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
2034:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2035:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Do not need sof interrupt for Descriptor DMA */
2036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->dma_desc_enable)
 5516              		.loc 2 2036 0
 5517 003a 7B68     		ldr	r3, [r7, #4]
 5518 003c 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 5519 0040 002B     		cmp	r3, #0
 5520 0042 03D1     		bne	.L196
2037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		intr_mask.b.sofintr = 1;
 5521              		.loc 2 2037 0
 5522 0044 BB68     		ldr	r3, [r7, #8]
 5523 0046 43F00803 		orr	r3, r3, #8
 5524 004a BB60     		str	r3, [r7, #8]
 5525              	.L196:
2038:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.portintr = 1;
 5526              		.loc 2 2038 0
 5527 004c BB68     		ldr	r3, [r7, #8]
 5528 004e 43F08073 		orr	r3, r3, #16777216
 5529 0052 BB60     		str	r3, [r7, #8]
2039:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.hcintr = 1;
 5530              		.loc 2 2039 0
 5531 0054 BB68     		ldr	r3, [r7, #8]
 5532 0056 43F00073 		orr	r3, r3, #33554432
 5533 005a BB60     		str	r3, [r7, #8]
2040:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2041:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef USE_IFX_DEV 
2042:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* This is to mask interuupts that we need and will decide later on if needed to 
2043:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * change or not.
2044:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
2045:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.d32 = 0xA3200818;
 5534              		.loc 2 2045 0
 5535 005c 40F61803 		movw	r3, #2072
 5536 0060 CAF22033 		movt	r3, 41760
 5537 0064 BB60     		str	r3, [r7, #8]
2046:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2047:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 5538              		.loc 2 2047 0
 5539 0066 FB68     		ldr	r3, [r7, #12]
 5540 0068 03F11801 		add	r1, r3, #24
 5541 006c BA68     		ldr	r2, [r7, #8]
 5542 006e BB68     		ldr	r3, [r7, #8]
 5543 0070 0846     		mov	r0, r1
 5544 0072 1146     		mov	r1, r2
 5545 0074 1A46     		mov	r2, r3
 5546 0076 FFF7FEFF 		bl	DWC_MODIFY_REG32
2048:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 5547              		.loc 2 2048 0
 5548 007a 07F11007 		add	r7, r7, #16
 5549 007e BD46     		mov	sp, r7
 5550 0080 80BD     		pop	{r7, pc}
 5551              		.cfi_endproc
 5552              	.LFE43:
 5554 0082 00BF     		.section	.text.dwc_otg_disable_host_interrupts,"ax",%progbits
 5555              		.align	2
 5556              		.global	dwc_otg_disable_host_interrupts
 5557              		.thumb
 5558              		.thumb_func
 5560              	dwc_otg_disable_host_interrupts:
 5561              	.LFB44:
2049:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2050:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2051:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function disables the Host Mode interrupts.
2052:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2053:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller
2054:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2055:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_disable_host_interrupts(dwc_otg_core_if_t * core_if)
2056:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 5562              		.loc 2 2056 0
 5563              		.cfi_startproc
 5564              		@ args = 0, pretend = 0, frame = 16
 5565              		@ frame_needed = 1, uses_anonymous_args = 0
 5566 0000 80B5     		push	{r7, lr}
 5567              	.LCFI78:
 5568              		.cfi_def_cfa_offset 8
 5569              		.cfi_offset 7, -8
 5570              		.cfi_offset 14, -4
 5571 0002 84B0     		sub	sp, sp, #16
 5572              	.LCFI79:
 5573              		.cfi_def_cfa_offset 24
 5574 0004 00AF     		add	r7, sp, #0
 5575              	.LCFI80:
 5576              		.cfi_def_cfa_register 7
 5577 0006 7860     		str	r0, [r7, #4]
2057:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 5578              		.loc 2 2057 0
 5579 0008 7B68     		ldr	r3, [r7, #4]
 5580 000a 5B68     		ldr	r3, [r3, #4]
 5581 000c FB60     		str	r3, [r7, #12]
2058:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 5582              		.loc 2 2059 0
 5583 000e 4FF00003 		mov	r3, #0
 5584 0012 BB60     		str	r3, [r7, #8]
2060:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "%s()\n", __func__);
2062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
2064:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Disable host mode interrupts without disturbing common
2065:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * interrupts.
2066:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
2067:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.sofintr = 1;
 5585              		.loc 2 2067 0
 5586 0014 BB68     		ldr	r3, [r7, #8]
 5587 0016 43F00803 		orr	r3, r3, #8
 5588 001a BB60     		str	r3, [r7, #8]
2068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.portintr = 1;
 5589              		.loc 2 2068 0
 5590 001c BB68     		ldr	r3, [r7, #8]
 5591 001e 43F08073 		orr	r3, r3, #16777216
 5592 0022 BB60     		str	r3, [r7, #8]
2069:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.hcintr = 1;
 5593              		.loc 2 2069 0
 5594 0024 BB68     		ldr	r3, [r7, #8]
 5595 0026 43F00073 		orr	r3, r3, #33554432
 5596 002a BB60     		str	r3, [r7, #8]
2070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.ptxfempty = 1;
 5597              		.loc 2 2070 0
 5598 002c BB68     		ldr	r3, [r7, #8]
 5599 002e 43F08063 		orr	r3, r3, #67108864
 5600 0032 BB60     		str	r3, [r7, #8]
2071:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_mask.b.nptxfempty = 1;
 5601              		.loc 2 2071 0
 5602 0034 BB68     		ldr	r3, [r7, #8]
 5603 0036 43F02003 		orr	r3, r3, #32
 5604 003a BB60     		str	r3, [r7, #8]
2072:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2073:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, 0);
 5605              		.loc 2 2073 0
 5606 003c FB68     		ldr	r3, [r7, #12]
 5607 003e 03F11802 		add	r2, r3, #24
 5608 0042 BB68     		ldr	r3, [r7, #8]
 5609 0044 1046     		mov	r0, r2
 5610 0046 1946     		mov	r1, r3
 5611 0048 4FF00002 		mov	r2, #0
 5612 004c FFF7FEFF 		bl	DWC_MODIFY_REG32
2074:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 5613              		.loc 2 2074 0
 5614 0050 07F11007 		add	r7, r7, #16
 5615 0054 BD46     		mov	sp, r7
 5616 0056 80BD     		pop	{r7, pc}
 5617              		.cfi_endproc
 5618              	.LFE44:
 5620              		.section	.text.dwc_otg_core_host_init,"ax",%progbits
 5621              		.align	2
 5622              		.global	dwc_otg_core_host_init
 5623              		.thumb
 5624              		.thumb_func
 5626              	dwc_otg_core_host_init:
 5627              	.LFB45:
2075:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2076:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2077:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function initializes the DWC_otg controller registers for
2078:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * host mode.
2079:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2080:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function flushes the Tx and Rx FIFOs and it flushes any entries in the
2081:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * request queues. Host channels are reset to ensure that they are ready for
2082:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * performing transfers.
2083:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2084:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller
2085:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2086:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2087:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_core_host_init(dwc_otg_core_if_t * core_if)
2088:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 5628              		.loc 2 2088 0
 5629              		.cfi_startproc
 5630              		@ args = 0, pretend = 0, frame = 80
 5631              		@ frame_needed = 1, uses_anonymous_args = 0
 5632 0000 80B5     		push	{r7, lr}
 5633              	.LCFI81:
 5634              		.cfi_def_cfa_offset 8
 5635              		.cfi_offset 7, -8
 5636              		.cfi_offset 14, -4
 5637 0002 94B0     		sub	sp, sp, #80
 5638              	.LCFI82:
 5639              		.cfi_def_cfa_offset 88
 5640 0004 00AF     		add	r7, sp, #0
 5641              	.LCFI83:
 5642              		.cfi_def_cfa_register 7
 5643 0006 7860     		str	r0, [r7, #4]
2089:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 5644              		.loc 2 2089 0
 5645 0008 7B68     		ldr	r3, [r7, #4]
 5646 000a 5B68     		ldr	r3, [r3, #4]
 5647 000c 7B64     		str	r3, [r7, #68]
2090:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_host_if_t *host_if = core_if->host_if;
 5648              		.loc 2 2090 0
 5649 000e 7B68     		ldr	r3, [r7, #4]
 5650 0010 DB68     		ldr	r3, [r3, #12]
 5651 0012 3B64     		str	r3, [r7, #64]
2091:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_params_t *params = core_if->core_params;
 5652              		.loc 2 2091 0
 5653 0014 7B68     		ldr	r3, [r7, #4]
 5654 0016 1B68     		ldr	r3, [r3, #0]
 5655 0018 FB63     		str	r3, [r7, #60]
2092:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0 = {.d32 = 0 };
 5656              		.loc 2 2093 0
 5657 001a 4FF00003 		mov	r3, #0
 5658 001e BB62     		str	r3, [r7, #40]
2094:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2095:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	fifosize_data_t nptxfifosize;
2096:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	fifosize_data_t ptxfifosize;
2097:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint16_t rxfsiz, nptxfsiz, hptxfsiz;
2098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2099:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 5659              		.loc 2 2099 0
 5660 0020 4FF00003 		mov	r3, #0
 5661 0024 FB61     		str	r3, [r7, #28]
2100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
2102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar_data_t hcchar;
2103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg_data_t hcfg;
2104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hfir_data_t hfir;
2105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_hc_regs_t *hc_regs;
2106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int num_channels;
2107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl_data_t gotgctl = {.d32 = 0 };
 5662              		.loc 2 2108 0
 5663 0026 4FF00003 		mov	r3, #0
 5664 002a FB60     		str	r3, [r7, #12]
2109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, core_if);
2111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Restart the Phy Clock */
2113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 5665              		.loc 2 2113 0
 5666 002c 7B68     		ldr	r3, [r7, #4]
 5667 002e DB69     		ldr	r3, [r3, #28]
 5668 0030 1846     		mov	r0, r3
 5669 0032 4FF00001 		mov	r1, #0
 5670 0036 FFF7FEFF 		bl	DWC_WRITE_REG32
2114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Initialize Host Configuration Register */
2116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	init_fslspclksel(core_if);
 5671              		.loc 2 2116 0
 5672 003a 7868     		ldr	r0, [r7, #4]
 5673 003c FFF7FEFF 		bl	init_fslspclksel
2117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 5674              		.loc 2 2117 0
 5675 0040 7B68     		ldr	r3, [r7, #4]
 5676 0042 1B68     		ldr	r3, [r3, #0]
 5677 0044 5B69     		ldr	r3, [r3, #20]
 5678 0046 012B     		cmp	r3, #1
 5679 0048 12D1     		bne	.L199
2118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 5680              		.loc 2 2118 0
 5681 004a 3B6C     		ldr	r3, [r7, #64]
 5682 004c 1B68     		ldr	r3, [r3, #0]
 5683 004e 1846     		mov	r0, r3
 5684 0050 FFF7FEFF 		bl	DWC_READ_REG32
 5685 0054 0346     		mov	r3, r0
 5686 0056 7B61     		str	r3, [r7, #20]
2119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcfg.b.fslssupp = 1;
 5687              		.loc 2 2119 0
 5688 0058 7B69     		ldr	r3, [r7, #20]
 5689 005a 43F00403 		orr	r3, r3, #4
 5690 005e 7B61     		str	r3, [r7, #20]
2120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 5691              		.loc 2 2120 0
 5692 0060 3B6C     		ldr	r3, [r7, #64]
 5693 0062 1B68     		ldr	r3, [r3, #0]
 5694 0064 1A46     		mov	r2, r3
 5695 0066 7B69     		ldr	r3, [r7, #20]
 5696 0068 1046     		mov	r0, r2
 5697 006a 1946     		mov	r1, r3
 5698 006c FFF7FEFF 		bl	DWC_WRITE_REG32
 5699              	.L199:
2121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* This bit allows dynamic reloading of the HFIR register
2125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * during runtime. This bit needs to be programmed during 
2126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * initial configuration and its value must not be changed
2127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * during runtime.*/
2128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->core_params->reload_ctl == 1) {
 5700              		.loc 2 2128 0
 5701 0070 7B68     		ldr	r3, [r7, #4]
 5702 0072 1B68     		ldr	r3, [r3, #0]
 5703 0074 D3F80831 		ldr	r3, [r3, #264]
 5704 0078 012B     		cmp	r3, #1
 5705 007a 15D1     		bne	.L200
2129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hfir.d32 = DWC_READ_REG32(&host_if->host_global_regs->hfir);
 5706              		.loc 2 2129 0
 5707 007c 3B6C     		ldr	r3, [r7, #64]
 5708 007e 1B68     		ldr	r3, [r3, #0]
 5709 0080 03F10403 		add	r3, r3, #4
 5710 0084 1846     		mov	r0, r3
 5711 0086 FFF7FEFF 		bl	DWC_READ_REG32
 5712 008a 0346     		mov	r3, r0
 5713 008c 3B61     		str	r3, [r7, #16]
2130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hfir.b.hfirrldctrl = 1;
 5714              		.loc 2 2130 0
 5715 008e 3B69     		ldr	r3, [r7, #16]
 5716 0090 43F48033 		orr	r3, r3, #65536
 5717 0094 3B61     		str	r3, [r7, #16]
2131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
 5718              		.loc 2 2131 0
 5719 0096 3B6C     		ldr	r3, [r7, #64]
 5720 0098 1B68     		ldr	r3, [r3, #0]
 5721 009a 03F10402 		add	r2, r3, #4
 5722 009e 3B69     		ldr	r3, [r7, #16]
 5723 00a0 1046     		mov	r0, r2
 5724 00a2 1946     		mov	r1, r3
 5725 00a4 FFF7FEFF 		bl	DWC_WRITE_REG32
 5726              	.L200:
2132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->core_params->dma_desc_enable) {
 5727              		.loc 2 2134 0
 5728 00a8 7B68     		ldr	r3, [r7, #4]
 5729 00aa 1B68     		ldr	r3, [r3, #0]
 5730 00ac DB68     		ldr	r3, [r3, #12]
 5731 00ae 002B     		cmp	r3, #0
 5732 00b0 41D0     		beq	.L201
 5733              	.LBB14:
2135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
 5734              		.loc 2 2135 0
 5735 00b2 7B68     		ldr	r3, [r7, #4]
 5736 00b4 93F85030 		ldrb	r3, [r3, #80]
 5737 00b8 C3F30203 		ubfx	r3, r3, #0, #3
 5738 00bc DBB2     		uxtb	r3, r3
 5739 00be 87F83B30 		strb	r3, [r7, #59]
2136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!
2137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->hwcfg4.b.desc_dma
 5740              		.loc 2 2137 0
 5741 00c2 7B68     		ldr	r3, [r7, #4]
 5742 00c4 93F85B30 		ldrb	r3, [r3, #91]	@ zero_extendqisi2
 5743 00c8 03F04003 		and	r3, r3, #64
 5744 00cc DBB2     		uxtb	r3, r3
2136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!
 5745              		.loc 2 2136 0
 5746 00ce 002B     		cmp	r3, #0
 5747 00d0 00F06281 		beq	.L198
2138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     && (core_if->snpsid >= OTG_CORE_REV_2_90a)
 5748              		.loc 2 2138 0
 5749 00d4 7B68     		ldr	r3, [r7, #4]
 5750 00d6 1A69     		ldr	r2, [r3, #16]
 5751 00d8 42F60913 		movw	r3, #10505
 5752 00dc C4F65473 		movt	r3, 20308
 5753 00e0 9A42     		cmp	r2, r3
 5754 00e2 40F25981 		bls	.L198
2136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!
 5755              		.loc 2 2136 0
 5756 00e6 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 5757 00ea 002B     		cmp	r3, #0
 5758 00ec 10D0     		beq	.L203
2139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     && ((op_mode == DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
2140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
 5759              		.loc 2 2140 0
 5760 00ee 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 5761 00f2 012B     		cmp	r3, #1
 5762 00f4 0CD0     		beq	.L203
2141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 || (op_mode ==
 5763              		.loc 2 2141 0
 5764 00f6 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 5765 00fa 022B     		cmp	r3, #2
 5766 00fc 08D0     		beq	.L203
2142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG)
2143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)
 5767              		.loc 2 2143 0
 5768 00fe 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 5769 0102 052B     		cmp	r3, #5
 5770 0104 04D0     		beq	.L203
2144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 || (op_mode ==
 5771              		.loc 2 2144 0
 5772 0106 97F83B30 		ldrb	r3, [r7, #59]	@ zero_extendqisi2
 5773 010a 062B     		cmp	r3, #6
 5774 010c 40F04481 		bne	.L198
 5775              	.L203:
2145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_HOST)))) {
2146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR("Host can't operate in Descriptor DMA mode.\n"
2148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  "Either core version is below 2.90a or "
2149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  "GHWCFG2, GHWCFG4 registers' values do not allow Descriptor DMA in host mode.\n"
2150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  "To run the driver in Buffer DMA host mode set dma_desc_enable "
2151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  "module parameter to 0.\n");
2152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
2153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 5776              		.loc 2 2154 0
 5777 0110 3B6C     		ldr	r3, [r7, #64]
 5778 0112 1B68     		ldr	r3, [r3, #0]
 5779 0114 1846     		mov	r0, r3
 5780 0116 FFF7FEFF 		bl	DWC_READ_REG32
 5781 011a 0346     		mov	r3, r0
 5782 011c 7B61     		str	r3, [r7, #20]
2155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcfg.b.descdma = 1;
 5783              		.loc 2 2155 0
 5784 011e 7B69     		ldr	r3, [r7, #20]
 5785 0120 43F40003 		orr	r3, r3, #8388608
 5786 0124 7B61     		str	r3, [r7, #20]
2156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 5787              		.loc 2 2156 0
 5788 0126 3B6C     		ldr	r3, [r7, #64]
 5789 0128 1B68     		ldr	r3, [r3, #0]
 5790 012a 1A46     		mov	r2, r3
 5791 012c 7B69     		ldr	r3, [r7, #20]
 5792 012e 1046     		mov	r0, r2
 5793 0130 1946     		mov	r1, r3
 5794 0132 FFF7FEFF 		bl	DWC_WRITE_REG32
 5795              	.L201:
 5796              	.LBE14:
2157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Configure data FIFO sizes */
2160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 5797              		.loc 2 2160 0
 5798 0136 7B68     		ldr	r3, [r7, #4]
 5799 0138 93F85230 		ldrb	r3, [r3, #82]	@ zero_extendqisi2
 5800 013c 03F00803 		and	r3, r3, #8
 5801 0140 DBB2     		uxtb	r3, r3
 5802 0142 002B     		cmp	r3, #0
 5803 0144 6AD0     		beq	.L204
 5804              		.loc 2 2160 0 is_stmt 0 discriminator 1
 5805 0146 FB6B     		ldr	r3, [r7, #60]
 5806 0148 1B6A     		ldr	r3, [r3, #32]
 5807 014a 002B     		cmp	r3, #0
 5808 014c 66D0     		beq	.L204
2161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Total FIFO Size=%d\n",
2162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    core_if->total_fifo_size);
2163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "Rx FIFO Size=%d\n",
2164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    params->host_rx_fifo_size);
2165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "NP Tx FIFO Size=%d\n",
2166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    params->host_nperio_tx_fifo_size);
2167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "P Tx FIFO Size=%d\n",
2168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    params->host_perio_tx_fifo_size);
2169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Rx FIFO */
2171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
2172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->grxfsiz));
2173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->grxfsiz,
 5809              		.loc 2 2173 0 is_stmt 1
 5810 014e 7B6C     		ldr	r3, [r7, #68]
 5811 0150 03F12402 		add	r2, r3, #36
2174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				params->host_rx_fifo_size);
 5812              		.loc 2 2174 0
 5813 0154 FB6B     		ldr	r3, [r7, #60]
 5814 0156 DB6E     		ldr	r3, [r3, #108]
2173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->grxfsiz,
 5815              		.loc 2 2173 0
 5816 0158 1046     		mov	r0, r2
 5817 015a 1946     		mov	r1, r3
 5818 015c FFF7FEFF 		bl	DWC_WRITE_REG32
2175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "new grxfsiz=%08x\n",
2176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->grxfsiz));
2177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Non-periodic Tx FIFO */
2179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
2180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->gnptxfsiz));
2181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		nptxfifosize.b.depth = params->host_nperio_tx_fifo_size;
 5819              		.loc 2 2181 0
 5820 0160 FB6B     		ldr	r3, [r7, #60]
 5821 0162 1B6F     		ldr	r3, [r3, #112]
 5822 0164 9AB2     		uxth	r2, r3
 5823 0166 7B6A     		ldr	r3, [r7, #36]
 5824 0168 62F31F43 		bfi	r3, r2, #16, #16
 5825 016c 7B62     		str	r3, [r7, #36]
2182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		nptxfifosize.b.startaddr = params->host_rx_fifo_size;
 5826              		.loc 2 2182 0
 5827 016e FB6B     		ldr	r3, [r7, #60]
 5828 0170 DB6E     		ldr	r3, [r3, #108]
 5829 0172 9BB2     		uxth	r3, r3
 5830 0174 BB84     		strh	r3, [r7, #36]	@ unaligned
2183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->gnptxfsiz, nptxfifosize.d32);
 5831              		.loc 2 2183 0
 5832 0176 7B6C     		ldr	r3, [r7, #68]
 5833 0178 03F12802 		add	r2, r3, #40
 5834 017c 7B6A     		ldr	r3, [r7, #36]
 5835 017e 1046     		mov	r0, r2
 5836 0180 1946     		mov	r1, r3
 5837 0182 FFF7FEFF 		bl	DWC_WRITE_REG32
2184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
2185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->gnptxfsiz));
2186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Periodic Tx FIFO */
2188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "initial hptxfsiz=%08x\n",
2189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->hptxfsiz));
2190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ptxfifosize.b.depth = params->host_perio_tx_fifo_size;
 5838              		.loc 2 2190 0
 5839 0186 FB6B     		ldr	r3, [r7, #60]
 5840 0188 5B6F     		ldr	r3, [r3, #116]
 5841 018a 9AB2     		uxth	r2, r3
 5842 018c 3B6A     		ldr	r3, [r7, #32]
 5843 018e 62F31F43 		bfi	r3, r2, #16, #16
 5844 0192 3B62     		str	r3, [r7, #32]
2191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ptxfifosize.b.startaddr =
2192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 5845              		.loc 2 2192 0
 5846 0194 BA8C     		ldrh	r2, [r7, #36]
 5847 0196 FB8C     		ldrh	r3, [r7, #38]
2191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ptxfifosize.b.startaddr =
 5848              		.loc 2 2191 0
 5849 0198 D318     		adds	r3, r2, r3
 5850 019a 9BB2     		uxth	r3, r3
 5851 019c 3B84     		strh	r3, [r7, #32]	@ unaligned
2193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->hptxfsiz, ptxfifosize.d32);
 5852              		.loc 2 2193 0
 5853 019e 7B6C     		ldr	r3, [r7, #68]
 5854 01a0 03F58072 		add	r2, r3, #256
 5855 01a4 3B6A     		ldr	r3, [r7, #32]
 5856 01a6 1046     		mov	r0, r2
 5857 01a8 1946     		mov	r1, r3
 5858 01aa FFF7FEFF 		bl	DWC_WRITE_REG32
2194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_CIL, "new hptxfsiz=%08x\n",
2195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&global_regs->hptxfsiz));
2196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Global DFIFOCFG calculation for Host mode - include RxFIFO, NPTXFIFO and HPTXFIFO */
2198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 5859              		.loc 2 2198 0
 5860 01ae 7B6C     		ldr	r3, [r7, #68]
 5861 01b0 03F15C03 		add	r3, r3, #92
 5862 01b4 1846     		mov	r0, r3
 5863 01b6 FFF7FEFF 		bl	DWC_READ_REG32
 5864 01ba 0346     		mov	r3, r0
 5865 01bc FB61     		str	r3, [r7, #28]
2199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 5866              		.loc 2 2199 0
 5867 01be 7B6C     		ldr	r3, [r7, #68]
 5868 01c0 03F12403 		add	r3, r3, #36
 5869 01c4 1846     		mov	r0, r3
 5870 01c6 FFF7FEFF 		bl	DWC_READ_REG32
 5871 01ca 0346     		mov	r3, r0
 5872 01cc 3B87     		strh	r3, [r7, #56]	@ movhi
2200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 5873              		.loc 2 2200 0
 5874 01ce 7B6C     		ldr	r3, [r7, #68]
 5875 01d0 03F12803 		add	r3, r3, #40
 5876 01d4 1846     		mov	r0, r3
 5877 01d6 FFF7FEFF 		bl	DWC_READ_REG32
 5878 01da 0346     		mov	r3, r0
 5879 01dc 4FEA1343 		lsr	r3, r3, #16
 5880 01e0 FB86     		strh	r3, [r7, #54]	@ movhi
2201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hptxfsiz = (DWC_READ_REG32(&global_regs->hptxfsiz) >> 16);
 5881              		.loc 2 2201 0
 5882 01e2 7B6C     		ldr	r3, [r7, #68]
 5883 01e4 03F58073 		add	r3, r3, #256
 5884 01e8 1846     		mov	r0, r3
 5885 01ea FFF7FEFF 		bl	DWC_READ_REG32
 5886 01ee 0346     		mov	r3, r0
 5887 01f0 4FEA1343 		lsr	r3, r3, #16
 5888 01f4 BB86     		strh	r3, [r7, #52]	@ movhi
2202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz + hptxfsiz;
 5889              		.loc 2 2202 0
 5890 01f6 3A8F     		ldrh	r2, [r7, #56]	@ movhi
 5891 01f8 FB8E     		ldrh	r3, [r7, #54]	@ movhi
 5892 01fa D318     		adds	r3, r2, r3
 5893 01fc 9AB2     		uxth	r2, r3
 5894 01fe BB8E     		ldrh	r3, [r7, #52]	@ movhi
 5895 0200 D318     		adds	r3, r2, r3
 5896 0202 9AB2     		uxth	r2, r3
 5897 0204 FB69     		ldr	r3, [r7, #28]
 5898 0206 62F31F43 		bfi	r3, r2, #16, #16
 5899 020a FB61     		str	r3, [r7, #28]
2203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 5900              		.loc 2 2203 0
 5901 020c 7B6C     		ldr	r3, [r7, #68]
 5902 020e 03F15C02 		add	r2, r3, #92
 5903 0212 FB69     		ldr	r3, [r7, #28]
 5904 0214 1046     		mov	r0, r2
 5905 0216 1946     		mov	r1, r3
 5906 0218 FFF7FEFF 		bl	DWC_WRITE_REG32
 5907              	.L204:
2204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* TODO - check this */
2207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear Host Set HNP Enable in the OTG Control Register */
2208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl.b.hstsethnpen = 1;
 5908              		.loc 2 2208 0
 5909 021c FB68     		ldr	r3, [r7, #12]
 5910 021e 43F48063 		orr	r3, r3, #1024
 5911 0222 FB60     		str	r3, [r7, #12]
2209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 5912              		.loc 2 2209 0
 5913 0224 7A6C     		ldr	r2, [r7, #68]
 5914 0226 FB68     		ldr	r3, [r7, #12]
 5915 0228 1046     		mov	r0, r2
 5916 022a 1946     		mov	r1, r3
 5917 022c 4FF00002 		mov	r2, #0
 5918 0230 FFF7FEFF 		bl	DWC_MODIFY_REG32
2210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Make sure the FIFOs are flushed. */
2211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_flush_tx_fifo(core_if, 0x10 /* all Tx FIFOs */ );
 5919              		.loc 2 2211 0
 5920 0234 7868     		ldr	r0, [r7, #4]
 5921 0236 4FF01001 		mov	r1, #16
 5922 023a FFF7FEFF 		bl	dwc_otg_flush_tx_fifo
2212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_flush_rx_fifo(core_if);
 5923              		.loc 2 2212 0
 5924 023e 7868     		ldr	r0, [r7, #4]
 5925 0240 FFF7FEFF 		bl	dwc_otg_flush_rx_fifo
2213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear Host Set HNP Enable in the OTG Control Register */
2215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl.b.hstsethnpen = 1;
 5926              		.loc 2 2215 0
 5927 0244 FB68     		ldr	r3, [r7, #12]
 5928 0246 43F48063 		orr	r3, r3, #1024
 5929 024a FB60     		str	r3, [r7, #12]
2216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 5930              		.loc 2 2216 0
 5931 024c 7A6C     		ldr	r2, [r7, #68]
 5932 024e FB68     		ldr	r3, [r7, #12]
 5933 0250 1046     		mov	r0, r2
 5934 0252 1946     		mov	r1, r3
 5935 0254 4FF00002 		mov	r2, #0
 5936 0258 FFF7FEFF 		bl	DWC_MODIFY_REG32
2217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->core_params->dma_desc_enable) {
 5937              		.loc 2 2218 0
 5938 025c 7B68     		ldr	r3, [r7, #4]
 5939 025e 1B68     		ldr	r3, [r3, #0]
 5940 0260 DB68     		ldr	r3, [r3, #12]
 5941 0262 002B     		cmp	r3, #0
 5942 0264 79D1     		bne	.L205
2219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Flush out any leftover queued requests. */
2220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		num_channels = core_if->core_params->host_channels;
 5943              		.loc 2 2220 0
 5944 0266 7B68     		ldr	r3, [r7, #4]
 5945 0268 1B68     		ldr	r3, [r3, #0]
 5946 026a D3F88030 		ldr	r3, [r3, #128]
 5947 026e 3B63     		str	r3, [r7, #48]
2221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < num_channels; i++) {
 5948              		.loc 2 2222 0
 5949 0270 4FF00003 		mov	r3, #0
 5950 0274 FB64     		str	r3, [r7, #76]
 5951 0276 23E0     		b	.L206
 5952              	.L207:
2223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_regs = core_if->host_if->hc_regs[i];
 5953              		.loc 2 2223 0 discriminator 2
 5954 0278 7B68     		ldr	r3, [r7, #4]
 5955 027a DB68     		ldr	r3, [r3, #12]
 5956 027c FA6C     		ldr	r2, [r7, #76]
 5957 027e 02F10202 		add	r2, r2, #2
 5958 0282 53F82230 		ldr	r3, [r3, r2, lsl #2]
 5959 0286 FB62     		str	r3, [r7, #44]
2224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 5960              		.loc 2 2224 0 discriminator 2
 5961 0288 FB6A     		ldr	r3, [r7, #44]
 5962 028a 1846     		mov	r0, r3
 5963 028c FFF7FEFF 		bl	DWC_READ_REG32
 5964 0290 0346     		mov	r3, r0
 5965 0292 BB61     		str	r3, [r7, #24]
2225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.b.chen = 0;
 5966              		.loc 2 2225 0 discriminator 2
 5967 0294 BB69     		ldr	r3, [r7, #24]
 5968 0296 6FF3DF73 		bfc	r3, #31, #1
 5969 029a BB61     		str	r3, [r7, #24]
2226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.b.chdis = 1;
 5970              		.loc 2 2226 0 discriminator 2
 5971 029c BB69     		ldr	r3, [r7, #24]
 5972 029e 43F08043 		orr	r3, r3, #1073741824
 5973 02a2 BB61     		str	r3, [r7, #24]
2227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.b.epdir = 0;
 5974              		.loc 2 2227 0 discriminator 2
 5975 02a4 BB69     		ldr	r3, [r7, #24]
 5976 02a6 6FF3CF33 		bfc	r3, #15, #1
 5977 02aa BB61     		str	r3, [r7, #24]
2228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 5978              		.loc 2 2228 0 discriminator 2
 5979 02ac FA6A     		ldr	r2, [r7, #44]
 5980 02ae BB69     		ldr	r3, [r7, #24]
 5981 02b0 1046     		mov	r0, r2
 5982 02b2 1946     		mov	r1, r3
 5983 02b4 FFF7FEFF 		bl	DWC_WRITE_REG32
2222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < num_channels; i++) {
 5984              		.loc 2 2222 0 discriminator 2
 5985 02b8 FB6C     		ldr	r3, [r7, #76]
 5986 02ba 03F10103 		add	r3, r3, #1
 5987 02be FB64     		str	r3, [r7, #76]
 5988              	.L206:
2222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < num_channels; i++) {
 5989              		.loc 2 2222 0 is_stmt 0 discriminator 1
 5990 02c0 FA6C     		ldr	r2, [r7, #76]
 5991 02c2 3B6B     		ldr	r3, [r7, #48]
 5992 02c4 9A42     		cmp	r2, r3
 5993 02c6 D7DB     		blt	.L207
2229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Halt all channels to put them into a known state. */
2232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < num_channels; i++) {
 5994              		.loc 2 2232 0 is_stmt 1
 5995 02c8 4FF00003 		mov	r3, #0
 5996 02cc FB64     		str	r3, [r7, #76]
 5997 02ce 40E0     		b	.L208
 5998              	.L212:
 5999              	.LBB15:
2233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			int count = 0;
 6000              		.loc 2 2233 0
 6001 02d0 4FF00003 		mov	r3, #0
 6002 02d4 BB64     		str	r3, [r7, #72]
2234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_regs = core_if->host_if->hc_regs[i];
 6003              		.loc 2 2234 0
 6004 02d6 7B68     		ldr	r3, [r7, #4]
 6005 02d8 DB68     		ldr	r3, [r3, #12]
 6006 02da FA6C     		ldr	r2, [r7, #76]
 6007 02dc 02F10202 		add	r2, r2, #2
 6008 02e0 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6009 02e4 FB62     		str	r3, [r7, #44]
2235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 6010              		.loc 2 2235 0
 6011 02e6 FB6A     		ldr	r3, [r7, #44]
 6012 02e8 1846     		mov	r0, r3
 6013 02ea FFF7FEFF 		bl	DWC_READ_REG32
 6014 02ee 0346     		mov	r3, r0
 6015 02f0 BB61     		str	r3, [r7, #24]
2236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.b.chen = 1;
 6016              		.loc 2 2236 0
 6017 02f2 BB69     		ldr	r3, [r7, #24]
 6018 02f4 43F00043 		orr	r3, r3, #-2147483648
 6019 02f8 BB61     		str	r3, [r7, #24]
2237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.b.chdis = 1;
 6020              		.loc 2 2237 0
 6021 02fa BB69     		ldr	r3, [r7, #24]
 6022 02fc 43F08043 		orr	r3, r3, #1073741824
 6023 0300 BB61     		str	r3, [r7, #24]
2238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hcchar.b.epdir = 0;
 6024              		.loc 2 2238 0
 6025 0302 BB69     		ldr	r3, [r7, #24]
 6026 0304 6FF3CF33 		bfc	r3, #15, #1
 6027 0308 BB61     		str	r3, [r7, #24]
2239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 6028              		.loc 2 2239 0
 6029 030a FA6A     		ldr	r2, [r7, #44]
 6030 030c BB69     		ldr	r3, [r7, #24]
 6031 030e 1046     		mov	r0, r2
 6032 0310 1946     		mov	r1, r3
 6033 0312 FFF7FEFF 		bl	DWC_WRITE_REG32
 6034              	.L211:
2240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_HCDV, "%s: Halt channel %d\n", __func__, i);
2241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			do {
2242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 6035              		.loc 2 2242 0
 6036 0316 FB6A     		ldr	r3, [r7, #44]
 6037 0318 1846     		mov	r0, r3
 6038 031a FFF7FEFF 		bl	DWC_READ_REG32
 6039 031e 0346     		mov	r3, r0
 6040 0320 BB61     		str	r3, [r7, #24]
2243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (++count > 1000) {
 6041              		.loc 2 2243 0
 6042 0322 BB6C     		ldr	r3, [r7, #72]
 6043 0324 03F10103 		add	r3, r3, #1
 6044 0328 BB64     		str	r3, [r7, #72]
 6045 032a BB6C     		ldr	r3, [r7, #72]
 6046 032c B3F57A7F 		cmp	r3, #1000
 6047 0330 0ADC     		bgt	.L215
 6048              	.L209:
2244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_ERROR
2245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    ("%s: Unable to clear halt on channel %d\n",
2246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					     __func__, i);
2247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					break;
2248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
2249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dwc_udelay(1);
 6049              		.loc 2 2249 0
 6050 0332 4FF00100 		mov	r0, #1
 6051 0336 FFF7FEFF 		bl	DWC_UDELAY
2250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} while (hcchar.b.chen);
 6052              		.loc 2 2250 0
 6053 033a FB7E     		ldrb	r3, [r7, #27]	@ zero_extendqisi2
 6054 033c 23F07F03 		bic	r3, r3, #127
 6055 0340 DBB2     		uxtb	r3, r3
 6056 0342 002B     		cmp	r3, #0
 6057 0344 E7D1     		bne	.L211
 6058 0346 00E0     		b	.L210
 6059              	.L215:
2247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					break;
 6060              		.loc 2 2247 0
 6061 0348 00BF     		nop
 6062              	.L210:
 6063              	.LBE15:
2232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < num_channels; i++) {
 6064              		.loc 2 2232 0
 6065 034a FB6C     		ldr	r3, [r7, #76]
 6066 034c 03F10103 		add	r3, r3, #1
 6067 0350 FB64     		str	r3, [r7, #76]
 6068              	.L208:
2232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < num_channels; i++) {
 6069              		.loc 2 2232 0 is_stmt 0 discriminator 1
 6070 0352 FA6C     		ldr	r2, [r7, #76]
 6071 0354 3B6B     		ldr	r3, [r7, #48]
 6072 0356 9A42     		cmp	r2, r3
 6073 0358 BADB     		blt	.L212
 6074              	.L205:
2251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Turn on the vbus power. */
2255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Init: Port Power? op_state=%d\n", core_if->op_state);
2256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->op_state == A_HOST) {
 6075              		.loc 2 2256 0 is_stmt 1
 6076 035a 7B68     		ldr	r3, [r7, #4]
 6077 035c 93F86430 		ldrb	r3, [r3, #100]	@ zero_extendqisi2
 6078 0360 012B     		cmp	r3, #1
 6079 0362 16D1     		bne	.L213
2257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 6080              		.loc 2 2257 0
 6081 0364 7868     		ldr	r0, [r7, #4]
 6082 0366 FFF7FEFF 		bl	dwc_otg_read_hprt0
 6083 036a 0346     		mov	r3, r0
 6084 036c BB62     		str	r3, [r7, #40]
2258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("Init: Power Port (%d)\n", hprt0.b.prtpwr);
2259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hprt0.b.prtpwr == 0) {
 6085              		.loc 2 2259 0
 6086 036e 97F82930 		ldrb	r3, [r7, #41]	@ zero_extendqisi2
 6087 0372 03F01003 		and	r3, r3, #16
 6088 0376 DBB2     		uxtb	r3, r3
 6089 0378 002B     		cmp	r3, #0
 6090 037a 0AD1     		bne	.L213
2260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hprt0.b.prtpwr = 1;
 6091              		.loc 2 2260 0
 6092 037c BB6A     		ldr	r3, [r7, #40]
 6093 037e 43F48053 		orr	r3, r3, #4096
 6094 0382 BB62     		str	r3, [r7, #40]
2261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(host_if->hprt0, hprt0.d32);
 6095              		.loc 2 2261 0
 6096 0384 3B6C     		ldr	r3, [r7, #64]
 6097 0386 5A68     		ldr	r2, [r3, #4]
 6098 0388 BB6A     		ldr	r3, [r7, #40]
 6099 038a 1046     		mov	r0, r2
 6100 038c 1946     		mov	r1, r3
 6101 038e FFF7FEFF 		bl	DWC_WRITE_REG32
 6102              	.L213:
2262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_enable_host_interrupts(core_if);
 6103              		.loc 2 2265 0
 6104 0392 7868     		ldr	r0, [r7, #4]
 6105 0394 FFF7FEFF 		bl	dwc_otg_enable_host_interrupts
 6106              	.L198:
2266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 6107              		.loc 2 2266 0
 6108 0398 07F15007 		add	r7, r7, #80
 6109 039c BD46     		mov	sp, r7
 6110 039e 80BD     		pop	{r7, pc}
 6111              		.cfi_endproc
 6112              	.LFE45:
 6114              		.section	.text.dwc_otg_hc_init,"ax",%progbits
 6115              		.align	2
 6116              		.global	dwc_otg_hc_init
 6117              		.thumb
 6118              		.thumb_func
 6120              	dwc_otg_hc_init:
 6121              	.LFB46:
2267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Prepares a host channel for transferring packets to/from a specific
2270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * endpoint. The HCCHARn register is set up with the characteristics specified
2271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * in _hc. Host channel interrupts that may need to be serviced while this
2272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * transfer is in progress are enabled.
2273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller
2275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param hc Information needed to initialize the host channel
2276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_hc_init(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
2278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 6122              		.loc 2 2278 0
 6123              		.cfi_startproc
 6124              		@ args = 0, pretend = 0, frame = 40
 6125              		@ frame_needed = 1, uses_anonymous_args = 0
 6126 0000 80B5     		push	{r7, lr}
 6127              	.LCFI84:
 6128              		.cfi_def_cfa_offset 8
 6129              		.cfi_offset 7, -8
 6130              		.cfi_offset 14, -4
 6131 0002 8AB0     		sub	sp, sp, #40
 6132              	.LCFI85:
 6133              		.cfi_def_cfa_offset 48
 6134 0004 00AF     		add	r7, sp, #0
 6135              	.LCFI86:
 6136              		.cfi_def_cfa_register 7
 6137 0006 7860     		str	r0, [r7, #4]
 6138 0008 3960     		str	r1, [r7, #0]
2279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t intr_enable;
2280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcintmsk_data_t hc_intr_mask;
2281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t gintmsk = {.d32 = 0 };
 6139              		.loc 2 2282 0
 6140 000a 4FF00003 		mov	r3, #0
 6141 000e 3B61     		str	r3, [r7, #16]
2283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar_data_t hcchar;
2285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcsplt_data_t hcsplt;
2286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint8_t hc_num = hc->hc_num;
 6142              		.loc 2 2287 0
 6143 0010 3B68     		ldr	r3, [r7, #0]
 6144 0012 1B78     		ldrb	r3, [r3, #0]
 6145 0014 87F82730 		strb	r3, [r7, #39]
2288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_host_if_t *host_if = core_if->host_if;
 6146              		.loc 2 2288 0
 6147 0018 7B68     		ldr	r3, [r7, #4]
 6148 001a DB68     		ldr	r3, [r3, #12]
 6149 001c 3B62     		str	r3, [r7, #32]
2289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_hc_regs_t *hc_regs = host_if->hc_regs[hc_num];
 6150              		.loc 2 2289 0
 6151 001e 97F82720 		ldrb	r2, [r7, #39]	@ zero_extendqisi2
 6152 0022 3B6A     		ldr	r3, [r7, #32]
 6153 0024 02F10202 		add	r2, r2, #2
 6154 0028 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6155 002c FB61     		str	r3, [r7, #28]
2290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Clear old interrupt conditions for this host channel. */
2292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_intr_mask.d32 = 0xFFFFFFFF;
 6156              		.loc 2 2292 0
 6157 002e 4FF0FF33 		mov	r3, #-1
 6158 0032 7B61     		str	r3, [r7, #20]
2293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_intr_mask.b.reserved14_31 = 0;
 6159              		.loc 2 2293 0
 6160 0034 7B69     		ldr	r3, [r7, #20]
 6161 0036 6FF39F33 		bfc	r3, #14, #18
 6162 003a 7B61     		str	r3, [r7, #20]
2294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcint, hc_intr_mask.d32);
 6163              		.loc 2 2294 0
 6164 003c FB69     		ldr	r3, [r7, #28]
 6165 003e 03F10802 		add	r2, r3, #8
 6166 0042 7B69     		ldr	r3, [r7, #20]
 6167 0044 1046     		mov	r0, r2
 6168 0046 1946     		mov	r1, r3
 6169 0048 FFF7FEFF 		bl	DWC_WRITE_REG32
2295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable channel interrupts required for this transfer. */
2297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_intr_mask.d32 = 0;
 6170              		.loc 2 2297 0
 6171 004c 4FF00003 		mov	r3, #0
 6172 0050 7B61     		str	r3, [r7, #20]
2298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_intr_mask.b.chhltd = 1;
 6173              		.loc 2 2298 0
 6174 0052 7B69     		ldr	r3, [r7, #20]
 6175 0054 43F00203 		orr	r3, r3, #2
 6176 0058 7B61     		str	r3, [r7, #20]
2299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dma_enable) {
 6177              		.loc 2 2299 0
 6178 005a 7B68     		ldr	r3, [r7, #4]
 6179 005c 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 6180 0060 002B     		cmp	r3, #0
 6181 0062 44D0     		beq	.L217
2300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* For Descriptor DMA mode core halts the channel on AHB error. Interrupt is not required */
2301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!core_if->dma_desc_enable)
 6182              		.loc 2 2301 0
 6183 0064 7B68     		ldr	r3, [r7, #4]
 6184 0066 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 6185 006a 002B     		cmp	r3, #0
 6186 006c 04D1     		bne	.L218
2302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.ahberr = 1;
 6187              		.loc 2 2302 0
 6188 006e 7B69     		ldr	r3, [r7, #20]
 6189 0070 43F00403 		orr	r3, r3, #4
 6190 0074 7B61     		str	r3, [r7, #20]
 6191 0076 0AE0     		b	.L219
 6192              	.L218:
2303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		else {
2304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 6193              		.loc 2 2304 0
 6194 0078 3B68     		ldr	r3, [r7, #0]
 6195 007a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6196 007c 23F03F03 		bic	r3, r3, #63
 6197 0080 DBB2     		uxtb	r3, r3
 6198 0082 402B     		cmp	r3, #64
 6199 0084 03D1     		bne	.L219
2305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.xfercompl = 1;
 6200              		.loc 2 2305 0
 6201 0086 7B69     		ldr	r3, [r7, #20]
 6202 0088 43F00103 		orr	r3, r3, #1
 6203 008c 7B61     		str	r3, [r7, #20]
 6204              	.L219:
2306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->error_state && !hc->do_split &&
 6205              		.loc 2 2308 0
 6206 008e 3B68     		ldr	r3, [r7, #0]
 6207 0090 1B7F     		ldrb	r3, [r3, #28]	@ zero_extendqisi2
 6208 0092 002B     		cmp	r3, #0
 6209 0094 00F0E180 		beq	.L220
 6210              		.loc 2 2308 0 is_stmt 0 discriminator 1
 6211 0098 3B68     		ldr	r3, [r7, #0]
 6212 009a 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 6213 009e 002B     		cmp	r3, #0
 6214 00a0 40F0DB80 		bne	.L220
2309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hc->ep_type != DWC_OTG_EP_TYPE_ISOC) {
 6215              		.loc 2 2309 0 is_stmt 1 discriminator 1
 6216 00a4 3B68     		ldr	r3, [r7, #0]
 6217 00a6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6218 00a8 23F03F03 		bic	r3, r3, #63
 6219 00ac DBB2     		uxtb	r3, r3
2308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->error_state && !hc->do_split &&
 6220              		.loc 2 2308 0 discriminator 1
 6221 00ae 402B     		cmp	r3, #64
 6222 00b0 00F0D380 		beq	.L220
2310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.ack = 1;
 6223              		.loc 2 2310 0
 6224 00b4 7B69     		ldr	r3, [r7, #20]
 6225 00b6 43F02003 		orr	r3, r3, #32
 6226 00ba 7B61     		str	r3, [r7, #20]
2311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->ep_is_in) {
 6227              		.loc 2 2311 0
 6228 00bc 3B68     		ldr	r3, [r7, #0]
 6229 00be 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6230 00c0 03F00803 		and	r3, r3, #8
 6231 00c4 DBB2     		uxtb	r3, r3
 6232 00c6 002B     		cmp	r3, #0
 6233 00c8 00F0C780 		beq	.L220
2312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.datatglerr = 1;
 6234              		.loc 2 2312 0
 6235 00cc 7B69     		ldr	r3, [r7, #20]
 6236 00ce 43F48063 		orr	r3, r3, #1024
 6237 00d2 7B61     		str	r3, [r7, #20]
2313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (hc->ep_type != DWC_OTG_EP_TYPE_INTR) {
 6238              		.loc 2 2313 0
 6239 00d4 3B68     		ldr	r3, [r7, #0]
 6240 00d6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6241 00d8 23F03F03 		bic	r3, r3, #63
 6242 00dc DBB2     		uxtb	r3, r3
 6243 00de C02B     		cmp	r3, #192
 6244 00e0 00F0BB80 		beq	.L220
2314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					hc_intr_mask.b.nak = 1;
 6245              		.loc 2 2314 0
 6246 00e4 7B69     		ldr	r3, [r7, #20]
 6247 00e6 43F01003 		orr	r3, r3, #16
 6248 00ea 7B61     		str	r3, [r7, #20]
 6249 00ec B5E0     		b	.L220
 6250              	.L217:
2315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
2316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
2319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		switch (hc->ep_type) {
 6251              		.loc 2 2319 0
 6252 00ee 3B68     		ldr	r3, [r7, #0]
 6253 00f0 9B78     		ldrb	r3, [r3, #2]
 6254 00f2 C3F38113 		ubfx	r3, r3, #6, #2
 6255 00f6 DBB2     		uxtb	r3, r3
 6256 00f8 012B     		cmp	r3, #1
 6257 00fa 00F08D80 		beq	.L222
 6258 00fe 032B     		cmp	r3, #3
 6259 0100 4BD0     		beq	.L223
2320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		case DWC_OTG_EP_TYPE_CONTROL:
2321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		case DWC_OTG_EP_TYPE_BULK:
2322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.xfercompl = 1;
 6260              		.loc 2 2322 0
 6261 0102 7B69     		ldr	r3, [r7, #20]
 6262 0104 43F00103 		orr	r3, r3, #1
 6263 0108 7B61     		str	r3, [r7, #20]
2323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.stall = 1;
 6264              		.loc 2 2323 0
 6265 010a 7B69     		ldr	r3, [r7, #20]
 6266 010c 43F00803 		orr	r3, r3, #8
 6267 0110 7B61     		str	r3, [r7, #20]
2324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.xacterr = 1;
 6268              		.loc 2 2324 0
 6269 0112 7B69     		ldr	r3, [r7, #20]
 6270 0114 43F08003 		orr	r3, r3, #128
 6271 0118 7B61     		str	r3, [r7, #20]
2325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.datatglerr = 1;
 6272              		.loc 2 2325 0
 6273 011a 7B69     		ldr	r3, [r7, #20]
 6274 011c 43F48063 		orr	r3, r3, #1024
 6275 0120 7B61     		str	r3, [r7, #20]
2326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->ep_is_in) {
 6276              		.loc 2 2326 0
 6277 0122 3B68     		ldr	r3, [r7, #0]
 6278 0124 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6279 0126 03F00803 		and	r3, r3, #8
 6280 012a DBB2     		uxtb	r3, r3
 6281 012c 002B     		cmp	r3, #0
 6282 012e 04D0     		beq	.L224
2327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.bblerr = 1;
 6283              		.loc 2 2327 0
 6284 0130 7B69     		ldr	r3, [r7, #20]
 6285 0132 43F48073 		orr	r3, r3, #256
 6286 0136 7B61     		str	r3, [r7, #20]
 6287 0138 0FE0     		b	.L225
 6288              	.L224:
2328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
2329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.nak = 1;
 6289              		.loc 2 2329 0
 6290 013a 7B69     		ldr	r3, [r7, #20]
 6291 013c 43F01003 		orr	r3, r3, #16
 6292 0140 7B61     		str	r3, [r7, #20]
2330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.nyet = 1;
 6293              		.loc 2 2330 0
 6294 0142 7B69     		ldr	r3, [r7, #20]
 6295 0144 43F04003 		orr	r3, r3, #64
 6296 0148 7B61     		str	r3, [r7, #20]
2331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (hc->do_ping) {
 6297              		.loc 2 2331 0
 6298 014a 3B68     		ldr	r3, [r7, #0]
 6299 014c DB7E     		ldrb	r3, [r3, #27]	@ zero_extendqisi2
 6300 014e 002B     		cmp	r3, #0
 6301 0150 03D0     		beq	.L225
2332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					hc_intr_mask.b.ack = 1;
 6302              		.loc 2 2332 0
 6303 0152 7B69     		ldr	r3, [r7, #20]
 6304 0154 43F02003 		orr	r3, r3, #32
 6305 0158 7B61     		str	r3, [r7, #20]
 6306              	.L225:
2333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
2334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->do_split) {
 6307              		.loc 2 2336 0
 6308 015a 3B68     		ldr	r3, [r7, #0]
 6309 015c 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 6310 0160 002B     		cmp	r3, #0
 6311 0162 11D0     		beq	.L226
2337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.nak = 1;
 6312              		.loc 2 2337 0
 6313 0164 7B69     		ldr	r3, [r7, #20]
 6314 0166 43F01003 		orr	r3, r3, #16
 6315 016a 7B61     		str	r3, [r7, #20]
2338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (hc->complete_split) {
 6316              		.loc 2 2338 0
 6317 016c 3B68     		ldr	r3, [r7, #0]
 6318 016e 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 6319 0172 002B     		cmp	r3, #0
 6320 0174 04D0     		beq	.L227
2339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					hc_intr_mask.b.nyet = 1;
 6321              		.loc 2 2339 0
 6322 0176 7B69     		ldr	r3, [r7, #20]
 6323 0178 43F04003 		orr	r3, r3, #64
 6324 017c 7B61     		str	r3, [r7, #20]
 6325 017e 03E0     		b	.L226
 6326              	.L227:
2340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				} else {
2341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					hc_intr_mask.b.ack = 1;
 6327              		.loc 2 2341 0
 6328 0180 7B69     		ldr	r3, [r7, #20]
 6329 0182 43F02003 		orr	r3, r3, #32
 6330 0186 7B61     		str	r3, [r7, #20]
 6331              	.L226:
2342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
2343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->error_state) {
 6332              		.loc 2 2345 0
 6333 0188 3B68     		ldr	r3, [r7, #0]
 6334 018a 1B7F     		ldrb	r3, [r3, #28]	@ zero_extendqisi2
 6335 018c 002B     		cmp	r3, #0
 6336 018e 5FD0     		beq	.L235
2346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.ack = 1;
 6337              		.loc 2 2346 0
 6338 0190 7B69     		ldr	r3, [r7, #20]
 6339 0192 43F02003 		orr	r3, r3, #32
 6340 0196 7B61     		str	r3, [r7, #20]
2347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 6341              		.loc 2 2348 0
 6342 0198 5AE0     		b	.L235
 6343              	.L223:
2349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		case DWC_OTG_EP_TYPE_INTR:
2350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.xfercompl = 1;
 6344              		.loc 2 2350 0
 6345 019a 7B69     		ldr	r3, [r7, #20]
 6346 019c 43F00103 		orr	r3, r3, #1
 6347 01a0 7B61     		str	r3, [r7, #20]
2351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.nak = 1;
 6348              		.loc 2 2351 0
 6349 01a2 7B69     		ldr	r3, [r7, #20]
 6350 01a4 43F01003 		orr	r3, r3, #16
 6351 01a8 7B61     		str	r3, [r7, #20]
2352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.stall = 1;
 6352              		.loc 2 2352 0
 6353 01aa 7B69     		ldr	r3, [r7, #20]
 6354 01ac 43F00803 		orr	r3, r3, #8
 6355 01b0 7B61     		str	r3, [r7, #20]
2353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.xacterr = 1;
 6356              		.loc 2 2353 0
 6357 01b2 7B69     		ldr	r3, [r7, #20]
 6358 01b4 43F08003 		orr	r3, r3, #128
 6359 01b8 7B61     		str	r3, [r7, #20]
2354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.datatglerr = 1;
 6360              		.loc 2 2354 0
 6361 01ba 7B69     		ldr	r3, [r7, #20]
 6362 01bc 43F48063 		orr	r3, r3, #1024
 6363 01c0 7B61     		str	r3, [r7, #20]
2355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.frmovrun = 1;
 6364              		.loc 2 2355 0
 6365 01c2 7B69     		ldr	r3, [r7, #20]
 6366 01c4 43F40073 		orr	r3, r3, #512
 6367 01c8 7B61     		str	r3, [r7, #20]
2356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->ep_is_in) {
 6368              		.loc 2 2357 0
 6369 01ca 3B68     		ldr	r3, [r7, #0]
 6370 01cc 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6371 01ce 03F00803 		and	r3, r3, #8
 6372 01d2 DBB2     		uxtb	r3, r3
 6373 01d4 002B     		cmp	r3, #0
 6374 01d6 03D0     		beq	.L229
2358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.bblerr = 1;
 6375              		.loc 2 2358 0
 6376 01d8 7B69     		ldr	r3, [r7, #20]
 6377 01da 43F48073 		orr	r3, r3, #256
 6378 01de 7B61     		str	r3, [r7, #20]
 6379              	.L229:
2359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->error_state) {
 6380              		.loc 2 2360 0
 6381 01e0 3B68     		ldr	r3, [r7, #0]
 6382 01e2 1B7F     		ldrb	r3, [r3, #28]	@ zero_extendqisi2
 6383 01e4 002B     		cmp	r3, #0
 6384 01e6 03D0     		beq	.L230
2361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.ack = 1;
 6385              		.loc 2 2361 0
 6386 01e8 7B69     		ldr	r3, [r7, #20]
 6387 01ea 43F02003 		orr	r3, r3, #32
 6388 01ee 7B61     		str	r3, [r7, #20]
 6389              	.L230:
2362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->do_split) {
 6390              		.loc 2 2363 0
 6391 01f0 3B68     		ldr	r3, [r7, #0]
 6392 01f2 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 6393 01f6 002B     		cmp	r3, #0
 6394 01f8 2CD0     		beq	.L236
2364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (hc->complete_split) {
 6395              		.loc 2 2364 0
 6396 01fa 3B68     		ldr	r3, [r7, #0]
 6397 01fc 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 6398 0200 002B     		cmp	r3, #0
 6399 0202 04D0     		beq	.L232
2365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					hc_intr_mask.b.nyet = 1;
 6400              		.loc 2 2365 0
 6401 0204 7B69     		ldr	r3, [r7, #20]
 6402 0206 43F04003 		orr	r3, r3, #64
 6403 020a 7B61     		str	r3, [r7, #20]
2366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				} else {
2367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					hc_intr_mask.b.ack = 1;
2368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
2369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 6404              		.loc 2 2370 0
 6405 020c 22E0     		b	.L236
 6406              	.L232:
2367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					hc_intr_mask.b.ack = 1;
 6407              		.loc 2 2367 0
 6408 020e 7B69     		ldr	r3, [r7, #20]
 6409 0210 43F02003 		orr	r3, r3, #32
 6410 0214 7B61     		str	r3, [r7, #20]
 6411              		.loc 2 2370 0
 6412 0216 1DE0     		b	.L236
 6413              	.L222:
2371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		case DWC_OTG_EP_TYPE_ISOC:
2372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.xfercompl = 1;
 6414              		.loc 2 2372 0
 6415 0218 7B69     		ldr	r3, [r7, #20]
 6416 021a 43F00103 		orr	r3, r3, #1
 6417 021e 7B61     		str	r3, [r7, #20]
2373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.frmovrun = 1;
 6418              		.loc 2 2373 0
 6419 0220 7B69     		ldr	r3, [r7, #20]
 6420 0222 43F40073 		orr	r3, r3, #512
 6421 0226 7B61     		str	r3, [r7, #20]
2374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc_intr_mask.b.ack = 1;
 6422              		.loc 2 2374 0
 6423 0228 7B69     		ldr	r3, [r7, #20]
 6424 022a 43F02003 		orr	r3, r3, #32
 6425 022e 7B61     		str	r3, [r7, #20]
2375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->ep_is_in) {
 6426              		.loc 2 2376 0
 6427 0230 3B68     		ldr	r3, [r7, #0]
 6428 0232 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6429 0234 03F00803 		and	r3, r3, #8
 6430 0238 DBB2     		uxtb	r3, r3
 6431 023a 002B     		cmp	r3, #0
 6432 023c 0CD0     		beq	.L237
2377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.xacterr = 1;
 6433              		.loc 2 2377 0
 6434 023e 7B69     		ldr	r3, [r7, #20]
 6435 0240 43F08003 		orr	r3, r3, #128
 6436 0244 7B61     		str	r3, [r7, #20]
2378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_intr_mask.b.bblerr = 1;
 6437              		.loc 2 2378 0
 6438 0246 7B69     		ldr	r3, [r7, #20]
 6439 0248 43F48073 		orr	r3, r3, #256
 6440 024c 7B61     		str	r3, [r7, #20]
2379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 6441              		.loc 2 2380 0
 6442 024e 03E0     		b	.L237
 6443              	.L235:
2348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 6444              		.loc 2 2348 0
 6445 0250 00BF     		nop
 6446 0252 02E0     		b	.L220
 6447              	.L236:
2370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 6448              		.loc 2 2370 0
 6449 0254 00BF     		nop
 6450 0256 00E0     		b	.L220
 6451              	.L237:
 6452              		.loc 2 2380 0
 6453 0258 00BF     		nop
 6454              	.L220:
2381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcintmsk, hc_intr_mask.d32);
 6455              		.loc 2 2383 0
 6456 025a FB69     		ldr	r3, [r7, #28]
 6457 025c 03F10C02 		add	r2, r3, #12
 6458 0260 7B69     		ldr	r3, [r7, #20]
 6459 0262 1046     		mov	r0, r2
 6460 0264 1946     		mov	r1, r3
 6461 0266 FFF7FEFF 		bl	DWC_WRITE_REG32
2384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable the top level host channel interrupt. */
2386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	intr_enable = (1 << hc_num);
 6462              		.loc 2 2386 0
 6463 026a 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 6464 026e 4FF00102 		mov	r2, #1
 6465 0272 02FA03F3 		lsl	r3, r2, r3
 6466 0276 BB61     		str	r3, [r7, #24]
2387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&host_if->host_global_regs->haintmsk, 0, intr_enable);
 6467              		.loc 2 2387 0
 6468 0278 3B6A     		ldr	r3, [r7, #32]
 6469 027a 1B68     		ldr	r3, [r3, #0]
 6470 027c 03F11803 		add	r3, r3, #24
 6471 0280 1846     		mov	r0, r3
 6472 0282 4FF00001 		mov	r1, #0
 6473 0286 BA69     		ldr	r2, [r7, #24]
 6474 0288 FFF7FEFF 		bl	DWC_MODIFY_REG32
2388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Make sure host channel interrupts are enabled. */
2390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk.b.hcintr = 1;
 6475              		.loc 2 2390 0
 6476 028c 3B69     		ldr	r3, [r7, #16]
 6477 028e 43F00073 		orr	r3, r3, #33554432
 6478 0292 3B61     		str	r3, [r7, #16]
2391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, 0, gintmsk.d32);
 6479              		.loc 2 2391 0
 6480 0294 7B68     		ldr	r3, [r7, #4]
 6481 0296 5B68     		ldr	r3, [r3, #4]
 6482 0298 03F11802 		add	r2, r3, #24
 6483 029c 3B69     		ldr	r3, [r7, #16]
 6484 029e 1046     		mov	r0, r2
 6485 02a0 4FF00001 		mov	r1, #0
 6486 02a4 1A46     		mov	r2, r3
 6487 02a6 FFF7FEFF 		bl	DWC_MODIFY_REG32
2392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
2394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Program the HCCHARn register with the endpoint characteristics for
2395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * the current transfer.
2396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
2397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.d32 = 0;
 6488              		.loc 2 2397 0
 6489 02aa 4FF00003 		mov	r3, #0
 6490 02ae FB60     		str	r3, [r7, #12]
2398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.devaddr = hc->dev_addr;
 6491              		.loc 2 2398 0
 6492 02b0 3B68     		ldr	r3, [r7, #0]
 6493 02b2 5B78     		ldrb	r3, [r3, #1]
 6494 02b4 C3F30603 		ubfx	r3, r3, #0, #7
 6495 02b8 DAB2     		uxtb	r2, r3
 6496 02ba FB68     		ldr	r3, [r7, #12]
 6497 02bc 62F39C53 		bfi	r3, r2, #22, #7
 6498 02c0 FB60     		str	r3, [r7, #12]
2399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.epnum = hc->ep_num;
 6499              		.loc 2 2399 0
 6500 02c2 3B68     		ldr	r3, [r7, #0]
 6501 02c4 1B68     		ldr	r3, [r3, #0]
 6502 02c6 C3F3C333 		ubfx	r3, r3, #15, #4
 6503 02ca DAB2     		uxtb	r2, r3
 6504 02cc FB68     		ldr	r3, [r7, #12]
 6505 02ce 62F3CE23 		bfi	r3, r2, #11, #4
 6506 02d2 FB60     		str	r3, [r7, #12]
2400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.epdir = hc->ep_is_in;
 6507              		.loc 2 2400 0
 6508 02d4 3B68     		ldr	r3, [r7, #0]
 6509 02d6 9B78     		ldrb	r3, [r3, #2]
 6510 02d8 C3F3C003 		ubfx	r3, r3, #3, #1
 6511 02dc DAB2     		uxtb	r2, r3
 6512 02de FB68     		ldr	r3, [r7, #12]
 6513 02e0 62F3CF33 		bfi	r3, r2, #15, #1
 6514 02e4 FB60     		str	r3, [r7, #12]
2401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.lspddev = (hc->speed == DWC_OTG_EP_SPEED_LOW);
 6515              		.loc 2 2401 0
 6516 02e6 3B68     		ldr	r3, [r7, #0]
 6517 02e8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6518 02ea 03F03003 		and	r3, r3, #48
 6519 02ee DBB2     		uxtb	r3, r3
 6520 02f0 002B     		cmp	r3, #0
 6521 02f2 14BF     		ite	ne
 6522 02f4 0023     		movne	r3, #0
 6523 02f6 0123     		moveq	r3, #1
 6524 02f8 DAB2     		uxtb	r2, r3
 6525 02fa FB68     		ldr	r3, [r7, #12]
 6526 02fc 62F35143 		bfi	r3, r2, #17, #1
 6527 0300 FB60     		str	r3, [r7, #12]
2402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.eptype = hc->ep_type;
 6528              		.loc 2 2402 0
 6529 0302 3B68     		ldr	r3, [r7, #0]
 6530 0304 9B78     		ldrb	r3, [r3, #2]
 6531 0306 C3F38113 		ubfx	r3, r3, #6, #2
 6532 030a DAB2     		uxtb	r2, r3
 6533 030c FB68     		ldr	r3, [r7, #12]
 6534 030e 62F39343 		bfi	r3, r2, #18, #2
 6535 0312 FB60     		str	r3, [r7, #12]
2403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.mps = hc->max_packet;
 6536              		.loc 2 2403 0
 6537 0314 3B68     		ldr	r3, [r7, #0]
 6538 0316 9B88     		ldrh	r3, [r3, #4]	@ movhi
 6539 0318 C3F30A03 		ubfx	r3, r3, #0, #11
 6540 031c 9AB2     		uxth	r2, r3
 6541 031e FB68     		ldr	r3, [r7, #12]
 6542 0320 62F30A03 		bfi	r3, r2, #0, #11
 6543 0324 FB60     		str	r3, [r7, #12]
2404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcchar, hcchar.d32);
 6544              		.loc 2 2405 0
 6545 0326 97F82720 		ldrb	r2, [r7, #39]	@ zero_extendqisi2
 6546 032a 3B6A     		ldr	r3, [r7, #32]
 6547 032c 02F10202 		add	r2, r2, #2
 6548 0330 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6549 0334 1A46     		mov	r2, r3
 6550 0336 FB68     		ldr	r3, [r7, #12]
 6551 0338 1046     		mov	r0, r2
 6552 033a 1946     		mov	r1, r3
 6553 033c FFF7FEFF 		bl	DWC_WRITE_REG32
2406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
2408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Dev Addr: %d\n", hcchar.b.devaddr);
2409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Ep Num: %d\n", hcchar.b.epnum);
2410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Is In: %d\n", hcchar.b.epdir);
2411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Is Low Speed: %d\n", hcchar.b.lspddev);
2412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Ep Type: %d\n", hcchar.b.eptype);
2413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Max Pkt: %d\n", hcchar.b.mps);
2414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Multi Cnt: %d\n", hcchar.b.multicnt);
2415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
2417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Program the HCSPLIT register for SPLITs
2418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
2419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcsplt.d32 = 0;
 6554              		.loc 2 2419 0
 6555 0340 4FF00003 		mov	r3, #0
 6556 0344 BB60     		str	r3, [r7, #8]
2420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->do_split) {
 6557              		.loc 2 2420 0
 6558 0346 3B68     		ldr	r3, [r7, #0]
 6559 0348 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 6560 034c 002B     		cmp	r3, #0
 6561 034e 27D0     		beq	.L234
2421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "Programming HC %d with split --> %s\n",
2422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    hc->hc_num,
2423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    hc->complete_split ? "CSPLIT" : "SSPLIT");
2424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcsplt.b.compsplt = hc->complete_split;
 6562              		.loc 2 2424 0
 6563 0350 3B68     		ldr	r3, [r7, #0]
 6564 0352 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 6565 0356 03F00103 		and	r3, r3, #1
 6566 035a DAB2     		uxtb	r2, r3
 6567 035c BB68     		ldr	r3, [r7, #8]
 6568 035e 62F31043 		bfi	r3, r2, #16, #1
 6569 0362 BB60     		str	r3, [r7, #8]
2425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcsplt.b.xactpos = hc->xact_pos;
 6570              		.loc 2 2425 0
 6571 0364 3B68     		ldr	r3, [r7, #0]
 6572 0366 93F82430 		ldrb	r3, [r3, #36]	@ zero_extendqisi2
 6573 036a 03F00303 		and	r3, r3, #3
 6574 036e DAB2     		uxtb	r2, r3
 6575 0370 BB68     		ldr	r3, [r7, #8]
 6576 0372 62F38F33 		bfi	r3, r2, #14, #2
 6577 0376 BB60     		str	r3, [r7, #8]
2426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcsplt.b.hubaddr = hc->hub_addr;
 6578              		.loc 2 2426 0
 6579 0378 3B68     		ldr	r3, [r7, #0]
 6580 037a 93F82230 		ldrb	r3, [r3, #34]	@ zero_extendqisi2
 6581 037e 03F07F03 		and	r3, r3, #127
 6582 0382 DAB2     		uxtb	r2, r3
 6583 0384 BB68     		ldr	r3, [r7, #8]
 6584 0386 62F3CD13 		bfi	r3, r2, #7, #7
 6585 038a BB60     		str	r3, [r7, #8]
2427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcsplt.b.prtaddr = hc->port_addr;
 6586              		.loc 2 2427 0
 6587 038c 3B68     		ldr	r3, [r7, #0]
 6588 038e 93F82330 		ldrb	r3, [r3, #35]	@ zero_extendqisi2
 6589 0392 03F07F03 		and	r3, r3, #127
 6590 0396 DAB2     		uxtb	r2, r3
 6591 0398 BB68     		ldr	r3, [r7, #8]
 6592 039a 62F30603 		bfi	r3, r2, #0, #7
 6593 039e BB60     		str	r3, [r7, #8]
 6594              	.L234:
2428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	  comp split %d\n", hc->complete_split);
2429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	  xact pos %d\n", hc->xact_pos);
2430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	  hub addr %d\n", hc->hub_addr);
2431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	  port addr %d\n", hc->port_addr);
2432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	  is_in %d\n", hc->ep_is_in);
2433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	  Max Pkt: %d\n", hcchar.b.mps);
2434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	  xferlen: %d\n", hc->xfer_len);
2435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcsplt, hcsplt.d32);
 6595              		.loc 2 2436 0
 6596 03a0 97F82720 		ldrb	r2, [r7, #39]	@ zero_extendqisi2
 6597 03a4 3B6A     		ldr	r3, [r7, #32]
 6598 03a6 02F10202 		add	r2, r2, #2
 6599 03aa 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6600 03ae 03F10402 		add	r2, r3, #4
 6601 03b2 BB68     		ldr	r3, [r7, #8]
 6602 03b4 1046     		mov	r0, r2
 6603 03b6 1946     		mov	r1, r3
 6604 03b8 FFF7FEFF 		bl	DWC_WRITE_REG32
2437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 6605              		.loc 2 2438 0
 6606 03bc 07F12807 		add	r7, r7, #40
 6607 03c0 BD46     		mov	sp, r7
 6608 03c2 80BD     		pop	{r7, pc}
 6609              		.cfi_endproc
 6610              	.LFE46:
 6612              		.section	.text.dwc_otg_hc_halt,"ax",%progbits
 6613              		.align	2
 6614              		.global	dwc_otg_hc_halt
 6615              		.thumb
 6616              		.thumb_func
 6618              	dwc_otg_hc_halt:
 6619              	.LFB47:
2439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Attempts to halt a host channel. This function should only be called in
2442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Slave mode or to abort a transfer in either Slave mode or DMA mode. Under
2443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * normal circumstances in DMA mode, the controller halts the channel when the
2444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * transfer is complete or a condition occurs that requires application
2445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * intervention.
2446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * In slave mode, checks for a free request queue entry, then sets the Channel
2448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Enable and Channel Disable bits of the Host Channel Characteristics
2449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * register of the specified channel to intiate the halt. If there is no free
2450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * request queue entry, sets only the Channel Disable bit of the HCCHARn
2451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * register to flush requests for this channel. In the latter case, sets a
2452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * flag to indicate that the host channel needs to be halted when a request
2453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * queue slot is open.
2454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * In DMA mode, always sets the Channel Enable and Channel Disable bits of the
2456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * HCCHARn register. The controller ensures there is space in the request
2457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * queue before submitting the halt request.
2458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Some time may elapse before the core flushes any posted requests for this
2460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * host channel and halts. The Channel Halted interrupt handler completes the
2461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * deactivation of the host channel.
2462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Controller register interface.
2464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param hc Host channel to halt.
2465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param halt_status Reason for halting the channel.
2466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_hc_halt(dwc_otg_core_if_t * core_if,
2468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     dwc_hc_t * hc, dwc_otg_halt_status_e halt_status)
2469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 6620              		.loc 2 2469 0
 6621              		.cfi_startproc
 6622              		@ args = 0, pretend = 0, frame = 48
 6623              		@ frame_needed = 1, uses_anonymous_args = 0
 6624 0000 80B5     		push	{r7, lr}
 6625              	.LCFI87:
 6626              		.cfi_def_cfa_offset 8
 6627              		.cfi_offset 7, -8
 6628              		.cfi_offset 14, -4
 6629 0002 8CB0     		sub	sp, sp, #48
 6630              	.LCFI88:
 6631              		.cfi_def_cfa_offset 56
 6632 0004 00AF     		add	r7, sp, #0
 6633              	.LCFI89:
 6634              		.cfi_def_cfa_register 7
 6635 0006 F860     		str	r0, [r7, #12]
 6636 0008 B960     		str	r1, [r7, #8]
 6637 000a 1346     		mov	r3, r2
 6638 000c FB71     		strb	r3, [r7, #7]
2470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gnptxsts_data_t nptxsts;
2471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hptxsts_data_t hptxsts;
2472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar_data_t hcchar;
2473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_hc_regs_t *hc_regs;
2474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs;
2475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_host_global_regs_t *host_global_regs;
2476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 6639              		.loc 2 2477 0
 6640 000e FB68     		ldr	r3, [r7, #12]
 6641 0010 DB68     		ldr	r3, [r3, #12]
 6642 0012 BA68     		ldr	r2, [r7, #8]
 6643 0014 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
 6644 0016 02F10202 		add	r2, r2, #2
 6645 001a 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6646 001e FB62     		str	r3, [r7, #44]
2478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	global_regs = core_if->core_global_regs;
 6647              		.loc 2 2478 0
 6648 0020 FB68     		ldr	r3, [r7, #12]
 6649 0022 5B68     		ldr	r3, [r3, #4]
 6650 0024 BB62     		str	r3, [r7, #40]
2479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	host_global_regs = core_if->host_if->host_global_regs;
 6651              		.loc 2 2479 0
 6652 0026 FB68     		ldr	r3, [r7, #12]
 6653 0028 DB68     		ldr	r3, [r3, #12]
 6654 002a 1B68     		ldr	r3, [r3, #0]
 6655 002c 7B62     		str	r3, [r7, #36]
2480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_ASSERT(!(halt_status == DWC_OTG_HC_XFER_NO_HALT_STATUS),
2482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   "halt_status = %d\n", halt_status);
2483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (halt_status == DWC_OTG_HC_XFER_URB_DEQUEUE ||
 6656              		.loc 2 2484 0
 6657 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 6658 0030 0D2B     		cmp	r3, #13
 6659 0032 02D0     		beq	.L239
 6660              		.loc 2 2484 0 is_stmt 0 discriminator 1
 6661 0034 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 6662 0036 0B2B     		cmp	r3, #11
 6663 0038 27D1     		bne	.L240
 6664              	.L239:
 6665              	.LBB16:
2485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    halt_status == DWC_OTG_HC_XFER_AHB_ERR) {
2486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/*
2487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Disable all channel interrupts except Ch Halted. The QTD
2488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * and QH state associated with this transfer has been cleared
2489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * (in the case of URB_DEQUEUE), so the channel needs to be
2490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * shut down carefully to prevent crashes.
2491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
2492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcintmsk_data_t hcintmsk;
2493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcintmsk.d32 = 0;
 6666              		.loc 2 2493 0 is_stmt 1
 6667 003a 4FF00003 		mov	r3, #0
 6668 003e 7B61     		str	r3, [r7, #20]
2494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcintmsk.b.chhltd = 1;
 6669              		.loc 2 2494 0
 6670 0040 7B69     		ldr	r3, [r7, #20]
 6671 0042 43F00203 		orr	r3, r3, #2
 6672 0046 7B61     		str	r3, [r7, #20]
2495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&hc_regs->hcintmsk, hcintmsk.d32);
 6673              		.loc 2 2495 0
 6674 0048 FB6A     		ldr	r3, [r7, #44]
 6675 004a 03F10C02 		add	r2, r3, #12
 6676 004e 7B69     		ldr	r3, [r7, #20]
 6677 0050 1046     		mov	r0, r2
 6678 0052 1946     		mov	r1, r3
 6679 0054 FFF7FEFF 		bl	DWC_WRITE_REG32
2496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/*
2498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Make sure no other interrupts besides halt are currently
2499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * pending. Handling another interrupt could cause a crash due
2500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * to the QTD and QH state.
2501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
2502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&hc_regs->hcint, ~hcintmsk.d32);
 6680              		.loc 2 2502 0
 6681 0058 FB6A     		ldr	r3, [r7, #44]
 6682 005a 03F10802 		add	r2, r3, #8
 6683 005e 7B69     		ldr	r3, [r7, #20]
 6684 0060 6FEA0303 		mvn	r3, r3
 6685 0064 1046     		mov	r0, r2
 6686 0066 1946     		mov	r1, r3
 6687 0068 FFF7FEFF 		bl	DWC_WRITE_REG32
2503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/*
2505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Make sure the halt status is set to URB_DEQUEUE or AHB_ERR
2506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * even if the channel was already halted for some other
2507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * reason.
2508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
2509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hc->halt_status = halt_status;
 6688              		.loc 2 2509 0
 6689 006c BB68     		ldr	r3, [r7, #8]
 6690 006e FA79     		ldrb	r2, [r7, #7]
 6691 0070 DA77     		strb	r2, [r3, #31]
2510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 6692              		.loc 2 2511 0
 6693 0072 FB6A     		ldr	r3, [r7, #44]
 6694 0074 1846     		mov	r0, r3
 6695 0076 FFF7FEFF 		bl	DWC_READ_REG32
 6696 007a 0346     		mov	r3, r0
 6697 007c BB61     		str	r3, [r7, #24]
2512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hcchar.b.chen == 0) {
 6698              		.loc 2 2512 0
 6699 007e FB7E     		ldrb	r3, [r7, #27]	@ zero_extendqisi2
 6700 0080 23F07F03 		bic	r3, r3, #127
 6701 0084 DBB2     		uxtb	r3, r3
 6702 0086 002B     		cmp	r3, #0
 6703 0088 6AD0     		beq	.L238
 6704              	.L240:
 6705              	.LBE16:
2513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/*
2514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * The channel is either already halted or it hasn't
2515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * started yet. In DMA mode, the transfer may halt if
2516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * it finishes normally or a condition occurs that
2517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * requires driver intervention. Don't want to halt
2518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * the channel again. In either Slave or DMA mode,
2519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * it's possible that the transfer has been assigned
2520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * to a channel, but not started yet when an URB is
2521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * dequeued. Don't want to halt a channel that hasn't
2522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * started yet.
2523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
2524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
2525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->halt_pending) {
 6706              		.loc 2 2527 0
 6707 008a BB68     		ldr	r3, [r7, #8]
 6708 008c 9B7F     		ldrb	r3, [r3, #30]	@ zero_extendqisi2
 6709 008e 002B     		cmp	r3, #0
 6710 0090 66D1     		bne	.L238
2528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/*
2529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * A halt has already been issued for this channel. This might
2530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * happen when a transfer is aborted by a higher level in
2531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * the stack.
2532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
2533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF
2535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ("*** %s: Channel %d, _hc->halt_pending already set ***\n",
2536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     __func__, hc->hc_num);
2537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
2540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 6711              		.loc 2 2542 0
 6712 0092 FB6A     		ldr	r3, [r7, #44]
 6713 0094 1846     		mov	r0, r3
 6714 0096 FFF7FEFF 		bl	DWC_READ_REG32
 6715 009a 0346     		mov	r3, r0
 6716 009c BB61     		str	r3, [r7, #24]
2543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* No need to set the bit in DDMA for disabling the channel */
2545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	//TODO check it everywhere channel is disabled          
2546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->core_params->dma_desc_enable)
 6717              		.loc 2 2546 0
 6718 009e FB68     		ldr	r3, [r7, #12]
 6719 00a0 1B68     		ldr	r3, [r3, #0]
 6720 00a2 DB68     		ldr	r3, [r3, #12]
 6721 00a4 002B     		cmp	r3, #0
 6722 00a6 03D1     		bne	.L243
2547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcchar.b.chen = 1;
 6723              		.loc 2 2547 0
 6724 00a8 BB69     		ldr	r3, [r7, #24]
 6725 00aa 43F00043 		orr	r3, r3, #-2147483648
 6726 00ae BB61     		str	r3, [r7, #24]
 6727              	.L243:
2548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.chdis = 1;
 6728              		.loc 2 2548 0
 6729 00b0 BB69     		ldr	r3, [r7, #24]
 6730 00b2 43F08043 		orr	r3, r3, #1073741824
 6731 00b6 BB61     		str	r3, [r7, #24]
2549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->dma_enable) {
 6732              		.loc 2 2550 0
 6733 00b8 FB68     		ldr	r3, [r7, #12]
 6734 00ba 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 6735 00be 002B     		cmp	r3, #0
 6736 00c0 32D1     		bne	.L244
2551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Check for space in the request queue to issue the halt. */
2552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 6737              		.loc 2 2552 0
 6738 00c2 BB68     		ldr	r3, [r7, #8]
 6739 00c4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6740 00c6 23F03F03 		bic	r3, r3, #63
 6741 00ca DBB2     		uxtb	r3, r3
 6742 00cc 002B     		cmp	r3, #0
 6743 00ce 06D0     		beq	.L245
2553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
 6744              		.loc 2 2553 0 discriminator 1
 6745 00d0 BB68     		ldr	r3, [r7, #8]
 6746 00d2 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6747 00d4 23F03F03 		bic	r3, r3, #63
 6748 00d8 DBB2     		uxtb	r3, r3
2552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 6749              		.loc 2 2552 0 discriminator 1
 6750 00da 802B     		cmp	r3, #128
 6751 00dc 10D1     		bne	.L246
 6752              	.L245:
2554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 6753              		.loc 2 2554 0
 6754 00de BB6A     		ldr	r3, [r7, #40]
 6755 00e0 03F12C03 		add	r3, r3, #44
 6756 00e4 1846     		mov	r0, r3
 6757 00e6 FFF7FEFF 		bl	DWC_READ_REG32
 6758 00ea 0346     		mov	r3, r0
 6759 00ec 3B62     		str	r3, [r7, #32]
2555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (nptxsts.b.nptxqspcavail == 0) {
 6760              		.loc 2 2555 0
 6761 00ee 97F82230 		ldrb	r3, [r7, #34]	@ zero_extendqisi2
 6762 00f2 002B     		cmp	r3, #0
 6763 00f4 18D1     		bne	.L244
2556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hcchar.b.chen = 0;
 6764              		.loc 2 2556 0
 6765 00f6 BB69     		ldr	r3, [r7, #24]
 6766 00f8 6FF3DF73 		bfc	r3, #31, #1
 6767 00fc BB61     		str	r3, [r7, #24]
2555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (nptxsts.b.nptxqspcavail == 0) {
 6768              		.loc 2 2555 0
 6769 00fe 13E0     		b	.L244
 6770              	.L246:
2557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
2559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hptxsts.d32 =
2560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&host_global_regs->hptxsts);
 6771              		.loc 2 2560 0
 6772 0100 7B6A     		ldr	r3, [r7, #36]
 6773 0102 03F11003 		add	r3, r3, #16
 6774 0106 1846     		mov	r0, r3
 6775 0108 FFF7FEFF 		bl	DWC_READ_REG32
 6776 010c 0346     		mov	r3, r0
2559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hptxsts.d32 =
 6777              		.loc 2 2559 0
 6778 010e FB61     		str	r3, [r7, #28]
2561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if ((hptxsts.b.ptxqspcavail == 0)
 6779              		.loc 2 2561 0
 6780 0110 BB7F     		ldrb	r3, [r7, #30]	@ zero_extendqisi2
 6781 0112 002B     		cmp	r3, #0
 6782 0114 04D0     		beq	.L248
2562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    || (core_if->queuing_high_bandwidth)) {
 6783              		.loc 2 2562 0
 6784 0116 FB68     		ldr	r3, [r7, #12]
 6785 0118 93F84B30 		ldrb	r3, [r3, #75]	@ zero_extendqisi2
 6786 011c 002B     		cmp	r3, #0
 6787 011e 03D0     		beq	.L244
 6788              	.L248:
2563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hcchar.b.chen = 0;
 6789              		.loc 2 2563 0
 6790 0120 BB69     		ldr	r3, [r7, #24]
 6791 0122 6FF3DF73 		bfc	r3, #31, #1
 6792 0126 BB61     		str	r3, [r7, #24]
 6793              	.L244:
2564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 6794              		.loc 2 2567 0
 6795 0128 FA6A     		ldr	r2, [r7, #44]
 6796 012a BB69     		ldr	r3, [r7, #24]
 6797 012c 1046     		mov	r0, r2
 6798 012e 1946     		mov	r1, r3
 6799 0130 FFF7FEFF 		bl	DWC_WRITE_REG32
2568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->halt_status = halt_status;
 6800              		.loc 2 2569 0
 6801 0134 BB68     		ldr	r3, [r7, #8]
 6802 0136 FA79     		ldrb	r2, [r7, #7]
 6803 0138 DA77     		strb	r2, [r3, #31]
2570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hcchar.b.chen) {
 6804              		.loc 2 2571 0
 6805 013a FB7E     		ldrb	r3, [r7, #27]	@ zero_extendqisi2
 6806 013c 23F07F03 		bic	r3, r3, #127
 6807 0140 DBB2     		uxtb	r3, r3
 6808 0142 002B     		cmp	r3, #0
 6809 0144 08D0     		beq	.L249
2572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hc->halt_pending = 1;
 6810              		.loc 2 2572 0
 6811 0146 BB68     		ldr	r3, [r7, #8]
 6812 0148 4FF00102 		mov	r2, #1
 6813 014c 9A77     		strb	r2, [r3, #30]
2573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hc->halt_on_queue = 0;
 6814              		.loc 2 2573 0
 6815 014e BB68     		ldr	r3, [r7, #8]
 6816 0150 4FF00002 		mov	r2, #0
 6817 0154 5A77     		strb	r2, [r3, #29]
 6818 0156 03E0     		b	.L238
 6819              	.L249:
2574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
2575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hc->halt_on_queue = 1;
 6820              		.loc 2 2575 0
 6821 0158 BB68     		ldr	r3, [r7, #8]
 6822 015a 4FF00102 		mov	r2, #1
 6823 015e 5A77     		strb	r2, [r3, #29]
 6824              	.L238:
2576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
2579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 hcchar: 0x%08x\n", hcchar.d32);
2580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 halt_pending: %d\n", hc->halt_pending);
2581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 halt_on_queue: %d\n", hc->halt_on_queue);
2582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 halt_status: %d\n", hc->halt_status);
2583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
2585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 6825              		.loc 2 2585 0
 6826 0160 07F13007 		add	r7, r7, #48
 6827 0164 BD46     		mov	sp, r7
 6828 0166 80BD     		pop	{r7, pc}
 6829              		.cfi_endproc
 6830              	.LFE47:
 6832              		.section	.text.dwc_otg_hc_cleanup,"ax",%progbits
 6833              		.align	2
 6834              		.global	dwc_otg_hc_cleanup
 6835              		.thumb
 6836              		.thumb_func
 6838              	dwc_otg_hc_cleanup:
 6839              	.LFB48:
2586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Clears the transfer state for a host channel. This function is normally
2589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * called after a transfer is done and the host channel is being released.
2590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
2592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param hc Identifies the host channel to clean up.
2593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_hc_cleanup(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
2595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 6840              		.loc 2 2595 0
 6841              		.cfi_startproc
 6842              		@ args = 0, pretend = 0, frame = 16
 6843              		@ frame_needed = 1, uses_anonymous_args = 0
 6844 0000 80B5     		push	{r7, lr}
 6845              	.LCFI90:
 6846              		.cfi_def_cfa_offset 8
 6847              		.cfi_offset 7, -8
 6848              		.cfi_offset 14, -4
 6849 0002 84B0     		sub	sp, sp, #16
 6850              	.LCFI91:
 6851              		.cfi_def_cfa_offset 24
 6852 0004 00AF     		add	r7, sp, #0
 6853              	.LCFI92:
 6854              		.cfi_def_cfa_register 7
 6855 0006 7860     		str	r0, [r7, #4]
 6856 0008 3960     		str	r1, [r7, #0]
2596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_hc_regs_t *hc_regs;
2597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->xfer_started = 0;
 6857              		.loc 2 2598 0
 6858 000a 3B68     		ldr	r3, [r7, #0]
 6859 000c 4FF00002 		mov	r2, #0
 6860 0010 9A76     		strb	r2, [r3, #26]
2599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
2601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * Clear channel interrupt enables and any unhandled channel interrupt
2602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * conditions.
2603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
2604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 6861              		.loc 2 2604 0
 6862 0012 7B68     		ldr	r3, [r7, #4]
 6863 0014 DB68     		ldr	r3, [r3, #12]
 6864 0016 3A68     		ldr	r2, [r7, #0]
 6865 0018 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
 6866 001a 02F10202 		add	r2, r2, #2
 6867 001e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 6868 0022 FB60     		str	r3, [r7, #12]
2605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcintmsk, 0);
 6869              		.loc 2 2605 0
 6870 0024 FB68     		ldr	r3, [r7, #12]
 6871 0026 03F10C03 		add	r3, r3, #12
 6872 002a 1846     		mov	r0, r3
 6873 002c 4FF00001 		mov	r1, #0
 6874 0030 FFF7FEFF 		bl	DWC_WRITE_REG32
2606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcint, 0xFFFFFFFF);
 6875              		.loc 2 2606 0
 6876 0034 FB68     		ldr	r3, [r7, #12]
 6877 0036 03F10803 		add	r3, r3, #8
 6878 003a 1846     		mov	r0, r3
 6879 003c 4FF0FF31 		mov	r1, #-1
 6880 0040 FFF7FEFF 		bl	DWC_WRITE_REG32
2607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_TIMER_CANCEL(core_if->hc_xfer_timer[hc->hc_num]);
2609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 6881              		.loc 2 2610 0
 6882 0044 07F11007 		add	r7, r7, #16
 6883 0048 BD46     		mov	sp, r7
 6884 004a 80BD     		pop	{r7, pc}
 6885              		.cfi_endproc
 6886              	.LFE48:
 6888              		.section	.text.hc_set_even_odd_frame,"ax",%progbits
 6889              		.align	2
 6890              		.thumb
 6891              		.thumb_func
 6893              	hc_set_even_odd_frame:
 6894              	.LFB49:
2611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Sets the channel property that indicates in which frame a periodic transfer
2614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * should occur. This is always set to the _next_ frame. This function has no
2615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * effect on non-periodic transfers.
2616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
2618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param hc Identifies the host channel to set up and its properties.
2619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param hcchar Current value of the HCCHAR register for the specified host
2620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * channel.
2621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static inline void hc_set_even_odd_frame(dwc_otg_core_if_t * core_if,
2623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 dwc_hc_t * hc, hcchar_data_t * hcchar)
2624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 6895              		.loc 2 2624 0
 6896              		.cfi_startproc
 6897              		@ args = 0, pretend = 0, frame = 24
 6898              		@ frame_needed = 1, uses_anonymous_args = 0
 6899 0000 80B5     		push	{r7, lr}
 6900              	.LCFI93:
 6901              		.cfi_def_cfa_offset 8
 6902              		.cfi_offset 7, -8
 6903              		.cfi_offset 14, -4
 6904 0002 86B0     		sub	sp, sp, #24
 6905              	.LCFI94:
 6906              		.cfi_def_cfa_offset 32
 6907 0004 00AF     		add	r7, sp, #0
 6908              	.LCFI95:
 6909              		.cfi_def_cfa_register 7
 6910 0006 F860     		str	r0, [r7, #12]
 6911 0008 B960     		str	r1, [r7, #8]
 6912 000a 7A60     		str	r2, [r7, #4]
2625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 6913              		.loc 2 2625 0
 6914 000c BB68     		ldr	r3, [r7, #8]
 6915 000e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6916 0010 23F03F03 		bic	r3, r3, #63
 6917 0014 DBB2     		uxtb	r3, r3
 6918 0016 C02B     		cmp	r3, #192
 6919 0018 06D0     		beq	.L253
2626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 6920              		.loc 2 2626 0 discriminator 1
 6921 001a BB68     		ldr	r3, [r7, #8]
 6922 001c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6923 001e 23F03F03 		bic	r3, r3, #63
 6924 0022 DBB2     		uxtb	r3, r3
2625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 6925              		.loc 2 2625 0 discriminator 1
 6926 0024 402B     		cmp	r3, #64
 6927 0026 16D1     		bne	.L252
 6928              	.L253:
 6929              	.LBB17:
2627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hfnum_data_t hfnum;
2628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hfnum.d32 =
2629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfnum);
 6930              		.loc 2 2629 0
 6931 0028 FB68     		ldr	r3, [r7, #12]
 6932 002a DB68     		ldr	r3, [r3, #12]
 6933 002c 1B68     		ldr	r3, [r3, #0]
 6934 002e 03F10803 		add	r3, r3, #8
 6935 0032 1846     		mov	r0, r3
 6936 0034 FFF7FEFF 		bl	DWC_READ_REG32
 6937 0038 0346     		mov	r3, r0
2628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hfnum.d32 =
 6938              		.loc 2 2628 0
 6939 003a 7B61     		str	r3, [r7, #20]
2630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* 1 if _next_ frame is odd, 0 if it's even */
2632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcchar->b.oddfrm = (hfnum.b.frnum & 0x1) ? 0 : 1;
 6940              		.loc 2 2632 0
 6941 003c BB8A     		ldrh	r3, [r7, #20]
 6942 003e 03F00103 		and	r3, r3, #1
 6943 0042 002B     		cmp	r3, #0
 6944 0044 14BF     		ite	ne
 6945 0046 0023     		movne	r3, #0
 6946 0048 0123     		moveq	r3, #1
 6947 004a D9B2     		uxtb	r1, r3
 6948 004c 7A68     		ldr	r2, [r7, #4]
 6949 004e 1368     		ldr	r3, [r2, #0]
 6950 0050 61F35D73 		bfi	r3, r1, #29, #1
 6951 0054 1360     		str	r3, [r2, #0]
 6952              	.L252:
 6953              	.LBE17:
2633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR && hc->do_split
2635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    && !hc->complete_split) {
2636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			switch (hfnum.b.frnum & 0x7) {
2637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			case 7:
2638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->hfnum_7_samples++;
2639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->hfnum_7_frrem_accum += hfnum.b.frrem;
2640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				break;
2641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			case 0:
2642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->hfnum_0_samples++;
2643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->hfnum_0_frrem_accum += hfnum.b.frrem;
2644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				break;
2645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			default:
2646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->hfnum_other_samples++;
2647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				core_if->hfnum_other_frrem_accum +=
2648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    hfnum.b.frrem;
2649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				break;
2650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 6954              		.loc 2 2654 0
 6955 0056 07F11807 		add	r7, r7, #24
 6956 005a BD46     		mov	sp, r7
 6957 005c 80BD     		pop	{r7, pc}
 6958              		.cfi_endproc
 6959              	.LFE49:
 6961 005e 00BF     		.section	.text.set_pid_isoc,"ax",%progbits
 6962              		.align	2
 6963              		.global	set_pid_isoc
 6964              		.thumb
 6965              		.thumb_func
 6967              	set_pid_isoc:
 6968              	.LFB50:
2655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void hc_xfer_timeout(void *ptr)
2658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
2659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_xfer_info_t *xfer_info = NULL;
2660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int hc_num = 0;
2661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ptr)
2663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		xfer_info = (hc_xfer_info_t *) ptr;
2664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!xfer_info->hc) {
2666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_ERROR("xfer_info->hc = %p\n", xfer_info->hc);
2667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
2668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_num = xfer_info->hc->hc_num;
2671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WARN("%s: timeout on channel %d\n", __func__, hc_num);
2672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WARN("	start_hcchar_val 0x%08x\n",
2673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 xfer_info->core_if->start_hcchar_val[hc_num]);
2674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
2675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void set_pid_isoc(dwc_hc_t * hc)
2678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 6969              		.loc 2 2678 0
 6970              		.cfi_startproc
 6971              		@ args = 0, pretend = 0, frame = 8
 6972              		@ frame_needed = 1, uses_anonymous_args = 0
 6973              		@ link register save eliminated.
 6974 0000 80B4     		push	{r7}
 6975              	.LCFI96:
 6976              		.cfi_def_cfa_offset 4
 6977              		.cfi_offset 7, -4
 6978 0002 83B0     		sub	sp, sp, #12
 6979              	.LCFI97:
 6980              		.cfi_def_cfa_offset 16
 6981 0004 00AF     		add	r7, sp, #0
 6982              	.LCFI98:
 6983              		.cfi_def_cfa_register 7
 6984 0006 7860     		str	r0, [r7, #4]
2679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set up the initial PID for the transfer. */
2680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->speed == DWC_OTG_EP_SPEED_HIGH) {
 6985              		.loc 2 2680 0
 6986 0008 7B68     		ldr	r3, [r7, #4]
 6987 000a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6988 000c 03F03003 		and	r3, r3, #48
 6989 0010 DBB2     		uxtb	r3, r3
 6990 0012 202B     		cmp	r3, #32
 6991 0014 3DD1     		bne	.L256
2681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_is_in) {
 6992              		.loc 2 2681 0
 6993 0016 7B68     		ldr	r3, [r7, #4]
 6994 0018 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 6995 001a 03F00803 		and	r3, r3, #8
 6996 001e DBB2     		uxtb	r3, r3
 6997 0020 002B     		cmp	r3, #0
 6998 0022 23D0     		beq	.L257
2682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->multi_count == 1) {
 6999              		.loc 2 2682 0
 7000 0024 7B68     		ldr	r3, [r7, #4]
 7001 0026 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 7002 0028 03F06003 		and	r3, r3, #96
 7003 002c DBB2     		uxtb	r3, r3
 7004 002e 202B     		cmp	r3, #32
 7005 0030 05D1     		bne	.L258
2683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 7006              		.loc 2 2683 0
 7007 0032 7A68     		ldr	r2, [r7, #4]
 7008 0034 5379     		ldrb	r3, [r2, #5]
 7009 0036 6FF3C403 		bfc	r3, #3, #2
 7010 003a 5371     		strb	r3, [r2, #5]
 7011 003c 2EE0     		b	.L255
 7012              	.L258:
2684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else if (hc->multi_count == 2) {
 7013              		.loc 2 2684 0
 7014 003e 7B68     		ldr	r3, [r7, #4]
 7015 0040 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 7016 0042 03F06003 		and	r3, r3, #96
 7017 0046 DBB2     		uxtb	r3, r3
 7018 0048 402B     		cmp	r3, #64
 7019 004a 07D1     		bne	.L260
2685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc->data_pid_start = DWC_OTG_HC_PID_DATA1;
 7020              		.loc 2 2685 0
 7021 004c 7A68     		ldr	r2, [r7, #4]
 7022 004e 5379     		ldrb	r3, [r2, #5]
 7023 0050 4FF00201 		mov	r1, #2
 7024 0054 61F3C403 		bfi	r3, r1, #3, #2
 7025 0058 5371     		strb	r3, [r2, #5]
 7026 005a 1FE0     		b	.L255
 7027              	.L260:
2686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
2687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc->data_pid_start = DWC_OTG_HC_PID_DATA2;
 7028              		.loc 2 2687 0
 7029 005c 7A68     		ldr	r2, [r7, #4]
 7030 005e 5379     		ldrb	r3, [r2, #5]
 7031 0060 4FF00101 		mov	r1, #1
 7032 0064 61F3C403 		bfi	r3, r1, #3, #2
 7033 0068 5371     		strb	r3, [r2, #5]
 7034 006a 17E0     		b	.L255
 7035              	.L257:
2688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
2690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->multi_count == 1) {
 7036              		.loc 2 2690 0
 7037 006c 7B68     		ldr	r3, [r7, #4]
 7038 006e 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 7039 0070 03F06003 		and	r3, r3, #96
 7040 0074 DBB2     		uxtb	r3, r3
 7041 0076 202B     		cmp	r3, #32
 7042 0078 05D1     		bne	.L261
2691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 7043              		.loc 2 2691 0
 7044 007a 7A68     		ldr	r2, [r7, #4]
 7045 007c 5379     		ldrb	r3, [r2, #5]
 7046 007e 6FF3C403 		bfc	r3, #3, #2
 7047 0082 5371     		strb	r3, [r2, #5]
 7048 0084 0AE0     		b	.L255
 7049              	.L261:
2692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
2693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc->data_pid_start = DWC_OTG_HC_PID_MDATA;
 7050              		.loc 2 2693 0
 7051 0086 7A68     		ldr	r2, [r7, #4]
 7052 0088 5379     		ldrb	r3, [r2, #5]
 7053 008a 43F01803 		orr	r3, r3, #24
 7054 008e 5371     		strb	r3, [r2, #5]
 7055 0090 04E0     		b	.L255
 7056              	.L256:
2694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
2697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 7057              		.loc 2 2697 0
 7058 0092 7A68     		ldr	r2, [r7, #4]
 7059 0094 5379     		ldrb	r3, [r2, #5]
 7060 0096 6FF3C403 		bfc	r3, #3, #2
 7061 009a 5371     		strb	r3, [r2, #5]
 7062              	.L255:
2698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2699:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 7063              		.loc 2 2699 0
 7064 009c 07F10C07 		add	r7, r7, #12
 7065 00a0 BD46     		mov	sp, r7
 7066 00a2 80BC     		pop	{r7}
 7067 00a4 7047     		bx	lr
 7068              		.cfi_endproc
 7069              	.LFE50:
 7071 00a6 00BF     		.section	.text.dwc_otg_hc_start_transfer,"ax",%progbits
 7072              		.align	2
 7073              		.global	dwc_otg_hc_start_transfer
 7074              		.thumb
 7075              		.thumb_func
 7077              	dwc_otg_hc_start_transfer:
 7078              	.LFB51:
2700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2701:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2702:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function does the setup for a data transfer for a host channel and
2703:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * starts the transfer. May be called in either Slave mode or DMA mode. In
2704:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Slave mode, the caller must ensure that there is sufficient space in the
2705:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * request queue and Tx Data FIFO.
2706:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2707:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * For an OUT transfer in Slave mode, it loads a data packet into the
2708:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * appropriate FIFO. If necessary, additional data packets will be loaded in
2709:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the Host ISR.
2710:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2711:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * For an IN transfer in Slave mode, a data packet is requested. The data
2712:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * packets are unloaded from the Rx FIFO in the Host ISR. If necessary,
2713:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * additional data packets are requested in the Host ISR.
2714:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2715:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * For a PING transfer in Slave mode, the Do Ping bit is set in the HCTSIZ
2716:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * register along with a packet count of 1 and the channel is enabled. This
2717:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * causes a single PING transaction to occur. Other fields in HCTSIZ are
2718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * simply set to 0 since no data transfer occurs in this case.
2719:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * For a PING transfer in DMA mode, the HCTSIZ register is initialized with
2721:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * all the information required to perform the subsequent data transfer. In
2722:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * addition, the Do Ping bit is set in the HCTSIZ register. In this case, the
2723:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * controller performs the entire PING protocol, then starts the data
2724:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * transfer.
2725:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2726:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
2727:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param hc Information needed to initialize the host channel. The xfer_len
2728:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * value may be reduced to accommodate the max widths of the XferSize and
2729:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * PktCnt fields in the HCTSIZn register. The multi_count value may be changed
2730:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * to reflect the final xfer_len value.
2731:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_hc_start_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
2733:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 7079              		.loc 2 2733 0
 7080              		.cfi_startproc
 7081              		@ args = 0, pretend = 0, frame = 48
 7082              		@ frame_needed = 1, uses_anonymous_args = 0
 7083 0000 80B5     		push	{r7, lr}
 7084              	.LCFI99:
 7085              		.cfi_def_cfa_offset 8
 7086              		.cfi_offset 7, -8
 7087              		.cfi_offset 14, -4
 7088 0002 8CB0     		sub	sp, sp, #48
 7089              	.LCFI100:
 7090              		.cfi_def_cfa_offset 56
 7091 0004 00AF     		add	r7, sp, #0
 7092              	.LCFI101:
 7093              		.cfi_def_cfa_register 7
 7094 0006 7860     		str	r0, [r7, #4]
 7095 0008 3960     		str	r1, [r7, #0]
2734:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar_data_t hcchar;
2735:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz_data_t hctsiz;
2736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint16_t num_packets;
2737:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t max_hc_xfer_size = core_if->core_params->max_transfer_size;
 7096              		.loc 2 2737 0
 7097 000a 7B68     		ldr	r3, [r7, #4]
 7098 000c 1B68     		ldr	r3, [r3, #0]
 7099 000e 9B6F     		ldr	r3, [r3, #120]
 7100 0010 7B62     		str	r3, [r7, #36]
2738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint16_t max_hc_pkt_count = core_if->core_params->max_packet_count;
 7101              		.loc 2 2738 0
 7102 0012 7B68     		ldr	r3, [r7, #4]
 7103 0014 1B68     		ldr	r3, [r3, #0]
 7104 0016 DB6F     		ldr	r3, [r3, #124]
 7105 0018 7B84     		strh	r3, [r7, #34]	@ movhi
2739:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 7106              		.loc 2 2739 0
 7107 001a 7B68     		ldr	r3, [r7, #4]
 7108 001c DB68     		ldr	r3, [r3, #12]
 7109 001e 3A68     		ldr	r2, [r7, #0]
 7110 0020 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
 7111 0022 02F10202 		add	r2, r2, #2
 7112 0026 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7113 002a FB61     		str	r3, [r7, #28]
2740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2741:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.d32 = 0;
 7114              		.loc 2 2741 0
 7115 002c 4FF00003 		mov	r3, #0
 7116 0030 3B61     		str	r3, [r7, #16]
2742:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2743:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->do_ping) {
 7117              		.loc 2 2743 0
 7118 0032 3B68     		ldr	r3, [r7, #0]
 7119 0034 DB7E     		ldrb	r3, [r3, #27]	@ zero_extendqisi2
 7120 0036 002B     		cmp	r3, #0
 7121 0038 11D0     		beq	.L263
2744:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!core_if->dma_enable) {
 7122              		.loc 2 2744 0
 7123 003a 7B68     		ldr	r3, [r7, #4]
 7124 003c 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 7125 0040 002B     		cmp	r3, #0
 7126 0042 08D1     		bne	.L264
2745:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dwc_otg_hc_do_ping(core_if, hc);
 7127              		.loc 2 2745 0
 7128 0044 7868     		ldr	r0, [r7, #4]
 7129 0046 3968     		ldr	r1, [r7, #0]
 7130 0048 FFF7FEFF 		bl	dwc_otg_hc_do_ping
2746:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->xfer_started = 1;
 7131              		.loc 2 2746 0
 7132 004c 3B68     		ldr	r3, [r7, #0]
 7133 004e 4FF00102 		mov	r2, #1
 7134 0052 9A76     		strb	r2, [r3, #26]
 7135 0054 81E1     		b	.L262
 7136              	.L264:
2747:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
2748:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
2749:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hctsiz.b.dopng = 1;
 7137              		.loc 2 2749 0
 7138 0056 3B69     		ldr	r3, [r7, #16]
 7139 0058 43F00043 		orr	r3, r3, #-2147483648
 7140 005c 3B61     		str	r3, [r7, #16]
 7141              	.L263:
2750:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2752:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2753:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->do_split) {
 7142              		.loc 2 2753 0
 7143 005e 3B68     		ldr	r3, [r7, #0]
 7144 0060 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 7145 0064 002B     		cmp	r3, #0
 7146 0066 46D0     		beq	.L266
2754:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		num_packets = 1;
 7147              		.loc 2 2754 0
 7148 0068 4FF00103 		mov	r3, #1
 7149 006c FB85     		strh	r3, [r7, #46]	@ movhi
2755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2756:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->complete_split && !hc->ep_is_in) {
 7150              		.loc 2 2756 0
 7151 006e 3B68     		ldr	r3, [r7, #0]
 7152 0070 93F82130 		ldrb	r3, [r3, #33]	@ zero_extendqisi2
 7153 0074 002B     		cmp	r3, #0
 7154 0076 0BD0     		beq	.L267
 7155              		.loc 2 2756 0 is_stmt 0 discriminator 1
 7156 0078 3B68     		ldr	r3, [r7, #0]
 7157 007a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7158 007c 03F00803 		and	r3, r3, #8
 7159 0080 DBB2     		uxtb	r3, r3
 7160 0082 002B     		cmp	r3, #0
 7161 0084 04D1     		bne	.L267
2757:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* For CSPLIT OUT Transfer, set the size to 0 so the
2758:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * core doesn't expect any data written to the FIFO */
2759:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->xfer_len = 0;
 7162              		.loc 2 2759 0 is_stmt 1
 7163 0086 3B68     		ldr	r3, [r7, #0]
 7164 0088 4FF00002 		mov	r2, #0
 7165 008c 1A61     		str	r2, [r3, #16]
 7166 008e 27E0     		b	.L268
 7167              	.L267:
2760:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else if (hc->ep_is_in || (hc->xfer_len > hc->max_packet)) {
 7168              		.loc 2 2760 0
 7169 0090 3B68     		ldr	r3, [r7, #0]
 7170 0092 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7171 0094 03F00803 		and	r3, r3, #8
 7172 0098 DBB2     		uxtb	r3, r3
 7173 009a 002B     		cmp	r3, #0
 7174 009c 08D1     		bne	.L269
 7175              		.loc 2 2760 0 is_stmt 0 discriminator 1
 7176 009e 3B68     		ldr	r3, [r7, #0]
 7177 00a0 1A69     		ldr	r2, [r3, #16]
 7178 00a2 3B68     		ldr	r3, [r7, #0]
 7179 00a4 9B88     		ldrh	r3, [r3, #4]	@ movhi
 7180 00a6 C3F30A03 		ubfx	r3, r3, #0, #11
 7181 00aa 9BB2     		uxth	r3, r3
 7182 00ac 9A42     		cmp	r2, r3
 7183 00ae 08D9     		bls	.L270
 7184              	.L269:
2761:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->xfer_len = hc->max_packet;
 7185              		.loc 2 2761 0 is_stmt 1
 7186 00b0 3B68     		ldr	r3, [r7, #0]
 7187 00b2 9B88     		ldrh	r3, [r3, #4]	@ movhi
 7188 00b4 C3F30A03 		ubfx	r3, r3, #0, #11
 7189 00b8 9BB2     		uxth	r3, r3
 7190 00ba 1A46     		mov	r2, r3
 7191 00bc 3B68     		ldr	r3, [r7, #0]
 7192 00be 1A61     		str	r2, [r3, #16]
 7193 00c0 0EE0     		b	.L268
 7194              	.L270:
2762:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else if (!hc->ep_is_in && (hc->xfer_len > 188)) {
 7195              		.loc 2 2762 0
 7196 00c2 3B68     		ldr	r3, [r7, #0]
 7197 00c4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7198 00c6 03F00803 		and	r3, r3, #8
 7199 00ca DBB2     		uxtb	r3, r3
 7200 00cc 002B     		cmp	r3, #0
 7201 00ce 07D1     		bne	.L268
 7202              		.loc 2 2762 0 is_stmt 0 discriminator 1
 7203 00d0 3B68     		ldr	r3, [r7, #0]
 7204 00d2 1B69     		ldr	r3, [r3, #16]
 7205 00d4 BC2B     		cmp	r3, #188
 7206 00d6 03D9     		bls	.L268
2763:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->xfer_len = 188;
 7207              		.loc 2 2763 0 is_stmt 1
 7208 00d8 3B68     		ldr	r3, [r7, #0]
 7209 00da 4FF0BC02 		mov	r2, #188
 7210 00de 1A61     		str	r2, [r3, #16]
 7211              	.L268:
2764:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2765:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2766:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hctsiz.b.xfersize = hc->xfer_len;
 7212              		.loc 2 2766 0
 7213 00e0 3B68     		ldr	r3, [r7, #0]
 7214 00e2 1B69     		ldr	r3, [r3, #16]
 7215 00e4 23F07F42 		bic	r2, r3, #-16777216
 7216 00e8 22F47802 		bic	r2, r2, #16252928
 7217 00ec 3B69     		ldr	r3, [r7, #16]
 7218 00ee 62F31203 		bfi	r3, r2, #0, #19
 7219 00f2 3B61     		str	r3, [r7, #16]
 7220 00f4 9EE0     		b	.L271
 7221              	.L266:
2767:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
2768:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/*
2769:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Ensure that the transfer length and packet count will fit
2770:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * in the widths allocated for them in the HCTSIZn register.
2771:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
2772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 7222              		.loc 2 2772 0
 7223 00f6 3B68     		ldr	r3, [r7, #0]
 7224 00f8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7225 00fa 23F03F03 		bic	r3, r3, #63
 7226 00fe DBB2     		uxtb	r3, r3
 7227 0100 C02B     		cmp	r3, #192
 7228 0102 06D0     		beq	.L272
2773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 7229              		.loc 2 2773 0 discriminator 1
 7230 0104 3B68     		ldr	r3, [r7, #0]
 7231 0106 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7232 0108 23F03F03 		bic	r3, r3, #63
 7233 010c DBB2     		uxtb	r3, r3
2772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 7234              		.loc 2 2772 0 discriminator 1
 7235 010e 402B     		cmp	r3, #64
 7236 0110 15D1     		bne	.L273
 7237              	.L272:
 7238              	.LBB18:
2774:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/*
2775:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * Make sure the transfer size is no larger than one
2776:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * (micro)frame's worth of data. (A check was done
2777:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * when the periodic transfer was accepted to ensure
2778:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * that a (micro)frame's worth of data can be
2779:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * programmed into a channel.)
2780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
2781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			uint32_t max_periodic_len =
2782:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    hc->multi_count * hc->max_packet;
 7239              		.loc 2 2782 0
 7240 0112 3B68     		ldr	r3, [r7, #0]
 7241 0114 5B79     		ldrb	r3, [r3, #5]
 7242 0116 C3F34113 		ubfx	r3, r3, #5, #2
 7243 011a DBB2     		uxtb	r3, r3
 7244 011c 3A68     		ldr	r2, [r7, #0]
 7245 011e 9288     		ldrh	r2, [r2, #4]	@ movhi
 7246 0120 C2F30A02 		ubfx	r2, r2, #0, #11
 7247 0124 92B2     		uxth	r2, r2
 7248 0126 02FB03F3 		mul	r3, r2, r3
2781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			uint32_t max_periodic_len =
 7249              		.loc 2 2781 0
 7250 012a BB61     		str	r3, [r7, #24]
2783:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->xfer_len > max_periodic_len) {
 7251              		.loc 2 2783 0
 7252 012c 3B68     		ldr	r3, [r7, #0]
 7253 012e 1A69     		ldr	r2, [r3, #16]
 7254 0130 BB69     		ldr	r3, [r7, #24]
 7255 0132 9A42     		cmp	r2, r3
 7256 0134 14D9     		bls	.L287
2784:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc->xfer_len = max_periodic_len;
 7257              		.loc 2 2784 0
 7258 0136 3B68     		ldr	r3, [r7, #0]
 7259 0138 BA69     		ldr	r2, [r7, #24]
 7260 013a 1A61     		str	r2, [r3, #16]
 7261              	.LBE18:
2773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 7262              		.loc 2 2773 0
 7263 013c 10E0     		b	.L287
 7264              	.L273:
2785:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
2786:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2787:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else if (hc->xfer_len > max_hc_xfer_size) {
 7265              		.loc 2 2787 0
 7266 013e 3B68     		ldr	r3, [r7, #0]
 7267 0140 1A69     		ldr	r2, [r3, #16]
 7268 0142 7B6A     		ldr	r3, [r7, #36]
 7269 0144 9A42     		cmp	r2, r3
 7270 0146 0CD9     		bls	.L275
2788:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Make sure that xfer_len is a multiple of max packet size. */
2789:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
 7271              		.loc 2 2789 0
 7272 0148 3B68     		ldr	r3, [r7, #0]
 7273 014a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 7274 014c C3F30A03 		ubfx	r3, r3, #0, #11
 7275 0150 9BB2     		uxth	r3, r3
 7276 0152 7A6A     		ldr	r2, [r7, #36]
 7277 0154 D31A     		subs	r3, r2, r3
 7278 0156 03F10102 		add	r2, r3, #1
 7279 015a 3B68     		ldr	r3, [r7, #0]
 7280 015c 1A61     		str	r2, [r3, #16]
 7281 015e 00E0     		b	.L275
 7282              	.L287:
2773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 7283              		.loc 2 2773 0
 7284 0160 00BF     		nop
 7285              	.L275:
2790:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2791:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2792:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->xfer_len > 0) {
 7286              		.loc 2 2792 0
 7287 0162 3B68     		ldr	r3, [r7, #0]
 7288 0164 1B69     		ldr	r3, [r3, #16]
 7289 0166 002B     		cmp	r3, #0
 7290 0168 23D0     		beq	.L276
2793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			num_packets =
2794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (hc->xfer_len + hc->max_packet -
 7291              		.loc 2 2794 0
 7292 016a 3B68     		ldr	r3, [r7, #0]
 7293 016c 1A69     		ldr	r2, [r3, #16]
 7294 016e 3B68     		ldr	r3, [r7, #0]
 7295 0170 9B88     		ldrh	r3, [r3, #4]	@ movhi
 7296 0172 C3F30A03 		ubfx	r3, r3, #0, #11
 7297 0176 9BB2     		uxth	r3, r3
 7298 0178 D318     		adds	r3, r2, r3
 7299 017a 03F1FF32 		add	r2, r3, #-1
2795:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     1) / hc->max_packet;
 7300              		.loc 2 2795 0
 7301 017e 3B68     		ldr	r3, [r7, #0]
 7302 0180 9B88     		ldrh	r3, [r3, #4]	@ movhi
 7303 0182 C3F30A03 		ubfx	r3, r3, #0, #11
 7304 0186 9BB2     		uxth	r3, r3
 7305 0188 B2FBF3F3 		udiv	r3, r2, r3
2793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			num_packets =
 7306              		.loc 2 2793 0
 7307 018c FB85     		strh	r3, [r7, #46]	@ movhi
2796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (num_packets > max_hc_pkt_count) {
 7308              		.loc 2 2796 0
 7309 018e FA8D     		ldrh	r2, [r7, #46]
 7310 0190 7B8C     		ldrh	r3, [r7, #34]
 7311 0192 9A42     		cmp	r2, r3
 7312 0194 10D9     		bls	.L277
2797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				num_packets = max_hc_pkt_count;
 7313              		.loc 2 2797 0
 7314 0196 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 7315 0198 FB85     		strh	r3, [r7, #46]	@ movhi
2798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc->xfer_len = num_packets * hc->max_packet;
 7316              		.loc 2 2798 0
 7317 019a FB8D     		ldrh	r3, [r7, #46]
 7318 019c 3A68     		ldr	r2, [r7, #0]
 7319 019e 9288     		ldrh	r2, [r2, #4]	@ movhi
 7320 01a0 C2F30A02 		ubfx	r2, r2, #0, #11
 7321 01a4 92B2     		uxth	r2, r2
 7322 01a6 02FB03F3 		mul	r3, r2, r3
 7323 01aa 1A46     		mov	r2, r3
 7324 01ac 3B68     		ldr	r3, [r7, #0]
 7325 01ae 1A61     		str	r2, [r3, #16]
 7326 01b0 02E0     		b	.L277
 7327              	.L276:
2799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
2800:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
2801:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Need 1 packet for transfer length of 0. */
2802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			num_packets = 1;
 7328              		.loc 2 2802 0
 7329 01b2 4FF00103 		mov	r3, #1
 7330 01b6 FB85     		strh	r3, [r7, #46]	@ movhi
 7331              	.L277:
2803:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2804:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2805:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_is_in) {
 7332              		.loc 2 2805 0
 7333 01b8 3B68     		ldr	r3, [r7, #0]
 7334 01ba 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7335 01bc 03F00803 		and	r3, r3, #8
 7336 01c0 DBB2     		uxtb	r3, r3
 7337 01c2 002B     		cmp	r3, #0
 7338 01c4 0AD0     		beq	.L278
2806:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Always program an integral # of max packets for IN transfers. */
2807:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->xfer_len = num_packets * hc->max_packet;
 7339              		.loc 2 2807 0
 7340 01c6 FB8D     		ldrh	r3, [r7, #46]
 7341 01c8 3A68     		ldr	r2, [r7, #0]
 7342 01ca 9288     		ldrh	r2, [r2, #4]	@ movhi
 7343 01cc C2F30A02 		ubfx	r2, r2, #0, #11
 7344 01d0 92B2     		uxth	r2, r2
 7345 01d2 02FB03F3 		mul	r3, r2, r3
 7346 01d6 1A46     		mov	r2, r3
 7347 01d8 3B68     		ldr	r3, [r7, #0]
 7348 01da 1A61     		str	r2, [r3, #16]
 7349              	.L278:
2808:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2809:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 7350              		.loc 2 2810 0
 7351 01dc 3B68     		ldr	r3, [r7, #0]
 7352 01de 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7353 01e0 23F03F03 		bic	r3, r3, #63
 7354 01e4 DBB2     		uxtb	r3, r3
 7355 01e6 C02B     		cmp	r3, #192
 7356 01e8 06D0     		beq	.L279
2811:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 7357              		.loc 2 2811 0 discriminator 1
 7358 01ea 3B68     		ldr	r3, [r7, #0]
 7359 01ec 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7360 01ee 23F03F03 		bic	r3, r3, #63
 7361 01f2 DBB2     		uxtb	r3, r3
2810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 7362              		.loc 2 2810 0 discriminator 1
 7363 01f4 402B     		cmp	r3, #64
 7364 01f6 09D1     		bne	.L280
 7365              	.L279:
2812:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/*
2813:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * Make sure that the multi_count field matches the
2814:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * actual transfer length.
2815:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
2816:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->multi_count = num_packets;
 7366              		.loc 2 2816 0
 7367 01f8 FB8D     		ldrh	r3, [r7, #46]	@ movhi
 7368 01fa DBB2     		uxtb	r3, r3
 7369 01fc 03F00303 		and	r3, r3, #3
 7370 0200 D9B2     		uxtb	r1, r3
 7371 0202 3A68     		ldr	r2, [r7, #0]
 7372 0204 5379     		ldrb	r3, [r2, #5]
 7373 0206 61F34613 		bfi	r3, r1, #5, #2
 7374 020a 5371     		strb	r3, [r2, #5]
 7375              	.L280:
2817:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2818:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2819:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 7376              		.loc 2 2819 0
 7377 020c 3B68     		ldr	r3, [r7, #0]
 7378 020e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7379 0210 23F03F03 		bic	r3, r3, #63
 7380 0214 DBB2     		uxtb	r3, r3
 7381 0216 402B     		cmp	r3, #64
 7382 0218 02D1     		bne	.L281
2820:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			set_pid_isoc(hc);
 7383              		.loc 2 2820 0
 7384 021a 3868     		ldr	r0, [r7, #0]
 7385 021c FFF7FEFF 		bl	set_pid_isoc
 7386              	.L281:
2821:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2822:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hctsiz.b.xfersize = hc->xfer_len;
 7387              		.loc 2 2822 0
 7388 0220 3B68     		ldr	r3, [r7, #0]
 7389 0222 1B69     		ldr	r3, [r3, #16]
 7390 0224 23F07F42 		bic	r2, r3, #-16777216
 7391 0228 22F47802 		bic	r2, r2, #16252928
 7392 022c 3B69     		ldr	r3, [r7, #16]
 7393 022e 62F31203 		bfi	r3, r2, #0, #19
 7394 0232 3B61     		str	r3, [r7, #16]
 7395              	.L271:
2823:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2824:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2825:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->start_pkt_count = num_packets;
 7396              		.loc 2 2825 0
 7397 0234 3B68     		ldr	r3, [r7, #0]
 7398 0236 FA8D     		ldrh	r2, [r7, #46]	@ movhi
 7399 0238 1A83     		strh	r2, [r3, #24]	@ movhi
2826:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.b.pktcnt = num_packets;
 7400              		.loc 2 2826 0
 7401 023a FB8D     		ldrh	r3, [r7, #46]	@ movhi
 7402 023c 4FEA8353 		lsl	r3, r3, #22
 7403 0240 4FEA9353 		lsr	r3, r3, #22
 7404 0244 9AB2     		uxth	r2, r3
 7405 0246 3B69     		ldr	r3, [r7, #16]
 7406 0248 62F3DC43 		bfi	r3, r2, #19, #10
 7407 024c 3B61     		str	r3, [r7, #16]
2827:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.b.pid = hc->data_pid_start;
 7408              		.loc 2 2827 0
 7409 024e 3B68     		ldr	r3, [r7, #0]
 7410 0250 5B79     		ldrb	r3, [r3, #5]
 7411 0252 C3F3C103 		ubfx	r3, r3, #3, #2
 7412 0256 DAB2     		uxtb	r2, r3
 7413 0258 3B69     		ldr	r3, [r7, #16]
 7414 025a 62F35E73 		bfi	r3, r2, #29, #2
 7415 025e 3B61     		str	r3, [r7, #16]
2828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 7416              		.loc 2 2828 0
 7417 0260 FB69     		ldr	r3, [r7, #28]
 7418 0262 03F11002 		add	r2, r3, #16
 7419 0266 3B69     		ldr	r3, [r7, #16]
 7420 0268 1046     		mov	r0, r2
 7421 026a 1946     		mov	r1, r3
 7422 026c FFF7FEFF 		bl	DWC_WRITE_REG32
2829:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
2831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Xfer Size: %d\n", hctsiz.b.xfersize);
2832:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Num Pkts: %d\n", hctsiz.b.pktcnt);
2833:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);
2834:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2835:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dma_enable) {
 7423              		.loc 2 2835 0
 7424 0270 7B68     		ldr	r3, [r7, #4]
 7425 0272 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 7426 0276 002B     		cmp	r3, #0
 7427 0278 11D0     		beq	.L282
 7428              	.LBB19:
2836:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_dma_t dma_addr;
2837:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->align_buff) {
 7429              		.loc 2 2837 0
 7430 027a 3B68     		ldr	r3, [r7, #0]
 7431 027c DB68     		ldr	r3, [r3, #12]
 7432 027e 002B     		cmp	r3, #0
 7433 0280 03D0     		beq	.L283
2838:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_addr = hc->align_buff;
 7434              		.loc 2 2838 0
 7435 0282 3B68     		ldr	r3, [r7, #0]
 7436 0284 DB68     		ldr	r3, [r3, #12]
 7437 0286 BB62     		str	r3, [r7, #40]
 7438 0288 02E0     		b	.L284
 7439              	.L283:
2839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
2840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_addr = ((unsigned long)hc->xfer_buff & 0xffffffff);
 7440              		.loc 2 2840 0
 7441 028a 3B68     		ldr	r3, [r7, #0]
 7442 028c 9B68     		ldr	r3, [r3, #8]
 7443 028e BB62     		str	r3, [r7, #40]
 7444              	.L284:
2841:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
2842:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&hc_regs->hcdma, dma_addr);
 7445              		.loc 2 2842 0
 7446 0290 FB69     		ldr	r3, [r7, #28]
 7447 0292 03F11403 		add	r3, r3, #20
 7448 0296 1846     		mov	r0, r3
 7449 0298 B96A     		ldr	r1, [r7, #40]
 7450 029a FFF7FEFF 		bl	DWC_WRITE_REG32
 7451              	.L282:
 7452              	.LBE19:
2843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2844:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Start the split */
2846:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->do_split) {
 7453              		.loc 2 2846 0
 7454 029e 3B68     		ldr	r3, [r7, #0]
 7455 02a0 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 7456 02a4 002B     		cmp	r3, #0
 7457 02a6 13D0     		beq	.L285
 7458              	.LBB20:
2847:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcsplt_data_t hcsplt;
2848:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcsplt.d32 = DWC_READ_REG32(&hc_regs->hcsplt);
 7459              		.loc 2 2848 0
 7460 02a8 FB69     		ldr	r3, [r7, #28]
 7461 02aa 03F10403 		add	r3, r3, #4
 7462 02ae 1846     		mov	r0, r3
 7463 02b0 FFF7FEFF 		bl	DWC_READ_REG32
 7464 02b4 0346     		mov	r3, r0
 7465 02b6 FB60     		str	r3, [r7, #12]
2849:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcsplt.b.spltena = 1;
 7466              		.loc 2 2849 0
 7467 02b8 FB68     		ldr	r3, [r7, #12]
 7468 02ba 43F00043 		orr	r3, r3, #-2147483648
 7469 02be FB60     		str	r3, [r7, #12]
2850:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&hc_regs->hcsplt, hcsplt.d32);
 7470              		.loc 2 2850 0
 7471 02c0 FB69     		ldr	r3, [r7, #28]
 7472 02c2 03F10402 		add	r2, r3, #4
 7473 02c6 FB68     		ldr	r3, [r7, #12]
 7474 02c8 1046     		mov	r0, r2
 7475 02ca 1946     		mov	r1, r3
 7476 02cc FFF7FEFF 		bl	DWC_WRITE_REG32
 7477              	.L285:
 7478              	.LBE20:
2851:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2852:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 7479              		.loc 2 2853 0
 7480 02d0 FB69     		ldr	r3, [r7, #28]
 7481 02d2 1846     		mov	r0, r3
 7482 02d4 FFF7FEFF 		bl	DWC_READ_REG32
 7483 02d8 0346     		mov	r3, r0
 7484 02da 7B61     		str	r3, [r7, #20]
2854:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.multicnt = hc->multi_count;
 7485              		.loc 2 2854 0
 7486 02dc 3B68     		ldr	r3, [r7, #0]
 7487 02de 5B79     		ldrb	r3, [r3, #5]
 7488 02e0 C3F34113 		ubfx	r3, r3, #5, #2
 7489 02e4 DAB2     		uxtb	r2, r3
 7490 02e6 7B69     		ldr	r3, [r7, #20]
 7491 02e8 62F31553 		bfi	r3, r2, #20, #2
 7492 02ec 7B61     		str	r3, [r7, #20]
2855:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc_set_even_odd_frame(core_if, hc, &hcchar);
 7493              		.loc 2 2855 0
 7494 02ee 07F11403 		add	r3, r7, #20
 7495 02f2 7868     		ldr	r0, [r7, #4]
 7496 02f4 3968     		ldr	r1, [r7, #0]
 7497 02f6 1A46     		mov	r2, r3
 7498 02f8 FFF7FEFF 		bl	hc_set_even_odd_frame
2856:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2857:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->start_hcchar_val[hc->hc_num] = hcchar.d32;
2858:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hcchar.b.chdis) {
2859:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("%s: chdis set, channel %d, hcchar 0x%08x\n",
2860:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 __func__, hc->hc_num, hcchar.d32);
2861:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2863:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2864:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set host channel enable after all other setup is complete. */
2865:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.chen = 1;
 7499              		.loc 2 2865 0
 7500 02fc 7B69     		ldr	r3, [r7, #20]
 7501 02fe 43F00043 		orr	r3, r3, #-2147483648
 7502 0302 7B61     		str	r3, [r7, #20]
2866:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.chdis = 0;
 7503              		.loc 2 2866 0
 7504 0304 7B69     		ldr	r3, [r7, #20]
 7505 0306 6FF39E73 		bfc	r3, #30, #1
 7506 030a 7B61     		str	r3, [r7, #20]
2867:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 7507              		.loc 2 2867 0
 7508 030c FA69     		ldr	r2, [r7, #28]
 7509 030e 7B69     		ldr	r3, [r7, #20]
 7510 0310 1046     		mov	r0, r2
 7511 0312 1946     		mov	r1, r3
 7512 0314 FFF7FEFF 		bl	DWC_WRITE_REG32
2868:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->xfer_started = 1;
 7513              		.loc 2 2869 0
 7514 0318 3B68     		ldr	r3, [r7, #0]
 7515 031a 4FF00102 		mov	r2, #1
 7516 031e 9A76     		strb	r2, [r3, #26]
2870:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->requests++;
 7517              		.loc 2 2870 0
 7518 0320 3B68     		ldr	r3, [r7, #0]
 7519 0322 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 7520 0326 03F10103 		add	r3, r3, #1
 7521 032a DAB2     		uxtb	r2, r3
 7522 032c 3B68     		ldr	r3, [r7, #0]
 7523 032e 83F82620 		strb	r2, [r3, #38]
2871:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2872:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->dma_enable && !hc->ep_is_in && hc->xfer_len > 0) {
 7524              		.loc 2 2872 0
 7525 0332 7B68     		ldr	r3, [r7, #4]
 7526 0334 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 7527 0338 002B     		cmp	r3, #0
 7528 033a 0ED1     		bne	.L262
 7529              		.loc 2 2872 0 is_stmt 0 discriminator 1
 7530 033c 3B68     		ldr	r3, [r7, #0]
 7531 033e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7532 0340 03F00803 		and	r3, r3, #8
 7533 0344 DBB2     		uxtb	r3, r3
 7534 0346 002B     		cmp	r3, #0
 7535 0348 07D1     		bne	.L262
 7536 034a 3B68     		ldr	r3, [r7, #0]
 7537 034c 1B69     		ldr	r3, [r3, #16]
 7538 034e 002B     		cmp	r3, #0
 7539 0350 03D0     		beq	.L262
2873:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Load OUT packet into the appropriate Tx FIFO. */
2874:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_hc_write_packet(core_if, hc);
 7540              		.loc 2 2874 0 is_stmt 1
 7541 0352 7868     		ldr	r0, [r7, #4]
 7542 0354 3968     		ldr	r1, [r7, #0]
 7543 0356 FFF7FEFF 		bl	dwc_otg_hc_write_packet
 7544              	.L262:
2875:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2876:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2877:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->ep_type != DWC_OTG_EP_TYPE_INTR) {
2878:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->hc_xfer_info[hc->hc_num].core_if = core_if;
2879:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->hc_xfer_info[hc->hc_num].hc = hc;
2880:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2881:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Start a timer for this transfer. */
2882:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
2883:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2884:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2885:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 7545              		.loc 2 2885 0
 7546 035a 07F13007 		add	r7, r7, #48
 7547 035e BD46     		mov	sp, r7
 7548 0360 80BD     		pop	{r7, pc}
 7549              		.cfi_endproc
 7550              	.LFE51:
 7552 0362 00BF     		.section	.text.dwc_otg_hc_start_transfer_ddma,"ax",%progbits
 7553              		.align	2
 7554              		.global	dwc_otg_hc_start_transfer_ddma
 7555              		.thumb
 7556              		.thumb_func
 7558              	dwc_otg_hc_start_transfer_ddma:
 7559              	.LFB52:
2886:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2887:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2888:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function does the setup for a data transfer for a host channel
2889:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * and starts the transfer in Descriptor DMA mode.
2890:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2891:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Initializes HCTSIZ register. For a PING transfer the Do Ping bit is set.
2892:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Sets PID and NTD values. For periodic transfers
2893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * initializes SCHED_INFO field with micro-frame bitmap.
2894:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Initializes HCDMA register with descriptor list address and CTD value
2896:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * then starts the transfer via enabling the channel.
2897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
2899:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param hc Information needed to initialize the host channel.
2900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_hc_start_transfer_ddma(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
2902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 7560              		.loc 2 2902 0
 7561              		.cfi_startproc
 7562              		@ args = 0, pretend = 0, frame = 24
 7563              		@ frame_needed = 1, uses_anonymous_args = 0
 7564 0000 80B5     		push	{r7, lr}
 7565              	.LCFI102:
 7566              		.cfi_def_cfa_offset 8
 7567              		.cfi_offset 7, -8
 7568              		.cfi_offset 14, -4
 7569 0002 86B0     		sub	sp, sp, #24
 7570              	.LCFI103:
 7571              		.cfi_def_cfa_offset 32
 7572 0004 00AF     		add	r7, sp, #0
 7573              	.LCFI104:
 7574              		.cfi_def_cfa_register 7
 7575 0006 7860     		str	r0, [r7, #4]
 7576 0008 3960     		str	r1, [r7, #0]
2903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 7577              		.loc 2 2903 0
 7578 000a 7B68     		ldr	r3, [r7, #4]
 7579 000c DB68     		ldr	r3, [r3, #12]
 7580 000e 3A68     		ldr	r2, [r7, #0]
 7581 0010 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
 7582 0012 02F10202 		add	r2, r2, #2
 7583 0016 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7584 001a 7B61     		str	r3, [r7, #20]
2904:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar_data_t hcchar;
2905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz_data_t hctsiz;
2906:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcdma_data_t hcdma;
2907:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2908:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.d32 = 0;
 7585              		.loc 2 2908 0
 7586 001c 4FF00003 		mov	r3, #0
 7587 0020 FB60     		str	r3, [r7, #12]
2909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->do_ping)
 7588              		.loc 2 2910 0
 7589 0022 3B68     		ldr	r3, [r7, #0]
 7590 0024 DB7E     		ldrb	r3, [r3, #27]	@ zero_extendqisi2
 7591 0026 002B     		cmp	r3, #0
 7592 0028 03D0     		beq	.L289
2911:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hctsiz.b_ddma.dopng = 1;
 7593              		.loc 2 2911 0
 7594 002a FB68     		ldr	r3, [r7, #12]
 7595 002c 43F00043 		orr	r3, r3, #-2147483648
 7596 0030 FB60     		str	r3, [r7, #12]
 7597              	.L289:
2912:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2913:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 7598              		.loc 2 2913 0
 7599 0032 3B68     		ldr	r3, [r7, #0]
 7600 0034 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7601 0036 23F03F03 		bic	r3, r3, #63
 7602 003a DBB2     		uxtb	r3, r3
 7603 003c 402B     		cmp	r3, #64
 7604 003e 02D1     		bne	.L290
2914:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		set_pid_isoc(hc);
 7605              		.loc 2 2914 0
 7606 0040 3868     		ldr	r0, [r7, #0]
 7607 0042 FFF7FEFF 		bl	set_pid_isoc
 7608              	.L290:
2915:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2916:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Packet Count and Xfer Size are not used in Descriptor DMA mode */
2917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.b_ddma.pid = hc->data_pid_start;
 7609              		.loc 2 2917 0
 7610 0046 3B68     		ldr	r3, [r7, #0]
 7611 0048 5B79     		ldrb	r3, [r3, #5]
 7612 004a C3F3C103 		ubfx	r3, r3, #3, #2
 7613 004e DAB2     		uxtb	r2, r3
 7614 0050 FB68     		ldr	r3, [r7, #12]
 7615 0052 62F35E73 		bfi	r3, r2, #29, #2
 7616 0056 FB60     		str	r3, [r7, #12]
2918:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.b_ddma.ntd = hc->ntd - 1;	/* 0 - 1 descriptor, 1 - 2 descriptors, etc. */
 7617              		.loc 2 2918 0
 7618 0058 3B68     		ldr	r3, [r7, #0]
 7619 005a 9B8E     		ldrh	r3, [r3, #52]
 7620 005c DBB2     		uxtb	r3, r3
 7621 005e 03F1FF33 		add	r3, r3, #-1
 7622 0062 DAB2     		uxtb	r2, r3
 7623 0064 FB68     		ldr	r3, [r7, #12]
 7624 0066 62F30F23 		bfi	r3, r2, #8, #8
 7625 006a FB60     		str	r3, [r7, #12]
2919:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.b_ddma.schinfo = hc->schinfo;	/* Non-zero only for high-speed interrupt endpoints */
 7626              		.loc 2 2919 0
 7627 006c 3B68     		ldr	r3, [r7, #0]
 7628 006e 93F83C20 		ldrb	r2, [r3, #60]	@ zero_extendqisi2
 7629 0072 FB68     		ldr	r3, [r7, #12]
 7630 0074 62F30703 		bfi	r3, r2, #0, #8
 7631 0078 FB60     		str	r3, [r7, #12]
2920:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2921:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
2922:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);
2923:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "	 NTD: %d\n", hctsiz.b_ddma.ntd);
2924:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2925:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 7632              		.loc 2 2925 0
 7633 007a 7B69     		ldr	r3, [r7, #20]
 7634 007c 03F11002 		add	r2, r3, #16
 7635 0080 FB68     		ldr	r3, [r7, #12]
 7636 0082 1046     		mov	r0, r2
 7637 0084 1946     		mov	r1, r3
 7638 0086 FFF7FEFF 		bl	DWC_WRITE_REG32
2926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2927:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcdma.d32 = 0;
 7639              		.loc 2 2927 0
 7640 008a 4FF00003 		mov	r3, #0
 7641 008e BB60     		str	r3, [r7, #8]
2928:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcdma.b.dma_addr = ((uint32_t) hc->desc_list_addr) >> 11;
 7642              		.loc 2 2928 0
 7643 0090 3B68     		ldr	r3, [r7, #0]
 7644 0092 9B6B     		ldr	r3, [r3, #56]
 7645 0094 4FEAD323 		lsr	r3, r3, #11
 7646 0098 23F07F42 		bic	r2, r3, #-16777216
 7647 009c 22F46002 		bic	r2, r2, #14680064
 7648 00a0 BB68     		ldr	r3, [r7, #8]
 7649 00a2 62F3DF23 		bfi	r3, r2, #11, #21
 7650 00a6 BB60     		str	r3, [r7, #8]
2929:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2930:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Always start from first descriptor. */
2931:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcdma.b.ctd = 0;
 7651              		.loc 2 2931 0
 7652 00a8 BB68     		ldr	r3, [r7, #8]
 7653 00aa 6FF3CA03 		bfc	r3, #3, #8
 7654 00ae BB60     		str	r3, [r7, #8]
2932:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcdma, hcdma.d32);
 7655              		.loc 2 2932 0
 7656 00b0 7B69     		ldr	r3, [r7, #20]
 7657 00b2 03F11402 		add	r2, r3, #20
 7658 00b6 BB68     		ldr	r3, [r7, #8]
 7659 00b8 1046     		mov	r0, r2
 7660 00ba 1946     		mov	r1, r3
 7661 00bc FFF7FEFF 		bl	DWC_WRITE_REG32
2933:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 7662              		.loc 2 2934 0
 7663 00c0 7B69     		ldr	r3, [r7, #20]
 7664 00c2 1846     		mov	r0, r3
 7665 00c4 FFF7FEFF 		bl	DWC_READ_REG32
 7666 00c8 0346     		mov	r3, r0
 7667 00ca 3B61     		str	r3, [r7, #16]
2935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.multicnt = hc->multi_count;
 7668              		.loc 2 2935 0
 7669 00cc 3B68     		ldr	r3, [r7, #0]
 7670 00ce 5B79     		ldrb	r3, [r3, #5]
 7671 00d0 C3F34113 		ubfx	r3, r3, #5, #2
 7672 00d4 DAB2     		uxtb	r2, r3
 7673 00d6 3B69     		ldr	r3, [r7, #16]
 7674 00d8 62F31553 		bfi	r3, r2, #20, #2
 7675 00dc 3B61     		str	r3, [r7, #16]
2936:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2937:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2938:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->start_hcchar_val[hc->hc_num] = hcchar.d32;
2939:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hcchar.b.chdis) {
2940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("%s: chdis set, channel %d, hcchar 0x%08x\n",
2941:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 __func__, hc->hc_num, hcchar.d32);
2942:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2943:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2944:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2945:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set host channel enable after all other setup is complete. */
2946:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.chen = 1;
 7676              		.loc 2 2946 0
 7677 00de 3B69     		ldr	r3, [r7, #16]
 7678 00e0 43F00043 		orr	r3, r3, #-2147483648
 7679 00e4 3B61     		str	r3, [r7, #16]
2947:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.chdis = 0;
 7680              		.loc 2 2947 0
 7681 00e6 3B69     		ldr	r3, [r7, #16]
 7682 00e8 6FF39E73 		bfc	r3, #30, #1
 7683 00ec 3B61     		str	r3, [r7, #16]
2948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2949:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 7684              		.loc 2 2949 0
 7685 00ee 7A69     		ldr	r2, [r7, #20]
 7686 00f0 3B69     		ldr	r3, [r7, #16]
 7687 00f2 1046     		mov	r0, r2
 7688 00f4 1946     		mov	r1, r3
 7689 00f6 FFF7FEFF 		bl	DWC_WRITE_REG32
2950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2951:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->xfer_started = 1;
 7690              		.loc 2 2951 0
 7691 00fa 3B68     		ldr	r3, [r7, #0]
 7692 00fc 4FF00102 		mov	r2, #1
 7693 0100 9A76     		strb	r2, [r3, #26]
2952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->requests++;
 7694              		.loc 2 2952 0
 7695 0102 3B68     		ldr	r3, [r7, #0]
 7696 0104 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 7697 0108 03F10103 		add	r3, r3, #1
 7698 010c DAB2     		uxtb	r2, r3
 7699 010e 3B68     		ldr	r3, [r7, #0]
 7700 0110 83F82620 		strb	r2, [r3, #38]
2953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2954:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
2955:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((hc->ep_type != DWC_OTG_EP_TYPE_INTR)
2956:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    && (hc->ep_type != DWC_OTG_EP_TYPE_ISOC)) {
2957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->hc_xfer_info[hc->hc_num].core_if = core_if;
2958:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		core_if->hc_xfer_info[hc->hc_num].hc = hc;
2959:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Start a timer for this transfer. */
2960:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
2961:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
2962:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
2963:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2964:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 7701              		.loc 2 2964 0
 7702 0114 07F11807 		add	r7, r7, #24
 7703 0118 BD46     		mov	sp, r7
 7704 011a 80BD     		pop	{r7, pc}
 7705              		.cfi_endproc
 7706              	.LFE52:
 7708              		.section	.text.dwc_otg_hc_continue_transfer,"ax",%progbits
 7709              		.align	2
 7710              		.global	dwc_otg_hc_continue_transfer
 7711              		.thumb
 7712              		.thumb_func
 7714              	dwc_otg_hc_continue_transfer:
 7715              	.LFB53:
2965:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2966:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
2967:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function continues a data transfer that was started by previous call
2968:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * to <code>dwc_otg_hc_start_transfer</code>. The caller must ensure there is
2969:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * sufficient space in the request queue and Tx Data FIFO. This function
2970:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * should only be called in Slave mode. In DMA mode, the controller acts
2971:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * autonomously to complete transfers programmed to a host channel.
2972:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2973:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * For an OUT transfer, a new data packet is loaded into the appropriate FIFO
2974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * if there is any data remaining to be queued. For an IN transfer, another
2975:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * data packet is always requested. For the SETUP phase of a control transfer,
2976:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * this function does nothing.
2977:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
2978:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @return 1 if a new request is queued, 0 if no more requests are required
2979:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * for this transfer.
2980:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
2981:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_hc_continue_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
2982:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 7716              		.loc 2 2982 0
 7717              		.cfi_startproc
 7718              		@ args = 0, pretend = 0, frame = 24
 7719              		@ frame_needed = 1, uses_anonymous_args = 0
 7720 0000 80B5     		push	{r7, lr}
 7721              	.LCFI105:
 7722              		.cfi_def_cfa_offset 8
 7723              		.cfi_offset 7, -8
 7724              		.cfi_offset 14, -4
 7725 0002 86B0     		sub	sp, sp, #24
 7726              	.LCFI106:
 7727              		.cfi_def_cfa_offset 32
 7728 0004 00AF     		add	r7, sp, #0
 7729              	.LCFI107:
 7730              		.cfi_def_cfa_register 7
 7731 0006 7860     		str	r0, [r7, #4]
 7732 0008 3960     		str	r1, [r7, #0]
2983:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
2984:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
2985:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hc->do_split) {
 7733              		.loc 2 2985 0
 7734 000a 3B68     		ldr	r3, [r7, #0]
 7735 000c 93F82030 		ldrb	r3, [r3, #32]	@ zero_extendqisi2
 7736 0010 002B     		cmp	r3, #0
 7737 0012 02D0     		beq	.L292
2986:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* SPLITs always queue just once per channel */
2987:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 0;
 7738              		.loc 2 2987 0
 7739 0014 4FF00003 		mov	r3, #0
 7740 0018 7CE0     		b	.L293
 7741              	.L292:
2988:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if (hc->data_pid_start == DWC_OTG_HC_PID_SETUP) {
 7742              		.loc 2 2988 0
 7743 001a 3B68     		ldr	r3, [r7, #0]
 7744 001c 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 7745 001e 03F01803 		and	r3, r3, #24
 7746 0022 DBB2     		uxtb	r3, r3
 7747 0024 182B     		cmp	r3, #24
 7748 0026 02D1     		bne	.L294
2989:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* SETUPs are queued only once since they can't be NAKed. */
2990:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 0;
 7749              		.loc 2 2990 0
 7750 0028 4FF00003 		mov	r3, #0
 7751 002c 72E0     		b	.L293
 7752              	.L294:
2991:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if (hc->ep_is_in) {
 7753              		.loc 2 2991 0
 7754 002e 3B68     		ldr	r3, [r7, #0]
 7755 0030 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7756 0032 03F00803 		and	r3, r3, #8
 7757 0036 DBB2     		uxtb	r3, r3
 7758 0038 002B     		cmp	r3, #0
 7759 003a 2FD0     		beq	.L295
 7760              	.LBB21:
2992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/*
2993:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Always queue another request for other IN transfers. If
2994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * back-to-back INs are issued and NAKs are received for both,
2995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * the driver may still be processing the first NAK when the
2996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * second NAK is received. When the interrupt handler clears
2997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * the NAK interrupt for the first NAK, the second NAK will
2998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * not be seen. So we can't depend on the NAK interrupt
2999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * handler to requeue a NAKed request. Instead, IN requests
3000:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * are issued each time this function is called. When the
3001:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * transfer completes, the extra requests for the channel will
3002:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * be flushed.
3003:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
3004:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcchar_data_t hcchar;
3005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_hc_regs_t *hc_regs =
3006:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->host_if->hc_regs[hc->hc_num];
 7761              		.loc 2 3006 0
 7762 003c 7B68     		ldr	r3, [r7, #4]
 7763 003e DB68     		ldr	r3, [r3, #12]
 7764 0040 3A68     		ldr	r2, [r7, #0]
 7765 0042 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
3005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_hc_regs_t *hc_regs =
 7766              		.loc 2 3005 0
 7767 0044 02F10202 		add	r2, r2, #2
 7768 0048 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7769 004c 7B61     		str	r3, [r7, #20]
3007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3008:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 7770              		.loc 2 3008 0
 7771 004e 7B69     		ldr	r3, [r7, #20]
 7772 0050 1846     		mov	r0, r3
 7773 0052 FFF7FEFF 		bl	DWC_READ_REG32
 7774 0056 0346     		mov	r3, r0
 7775 0058 FB60     		str	r3, [r7, #12]
3009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hc_set_even_odd_frame(core_if, hc, &hcchar);
 7776              		.loc 2 3009 0
 7777 005a 07F10C03 		add	r3, r7, #12
 7778 005e 7868     		ldr	r0, [r7, #4]
 7779 0060 3968     		ldr	r1, [r7, #0]
 7780 0062 1A46     		mov	r2, r3
 7781 0064 FFF7FEFF 		bl	hc_set_even_odd_frame
3010:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcchar.b.chen = 1;
 7782              		.loc 2 3010 0
 7783 0068 FB68     		ldr	r3, [r7, #12]
 7784 006a 43F00043 		orr	r3, r3, #-2147483648
 7785 006e FB60     		str	r3, [r7, #12]
3011:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hcchar.b.chdis = 0;
 7786              		.loc 2 3011 0
 7787 0070 FB68     		ldr	r3, [r7, #12]
 7788 0072 6FF39E73 		bfc	r3, #30, #1
 7789 0076 FB60     		str	r3, [r7, #12]
3012:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_HCDV, "	 IN xfer: hcchar = 0x%08x\n",
3013:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    hcchar.d32);
3014:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 7790              		.loc 2 3014 0
 7791 0078 7A69     		ldr	r2, [r7, #20]
 7792 007a FB68     		ldr	r3, [r7, #12]
 7793 007c 1046     		mov	r0, r2
 7794 007e 1946     		mov	r1, r3
 7795 0080 FFF7FEFF 		bl	DWC_WRITE_REG32
3015:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		hc->requests++;
 7796              		.loc 2 3015 0
 7797 0084 3B68     		ldr	r3, [r7, #0]
 7798 0086 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 7799 008a 03F10103 		add	r3, r3, #1
 7800 008e DAB2     		uxtb	r2, r3
 7801 0090 3B68     		ldr	r3, [r7, #0]
 7802 0092 83F82620 		strb	r2, [r3, #38]
3016:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 1;
 7803              		.loc 2 3016 0
 7804 0096 4FF00103 		mov	r3, #1
 7805 009a 3BE0     		b	.L293
 7806              	.L295:
 7807              	.LBE21:
3017:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* OUT transfers. */
3019:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (hc->xfer_count < hc->xfer_len) {
 7808              		.loc 2 3019 0
 7809 009c 3B68     		ldr	r3, [r7, #0]
 7810 009e 5A69     		ldr	r2, [r3, #20]
 7811 00a0 3B68     		ldr	r3, [r7, #0]
 7812 00a2 1B69     		ldr	r3, [r3, #16]
 7813 00a4 9A42     		cmp	r2, r3
 7814 00a6 33D2     		bcs	.L296
3020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 7815              		.loc 2 3020 0
 7816 00a8 3B68     		ldr	r3, [r7, #0]
 7817 00aa 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7818 00ac 23F03F03 		bic	r3, r3, #63
 7819 00b0 DBB2     		uxtb	r3, r3
 7820 00b2 C02B     		cmp	r3, #192
 7821 00b4 06D0     		beq	.L297
3021:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 7822              		.loc 2 3021 0 discriminator 1
 7823 00b6 3B68     		ldr	r3, [r7, #0]
 7824 00b8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 7825 00ba 23F03F03 		bic	r3, r3, #63
 7826 00be DBB2     		uxtb	r3, r3
3020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 7827              		.loc 2 3020 0 discriminator 1
 7828 00c0 402B     		cmp	r3, #64
 7829 00c2 15D1     		bne	.L298
 7830              	.L297:
 7831              	.LBB22:
3022:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hcchar_data_t hcchar;
3023:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dwc_otg_hc_regs_t *hc_regs;
3024:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 7832              		.loc 2 3024 0
 7833 00c4 7B68     		ldr	r3, [r7, #4]
 7834 00c6 DB68     		ldr	r3, [r3, #12]
 7835 00c8 3A68     		ldr	r2, [r7, #0]
 7836 00ca 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
 7837 00cc 02F10202 		add	r2, r2, #2
 7838 00d0 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7839 00d4 3B61     		str	r3, [r7, #16]
3025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 7840              		.loc 2 3025 0
 7841 00d6 3B69     		ldr	r3, [r7, #16]
 7842 00d8 1846     		mov	r0, r3
 7843 00da FFF7FEFF 		bl	DWC_READ_REG32
 7844 00de 0346     		mov	r3, r0
 7845 00e0 BB60     		str	r3, [r7, #8]
3026:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				hc_set_even_odd_frame(core_if, hc, &hcchar);
 7846              		.loc 2 3026 0
 7847 00e2 07F10803 		add	r3, r7, #8
 7848 00e6 7868     		ldr	r0, [r7, #4]
 7849 00e8 3968     		ldr	r1, [r7, #0]
 7850 00ea 1A46     		mov	r2, r3
 7851 00ec FFF7FEFF 		bl	hc_set_even_odd_frame
 7852              	.L298:
 7853              	.LBE22:
3027:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3028:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3029:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Load OUT packet into the appropriate Tx FIFO. */
3030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dwc_otg_hc_write_packet(core_if, hc);
 7854              		.loc 2 3030 0
 7855 00f0 7868     		ldr	r0, [r7, #4]
 7856 00f2 3968     		ldr	r1, [r7, #0]
 7857 00f4 FFF7FEFF 		bl	dwc_otg_hc_write_packet
3031:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			hc->requests++;
 7858              		.loc 2 3031 0
 7859 00f8 3B68     		ldr	r3, [r7, #0]
 7860 00fa 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 7861 00fe 03F10103 		add	r3, r3, #1
 7862 0102 DAB2     		uxtb	r2, r3
 7863 0104 3B68     		ldr	r3, [r7, #0]
 7864 0106 83F82620 		strb	r2, [r3, #38]
3032:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return 1;
 7865              		.loc 2 3032 0
 7866 010a 4FF00103 		mov	r3, #1
 7867 010e 01E0     		b	.L293
 7868              	.L296:
3033:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3034:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return 0;
 7869              		.loc 2 3034 0
 7870 0110 4FF00003 		mov	r3, #0
 7871              	.L293:
3035:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 7872              		.loc 2 3037 0
 7873 0114 1846     		mov	r0, r3
 7874 0116 07F11807 		add	r7, r7, #24
 7875 011a BD46     		mov	sp, r7
 7876 011c 80BD     		pop	{r7, pc}
 7877              		.cfi_endproc
 7878              	.LFE53:
 7880 011e 00BF     		.section	.text.dwc_otg_hc_do_ping,"ax",%progbits
 7881              		.align	2
 7882              		.global	dwc_otg_hc_do_ping
 7883              		.thumb
 7884              		.thumb_func
 7886              	dwc_otg_hc_do_ping:
 7887              	.LFB54:
3038:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3039:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3040:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Starts a PING transfer. This function should only be called in Slave mode.
3041:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * The Do Ping bit is set in the HCTSIZ register, then the channel is enabled.
3042:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3043:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_hc_do_ping(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
3044:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 7888              		.loc 2 3044 0
 7889              		.cfi_startproc
 7890              		@ args = 0, pretend = 0, frame = 24
 7891              		@ frame_needed = 1, uses_anonymous_args = 0
 7892 0000 80B5     		push	{r7, lr}
 7893              	.LCFI108:
 7894              		.cfi_def_cfa_offset 8
 7895              		.cfi_offset 7, -8
 7896              		.cfi_offset 14, -4
 7897 0002 86B0     		sub	sp, sp, #24
 7898              	.LCFI109:
 7899              		.cfi_def_cfa_offset 32
 7900 0004 00AF     		add	r7, sp, #0
 7901              	.LCFI110:
 7902              		.cfi_def_cfa_register 7
 7903 0006 7860     		str	r0, [r7, #4]
 7904 0008 3960     		str	r1, [r7, #0]
3045:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar_data_t hcchar;
3046:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz_data_t hctsiz;
3047:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 7905              		.loc 2 3047 0
 7906 000a 7B68     		ldr	r3, [r7, #4]
 7907 000c DB68     		ldr	r3, [r3, #12]
 7908 000e 3A68     		ldr	r2, [r7, #0]
 7909 0010 1278     		ldrb	r2, [r2, #0]	@ zero_extendqisi2
 7910 0012 02F10202 		add	r2, r2, #2
 7911 0016 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7912 001a 7B61     		str	r3, [r7, #20]
3048:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3049:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
3050:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3051:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.d32 = 0;
 7913              		.loc 2 3051 0
 7914 001c 4FF00003 		mov	r3, #0
 7915 0020 FB60     		str	r3, [r7, #12]
3052:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.b.dopng = 1;
 7916              		.loc 2 3052 0
 7917 0022 FB68     		ldr	r3, [r7, #12]
 7918 0024 43F00043 		orr	r3, r3, #-2147483648
 7919 0028 FB60     		str	r3, [r7, #12]
3053:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hctsiz.b.pktcnt = 1;
 7920              		.loc 2 3053 0
 7921 002a FB68     		ldr	r3, [r7, #12]
 7922 002c 4FF00102 		mov	r2, #1
 7923 0030 62F3DC43 		bfi	r3, r2, #19, #10
 7924 0034 FB60     		str	r3, [r7, #12]
3054:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 7925              		.loc 2 3054 0
 7926 0036 7B69     		ldr	r3, [r7, #20]
 7927 0038 03F11002 		add	r2, r3, #16
 7928 003c FB68     		ldr	r3, [r7, #12]
 7929 003e 1046     		mov	r0, r2
 7930 0040 1946     		mov	r1, r3
 7931 0042 FFF7FEFF 		bl	DWC_WRITE_REG32
3055:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3056:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 7932              		.loc 2 3056 0
 7933 0046 7B69     		ldr	r3, [r7, #20]
 7934 0048 1846     		mov	r0, r3
 7935 004a FFF7FEFF 		bl	DWC_READ_REG32
 7936 004e 0346     		mov	r3, r0
 7937 0050 3B61     		str	r3, [r7, #16]
3057:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.chen = 1;
 7938              		.loc 2 3057 0
 7939 0052 3B69     		ldr	r3, [r7, #16]
 7940 0054 43F00043 		orr	r3, r3, #-2147483648
 7941 0058 3B61     		str	r3, [r7, #16]
3058:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcchar.b.chdis = 0;
 7942              		.loc 2 3058 0
 7943 005a 3B69     		ldr	r3, [r7, #16]
 7944 005c 6FF39E73 		bfc	r3, #30, #1
 7945 0060 3B61     		str	r3, [r7, #16]
3059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 7946              		.loc 2 3059 0
 7947 0062 7A69     		ldr	r2, [r7, #20]
 7948 0064 3B69     		ldr	r3, [r7, #16]
 7949 0066 1046     		mov	r0, r2
 7950 0068 1946     		mov	r1, r3
 7951 006a FFF7FEFF 		bl	DWC_WRITE_REG32
3060:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 7952              		.loc 2 3060 0
 7953 006e 07F11807 		add	r7, r7, #24
 7954 0072 BD46     		mov	sp, r7
 7955 0074 80BD     		pop	{r7, pc}
 7956              		.cfi_endproc
 7957              	.LFE54:
 7959 0076 00BF     		.section	.text.dwc_otg_hc_write_packet,"ax",%progbits
 7960              		.align	2
 7961              		.global	dwc_otg_hc_write_packet
 7962              		.thumb
 7963              		.thumb_func
 7965              	dwc_otg_hc_write_packet:
 7966              	.LFB55:
3061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*
3063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function writes a packet into the Tx FIFO associated with the Host
3064:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Channel. For a channel associated with a non-periodic EP, the non-periodic
3065:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Tx FIFO is written. For a channel associated with a periodic EP, the
3066:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * periodic Tx FIFO is written. This function should only be called in Slave
3067:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * mode.
3068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3069:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Upon return the xfer_buff and xfer_count fields in _hc are incremented by
3070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * then number of bytes written to the Tx FIFO.
3071:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3072:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_hc_write_packet(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
3073:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 7967              		.loc 2 3073 0
 7968              		.cfi_startproc
 7969              		@ args = 0, pretend = 0, frame = 40
 7970              		@ frame_needed = 1, uses_anonymous_args = 0
 7971 0000 80B5     		push	{r7, lr}
 7972              	.LCFI111:
 7973              		.cfi_def_cfa_offset 8
 7974              		.cfi_offset 7, -8
 7975              		.cfi_offset 14, -4
 7976 0002 8AB0     		sub	sp, sp, #40
 7977              	.LCFI112:
 7978              		.cfi_def_cfa_offset 48
 7979 0004 00AF     		add	r7, sp, #0
 7980              	.LCFI113:
 7981              		.cfi_def_cfa_register 7
 7982 0006 7860     		str	r0, [r7, #4]
 7983 0008 3960     		str	r1, [r7, #0]
3074:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t i;
3075:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t remaining_count;
3076:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t byte_count;
3077:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t dword_count;
3078:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3079:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t *data_buff = (uint32_t *) (hc->xfer_buff);
 7984              		.loc 2 3079 0
 7985 000a 3B68     		ldr	r3, [r7, #0]
 7986 000c 9B68     		ldr	r3, [r3, #8]
 7987 000e FB61     		str	r3, [r7, #28]
3080:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t *data_fifo = core_if->data_fifo[hc->hc_num];
 7988              		.loc 2 3080 0
 7989 0010 3B68     		ldr	r3, [r7, #0]
 7990 0012 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 7991 0014 1A46     		mov	r2, r3
 7992 0016 7B68     		ldr	r3, [r7, #4]
 7993 0018 02F10802 		add	r2, r2, #8
 7994 001c 53F82230 		ldr	r3, [r3, r2, lsl #2]
 7995 0020 BB61     		str	r3, [r7, #24]
3081:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3082:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	remaining_count = hc->xfer_len - hc->xfer_count;
 7996              		.loc 2 3082 0
 7997 0022 3B68     		ldr	r3, [r7, #0]
 7998 0024 1A69     		ldr	r2, [r3, #16]
 7999 0026 3B68     		ldr	r3, [r7, #0]
 8000 0028 5B69     		ldr	r3, [r3, #20]
 8001 002a D31A     		subs	r3, r2, r3
 8002 002c 7B61     		str	r3, [r7, #20]
3083:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (remaining_count > hc->max_packet) {
 8003              		.loc 2 3083 0
 8004 002e 3B68     		ldr	r3, [r7, #0]
 8005 0030 9B88     		ldrh	r3, [r3, #4]	@ movhi
 8006 0032 C3F30A03 		ubfx	r3, r3, #0, #11
 8007 0036 9BB2     		uxth	r3, r3
 8008 0038 1A46     		mov	r2, r3
 8009 003a 7B69     		ldr	r3, [r7, #20]
 8010 003c 9A42     		cmp	r2, r3
 8011 003e 06D2     		bcs	.L301
3084:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		byte_count = hc->max_packet;
 8012              		.loc 2 3084 0
 8013 0040 3B68     		ldr	r3, [r7, #0]
 8014 0042 9B88     		ldrh	r3, [r3, #4]	@ movhi
 8015 0044 C3F30A03 		ubfx	r3, r3, #0, #11
 8016 0048 9BB2     		uxth	r3, r3
 8017 004a 3B62     		str	r3, [r7, #32]
 8018 004c 01E0     		b	.L302
 8019              	.L301:
3085:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3086:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		byte_count = remaining_count;
 8020              		.loc 2 3086 0
 8021 004e 7B69     		ldr	r3, [r7, #20]
 8022 0050 3B62     		str	r3, [r7, #32]
 8023              	.L302:
3087:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3088:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3089:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dword_count = (byte_count + 3) / 4;
 8024              		.loc 2 3089 0
 8025 0052 3B6A     		ldr	r3, [r7, #32]
 8026 0054 03F10303 		add	r3, r3, #3
 8027 0058 4FEA9303 		lsr	r3, r3, #2
 8028 005c 3B61     		str	r3, [r7, #16]
3090:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3091:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((((unsigned long)data_buff) & 0x3) == 0) {
 8029              		.loc 2 3091 0
 8030 005e FB69     		ldr	r3, [r7, #28]
 8031 0060 03F00303 		and	r3, r3, #3
 8032 0064 002B     		cmp	r3, #0
 8033 0066 16D1     		bne	.L303
3092:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* xfer_buff is DWORD aligned. */
3093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 8034              		.loc 2 3093 0
 8035 0068 4FF00003 		mov	r3, #0
 8036 006c 7B62     		str	r3, [r7, #36]
 8037 006e 0DE0     		b	.L304
 8038              	.L305:
3094:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(data_fifo, *data_buff);
 8039              		.loc 2 3094 0 discriminator 2
 8040 0070 FB69     		ldr	r3, [r7, #28]
 8041 0072 1B68     		ldr	r3, [r3, #0]
 8042 0074 B869     		ldr	r0, [r7, #24]
 8043 0076 1946     		mov	r1, r3
 8044 0078 FFF7FEFF 		bl	DWC_WRITE_REG32
3093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 8045              		.loc 2 3093 0 discriminator 2
 8046 007c 7B6A     		ldr	r3, [r7, #36]
 8047 007e 03F10103 		add	r3, r3, #1
 8048 0082 7B62     		str	r3, [r7, #36]
 8049 0084 FB69     		ldr	r3, [r7, #28]
 8050 0086 03F10403 		add	r3, r3, #4
 8051 008a FB61     		str	r3, [r7, #28]
 8052              	.L304:
3093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 8053              		.loc 2 3093 0 is_stmt 0 discriminator 1
 8054 008c 7A6A     		ldr	r2, [r7, #36]
 8055 008e 3B69     		ldr	r3, [r7, #16]
 8056 0090 9A42     		cmp	r2, r3
 8057 0092 EDD3     		bcc	.L305
3093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 8058              		.loc 2 3093 0
 8059 0094 2BE0     		b	.L306
 8060              	.L303:
3095:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3096:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3097:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* xfer_buff is not DWORD aligned. */
3098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 8061              		.loc 2 3098 0 is_stmt 1
 8062 0096 4FF00003 		mov	r3, #0
 8063 009a 7B62     		str	r3, [r7, #36]
 8064 009c 23E0     		b	.L307
 8065              	.L308:
 8066              	.LBB23:
3099:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			uint32_t data;
3100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			data =
3101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (data_buff[0] | data_buff[1] << 8 | data_buff[2] <<
 8067              		.loc 2 3101 0 discriminator 2
 8068 009e FB69     		ldr	r3, [r7, #28]
 8069 00a0 1A68     		ldr	r2, [r3, #0]
 8070 00a2 FB69     		ldr	r3, [r7, #28]
 8071 00a4 03F10403 		add	r3, r3, #4
 8072 00a8 1B68     		ldr	r3, [r3, #0]
 8073 00aa 4FEA0323 		lsl	r3, r3, #8
 8074 00ae 1A43     		orrs	r2, r2, r3
 8075 00b0 FB69     		ldr	r3, [r7, #28]
 8076 00b2 03F10803 		add	r3, r3, #8
 8077 00b6 1B68     		ldr	r3, [r3, #0]
 8078 00b8 4FEA0343 		lsl	r3, r3, #16
 8079 00bc 1A43     		orrs	r2, r2, r3
3102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     16 | data_buff[3] << 24);
 8080              		.loc 2 3102 0 discriminator 2
 8081 00be FB69     		ldr	r3, [r7, #28]
 8082 00c0 03F10C03 		add	r3, r3, #12
 8083 00c4 1B68     		ldr	r3, [r3, #0]
 8084 00c6 4FEA0363 		lsl	r3, r3, #24
3100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			data =
 8085              		.loc 2 3100 0 discriminator 2
 8086 00ca 1343     		orrs	r3, r3, r2
 8087 00cc FB60     		str	r3, [r7, #12]
3103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(data_fifo, data);
 8088              		.loc 2 3103 0 discriminator 2
 8089 00ce B869     		ldr	r0, [r7, #24]
 8090 00d0 F968     		ldr	r1, [r7, #12]
 8091 00d2 FFF7FEFF 		bl	DWC_WRITE_REG32
 8092              	.LBE23:
3098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 8093              		.loc 2 3098 0 discriminator 2
 8094 00d6 7B6A     		ldr	r3, [r7, #36]
 8095 00d8 03F10103 		add	r3, r3, #1
 8096 00dc 7B62     		str	r3, [r7, #36]
 8097 00de FB69     		ldr	r3, [r7, #28]
 8098 00e0 03F10403 		add	r3, r3, #4
 8099 00e4 FB61     		str	r3, [r7, #28]
 8100              	.L307:
3098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 8101              		.loc 2 3098 0 is_stmt 0 discriminator 1
 8102 00e6 7A6A     		ldr	r2, [r7, #36]
 8103 00e8 3B69     		ldr	r3, [r7, #16]
 8104 00ea 9A42     		cmp	r2, r3
 8105 00ec D7D3     		bcc	.L308
 8106              	.L306:
3104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->xfer_count += byte_count;
 8107              		.loc 2 3107 0 is_stmt 1
 8108 00ee 3B68     		ldr	r3, [r7, #0]
 8109 00f0 5A69     		ldr	r2, [r3, #20]
 8110 00f2 3B6A     		ldr	r3, [r7, #32]
 8111 00f4 D218     		adds	r2, r2, r3
 8112 00f6 3B68     		ldr	r3, [r7, #0]
 8113 00f8 5A61     		str	r2, [r3, #20]
3108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hc->xfer_buff += byte_count;
 8114              		.loc 2 3108 0
 8115 00fa 3B68     		ldr	r3, [r7, #0]
 8116 00fc 9A68     		ldr	r2, [r3, #8]
 8117 00fe 3B6A     		ldr	r3, [r7, #32]
 8118 0100 D218     		adds	r2, r2, r3
 8119 0102 3B68     		ldr	r3, [r7, #0]
 8120 0104 9A60     		str	r2, [r3, #8]
3109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 8121              		.loc 2 3109 0
 8122 0106 07F12807 		add	r7, r7, #40
 8123 010a BD46     		mov	sp, r7
 8124 010c 80BD     		pop	{r7, pc}
 8125              		.cfi_endproc
 8126              	.LFE55:
 8128 010e 00BF     		.section	.text.dwc_otg_get_frame_number,"ax",%progbits
 8129              		.align	2
 8130              		.global	dwc_otg_get_frame_number
 8131              		.thumb
 8132              		.thumb_func
 8134              	dwc_otg_get_frame_number:
 8135              	.LFB56:
3110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Gets the current USB frame number. This is the frame number from the last
3113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * SOF packet.
3114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_frame_number(dwc_otg_core_if_t * core_if)
3116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 8136              		.loc 2 3116 0
 8137              		.cfi_startproc
 8138              		@ args = 0, pretend = 0, frame = 16
 8139              		@ frame_needed = 1, uses_anonymous_args = 0
 8140 0000 80B5     		push	{r7, lr}
 8141              	.LCFI114:
 8142              		.cfi_def_cfa_offset 8
 8143              		.cfi_offset 7, -8
 8144              		.cfi_offset 14, -4
 8145 0002 84B0     		sub	sp, sp, #16
 8146              	.LCFI115:
 8147              		.cfi_def_cfa_offset 24
 8148 0004 00AF     		add	r7, sp, #0
 8149              	.LCFI116:
 8150              		.cfi_def_cfa_register 7
 8151 0006 7860     		str	r0, [r7, #4]
3117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dsts_data_t dsts;
3118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 8152              		.loc 2 3118 0
 8153 0008 7B68     		ldr	r3, [r7, #4]
 8154 000a 9B68     		ldr	r3, [r3, #8]
 8155 000c 1B68     		ldr	r3, [r3, #0]
 8156 000e 03F10803 		add	r3, r3, #8
 8157 0012 1846     		mov	r0, r3
 8158 0014 FFF7FEFF 		bl	DWC_READ_REG32
 8159 0018 0346     		mov	r3, r0
 8160 001a FB60     		str	r3, [r7, #12]
3119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* read current frame/microframe number from DSTS register */
3121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return dsts.b.soffn;
 8161              		.loc 2 3121 0
 8162 001c FB68     		ldr	r3, [r7, #12]
 8163 001e C3F30D23 		ubfx	r3, r3, #8, #14
 8164 0022 9BB2     		uxth	r3, r3
3122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 8165              		.loc 2 3122 0
 8166 0024 1846     		mov	r0, r3
 8167 0026 07F11007 		add	r7, r7, #16
 8168 002a BD46     		mov	sp, r7
 8169 002c 80BD     		pop	{r7, pc}
 8170              		.cfi_endproc
 8171              	.LFE56:
 8173 002e 00BF     		.section	.text.calc_frame_interval,"ax",%progbits
 8174              		.align	2
 8175              		.global	calc_frame_interval
 8176              		.thumb
 8177              		.thumb_func
 8179              	calc_frame_interval:
 8180              	.LFB57:
3123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Calculates and gets the frame Interval value of HFIR register according PHY 
3126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * type and speed.The application can modify a value of HFIR register only after
3127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the Port Enable bit of the Host Port Control and Status register 
3128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * (HPRT.PrtEnaPort) has been set.
3129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** */
3130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t calc_frame_interval(dwc_otg_core_if_t * core_if)
3132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 8181              		.loc 2 3132 0
 8182              		.cfi_startproc
 8183              		@ args = 0, pretend = 0, frame = 24
 8184              		@ frame_needed = 1, uses_anonymous_args = 0
 8185 0000 80B5     		push	{r7, lr}
 8186              	.LCFI117:
 8187              		.cfi_def_cfa_offset 8
 8188              		.cfi_offset 7, -8
 8189              		.cfi_offset 14, -4
 8190 0002 86B0     		sub	sp, sp, #24
 8191              	.LCFI118:
 8192              		.cfi_def_cfa_offset 32
 8193 0004 00AF     		add	r7, sp, #0
 8194              	.LCFI119:
 8195              		.cfi_def_cfa_register 7
 8196 0006 7860     		str	r0, [r7, #4]
3133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg_data_t usbcfg;
3134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hwcfg2_data_t hwcfg2;
3135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0;
3136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int clock = 60;		// default value
 8197              		.loc 2 3136 0
 8198 0008 4FF03C03 		mov	r3, #60
 8199 000c 7B61     		str	r3, [r7, #20]
3137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 8200              		.loc 2 3137 0
 8201 000e 7B68     		ldr	r3, [r7, #4]
 8202 0010 5B68     		ldr	r3, [r3, #4]
 8203 0012 03F10C03 		add	r3, r3, #12
 8204 0016 1846     		mov	r0, r3
 8205 0018 FFF7FEFF 		bl	DWC_READ_REG32
 8206 001c 0346     		mov	r3, r0
 8207 001e 3B61     		str	r3, [r7, #16]
3138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hwcfg2.d32 = DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 8208              		.loc 2 3138 0
 8209 0020 7B68     		ldr	r3, [r7, #4]
 8210 0022 5B68     		ldr	r3, [r3, #4]
 8211 0024 03F14803 		add	r3, r3, #72
 8212 0028 1846     		mov	r0, r3
 8213 002a FFF7FEFF 		bl	DWC_READ_REG32
 8214 002e 0346     		mov	r3, r0
 8215 0030 FB60     		str	r3, [r7, #12]
3139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 8216              		.loc 2 3139 0
 8217 0032 7B68     		ldr	r3, [r7, #4]
 8218 0034 DB68     		ldr	r3, [r3, #12]
 8219 0036 5B68     		ldr	r3, [r3, #4]
 8220 0038 1846     		mov	r0, r3
 8221 003a FFF7FEFF 		bl	DWC_READ_REG32
 8222 003e 0346     		mov	r3, r0
 8223 0040 BB60     		str	r3, [r7, #8]
3140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!usbcfg.b.physel && usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 8224              		.loc 2 3140 0
 8225 0042 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8226 0044 03F04003 		and	r3, r3, #64
 8227 0048 DBB2     		uxtb	r3, r3
 8228 004a 002B     		cmp	r3, #0
 8229 004c 0ED1     		bne	.L312
 8230              		.loc 2 3140 0 is_stmt 0 discriminator 1
 8231 004e 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8232 0050 03F01003 		and	r3, r3, #16
 8233 0054 DBB2     		uxtb	r3, r3
 8234 0056 002B     		cmp	r3, #0
 8235 0058 08D0     		beq	.L312
 8236 005a 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8237 005c 03F00803 		and	r3, r3, #8
 8238 0060 DBB2     		uxtb	r3, r3
 8239 0062 002B     		cmp	r3, #0
 8240 0064 02D1     		bne	.L312
3141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		clock = 60;
 8241              		.loc 2 3141 0 is_stmt 1
 8242 0066 4FF03C03 		mov	r3, #60
 8243 006a 7B61     		str	r3, [r7, #20]
 8244              	.L312:
3142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
 8245              		.loc 2 3142 0
 8246 006c 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8247 006e 03F04003 		and	r3, r3, #64
 8248 0072 DBB2     		uxtb	r3, r3
 8249 0074 002B     		cmp	r3, #0
 8250 0076 08D0     		beq	.L313
 8251              		.loc 2 3142 0 is_stmt 0 discriminator 1
 8252 0078 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 8253 007a 03F00303 		and	r3, r3, #3
 8254 007e DBB2     		uxtb	r3, r3
 8255 0080 032B     		cmp	r3, #3
 8256 0082 02D1     		bne	.L313
3143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		clock = 48;
 8257              		.loc 2 3143 0 is_stmt 1
 8258 0084 4FF03003 		mov	r3, #48
 8259 0088 7B61     		str	r3, [r7, #20]
 8260              	.L313:
3144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 8261              		.loc 2 3144 0
 8262 008a 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 8263 008c 23F07F03 		bic	r3, r3, #127
 8264 0090 DBB2     		uxtb	r3, r3
 8265 0092 002B     		cmp	r3, #0
 8266 0094 14D1     		bne	.L314
 8267              		.loc 2 3144 0 is_stmt 0 discriminator 1
 8268 0096 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8269 0098 03F04003 		and	r3, r3, #64
 8270 009c DBB2     		uxtb	r3, r3
 8271 009e 002B     		cmp	r3, #0
 8272 00a0 0ED1     		bne	.L314
3145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 8273              		.loc 2 3145 0 is_stmt 1 discriminator 1
 8274 00a2 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8275 00a4 03F01003 		and	r3, r3, #16
 8276 00a8 DBB2     		uxtb	r3, r3
3144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 8277              		.loc 2 3144 0 discriminator 1
 8278 00aa 002B     		cmp	r3, #0
 8279 00ac 08D1     		bne	.L314
 8280              		.loc 2 3145 0
 8281 00ae 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8282 00b0 03F00803 		and	r3, r3, #8
 8283 00b4 DBB2     		uxtb	r3, r3
 8284 00b6 002B     		cmp	r3, #0
 8285 00b8 02D0     		beq	.L314
3146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		clock = 30;
 8286              		.loc 2 3146 0
 8287 00ba 4FF01E03 		mov	r3, #30
 8288 00be 7B61     		str	r3, [r7, #20]
 8289              	.L314:
3147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 8290              		.loc 2 3147 0
 8291 00c0 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 8292 00c2 23F07F03 		bic	r3, r3, #127
 8293 00c6 DBB2     		uxtb	r3, r3
 8294 00c8 002B     		cmp	r3, #0
 8295 00ca 14D1     		bne	.L315
 8296              		.loc 2 3147 0 is_stmt 0 discriminator 1
 8297 00cc 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8298 00ce 03F04003 		and	r3, r3, #64
 8299 00d2 DBB2     		uxtb	r3, r3
 8300 00d4 002B     		cmp	r3, #0
 8301 00d6 0ED1     		bne	.L315
3148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 8302              		.loc 2 3148 0 is_stmt 1 discriminator 1
 8303 00d8 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8304 00da 03F01003 		and	r3, r3, #16
 8305 00de DBB2     		uxtb	r3, r3
3147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 8306              		.loc 2 3147 0 discriminator 1
 8307 00e0 002B     		cmp	r3, #0
 8308 00e2 08D1     		bne	.L315
 8309              		.loc 2 3148 0
 8310 00e4 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8311 00e6 03F00803 		and	r3, r3, #8
 8312 00ea DBB2     		uxtb	r3, r3
 8313 00ec 002B     		cmp	r3, #0
 8314 00ee 02D1     		bne	.L315
3149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		clock = 60;
 8315              		.loc 2 3149 0
 8316 00f0 4FF03C03 		mov	r3, #60
 8317 00f4 7B61     		str	r3, [r7, #20]
 8318              	.L315:
3150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 8319              		.loc 2 3150 0
 8320 00f6 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 8321 00f8 23F07F03 		bic	r3, r3, #127
 8322 00fc DBB2     		uxtb	r3, r3
 8323 00fe 002B     		cmp	r3, #0
 8324 0100 14D0     		beq	.L316
 8325              		.loc 2 3150 0 is_stmt 0 discriminator 1
 8326 0102 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8327 0104 03F04003 		and	r3, r3, #64
 8328 0108 DBB2     		uxtb	r3, r3
 8329 010a 002B     		cmp	r3, #0
 8330 010c 0ED1     		bne	.L316
3151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 8331              		.loc 2 3151 0 is_stmt 1 discriminator 1
 8332 010e 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8333 0110 03F01003 		and	r3, r3, #16
 8334 0114 DBB2     		uxtb	r3, r3
3150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 8335              		.loc 2 3150 0 discriminator 1
 8336 0116 002B     		cmp	r3, #0
 8337 0118 08D1     		bne	.L316
 8338              		.loc 2 3151 0
 8339 011a 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8340 011c 03F00803 		and	r3, r3, #8
 8341 0120 DBB2     		uxtb	r3, r3
 8342 0122 002B     		cmp	r3, #0
 8343 0124 02D0     		beq	.L316
3152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		clock = 48;
 8344              		.loc 2 3152 0
 8345 0126 4FF03003 		mov	r3, #48
 8346 012a 7B61     		str	r3, [r7, #20]
 8347              	.L316:
3153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (usbcfg.b.physel && !usbcfg.b.phyif && hwcfg2.b.fs_phy_type == 2)
 8348              		.loc 2 3153 0
 8349 012c 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8350 012e 03F04003 		and	r3, r3, #64
 8351 0132 DBB2     		uxtb	r3, r3
 8352 0134 002B     		cmp	r3, #0
 8353 0136 0ED0     		beq	.L317
 8354              		.loc 2 3153 0 is_stmt 0 discriminator 1
 8355 0138 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8356 013a 03F00803 		and	r3, r3, #8
 8357 013e DBB2     		uxtb	r3, r3
 8358 0140 002B     		cmp	r3, #0
 8359 0142 08D1     		bne	.L317
 8360 0144 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 8361 0146 03F00303 		and	r3, r3, #3
 8362 014a DBB2     		uxtb	r3, r3
 8363 014c 022B     		cmp	r3, #2
 8364 014e 02D1     		bne	.L317
3154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		clock = 48;
 8365              		.loc 2 3154 0 is_stmt 1
 8366 0150 4FF03003 		mov	r3, #48
 8367 0154 7B61     		str	r3, [r7, #20]
 8368              	.L317:
3155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 1)
 8369              		.loc 2 3155 0
 8370 0156 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 8371 0158 03F04003 		and	r3, r3, #64
 8372 015c DBB2     		uxtb	r3, r3
 8373 015e 002B     		cmp	r3, #0
 8374 0160 08D0     		beq	.L318
 8375              		.loc 2 3155 0 is_stmt 0 discriminator 1
 8376 0162 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 8377 0164 03F00303 		and	r3, r3, #3
 8378 0168 DBB2     		uxtb	r3, r3
 8379 016a 012B     		cmp	r3, #1
 8380 016c 02D1     		bne	.L318
3156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		clock = 48;
 8381              		.loc 2 3156 0 is_stmt 1
 8382 016e 4FF03003 		mov	r3, #48
 8383 0172 7B61     		str	r3, [r7, #20]
 8384              	.L318:
3157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (hprt0.b.prtspd == 0)
 8385              		.loc 2 3157 0
 8386 0174 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 8387 0176 03F00603 		and	r3, r3, #6
 8388 017a DBB2     		uxtb	r3, r3
 8389 017c 002B     		cmp	r3, #0
 8390 017e 08D1     		bne	.L319
3158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* High speed case */
3159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 125 * clock;
 8391              		.loc 2 3159 0
 8392 0180 7A69     		ldr	r2, [r7, #20]
 8393 0182 1346     		mov	r3, r2
 8394 0184 4FEA4313 		lsl	r3, r3, #5
 8395 0188 9B1A     		subs	r3, r3, r2
 8396 018a 4FEA8303 		lsl	r3, r3, #2
 8397 018e 9B18     		adds	r3, r3, r2
 8398 0190 04E0     		b	.L321
 8399              	.L319:
3160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	else
3161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* FS/LS case */
3162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return 1000 * clock;
 8400              		.loc 2 3162 0
 8401 0192 7B69     		ldr	r3, [r7, #20]
 8402 0194 4FF47A72 		mov	r2, #1000
 8403 0198 02FB03F3 		mul	r3, r2, r3
 8404              	.L321:
3163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 8405              		.loc 2 3163 0
 8406 019c 1846     		mov	r0, r3
 8407 019e 07F11807 		add	r7, r7, #24
 8408 01a2 BD46     		mov	sp, r7
 8409 01a4 80BD     		pop	{r7, pc}
 8410              		.cfi_endproc
 8411              	.LFE57:
 8413 01a6 00BF     		.section	.text.dwc_otg_read_setup_packet,"ax",%progbits
 8414              		.align	2
 8415              		.global	dwc_otg_read_setup_packet
 8416              		.thumb
 8417              		.thumb_func
 8419              	dwc_otg_read_setup_packet:
 8420              	.LFB58:
3164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function reads a setup packet from the Rx FIFO into the destination
3167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * buffer. This function is called from the Rx Status Queue Level (RxStsQLvl)
3168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Interrupt routine when a SETUP packet has been received in Slave mode.
3169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param dest Destination buffer for packet data.
3172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_read_setup_packet(dwc_otg_core_if_t * core_if, uint32_t * dest)
3174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 8421              		.loc 2 3174 0
 8422              		.cfi_startproc
 8423              		@ args = 0, pretend = 0, frame = 8
 8424              		@ frame_needed = 1, uses_anonymous_args = 0
 8425 0000 90B5     		push	{r4, r7, lr}
 8426              	.LCFI120:
 8427              		.cfi_def_cfa_offset 12
 8428              		.cfi_offset 4, -12
 8429              		.cfi_offset 7, -8
 8430              		.cfi_offset 14, -4
 8431 0002 83B0     		sub	sp, sp, #12
 8432              	.LCFI121:
 8433              		.cfi_def_cfa_offset 24
 8434 0004 00AF     		add	r7, sp, #0
 8435              	.LCFI122:
 8436              		.cfi_def_cfa_register 7
 8437 0006 7860     		str	r0, [r7, #4]
 8438 0008 3960     		str	r1, [r7, #0]
3175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Get the 8 bytes of a setup transaction data */
3176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Pop 2 DWORDS off the receive data FIFO into memory */
3178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dest[0] = DWC_READ_REG32(core_if->data_fifo[0]);
 8439              		.loc 2 3178 0
 8440 000a 7B68     		ldr	r3, [r7, #4]
 8441 000c 1B6A     		ldr	r3, [r3, #32]
 8442 000e 1846     		mov	r0, r3
 8443 0010 FFF7FEFF 		bl	DWC_READ_REG32
 8444 0014 0246     		mov	r2, r0
 8445 0016 3B68     		ldr	r3, [r7, #0]
 8446 0018 1A60     		str	r2, [r3, #0]
3179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dest[1] = DWC_READ_REG32(core_if->data_fifo[0]);
 8447              		.loc 2 3179 0
 8448 001a 3B68     		ldr	r3, [r7, #0]
 8449 001c 03F10404 		add	r4, r3, #4
 8450 0020 7B68     		ldr	r3, [r7, #4]
 8451 0022 1B6A     		ldr	r3, [r3, #32]
 8452 0024 1846     		mov	r0, r3
 8453 0026 FFF7FEFF 		bl	DWC_READ_REG32
 8454 002a 0346     		mov	r3, r0
 8455 002c 2360     		str	r3, [r4, #0]
3180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 8456              		.loc 2 3180 0
 8457 002e 07F10C07 		add	r7, r7, #12
 8458 0032 BD46     		mov	sp, r7
 8459 0034 90BD     		pop	{r4, r7, pc}
 8460              		.cfi_endproc
 8461              	.LFE58:
 8463 0036 00BF     		.section	.text.dwc_otg_ep0_activate,"ax",%progbits
 8464              		.align	2
 8465              		.global	dwc_otg_ep0_activate
 8466              		.thumb
 8467              		.thumb_func
 8469              	dwc_otg_ep0_activate:
 8470              	.LFB59:
3181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function enables EP0 OUT to receive SETUP packets and configures EP0
3184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * IN for transmitting packets. It is normally called when the
3185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * "Enumeration Done" interrupt occurs.
3186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP0 data.
3189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep0_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 8471              		.loc 2 3191 0
 8472              		.cfi_startproc
 8473              		@ args = 0, pretend = 0, frame = 32
 8474              		@ frame_needed = 1, uses_anonymous_args = 0
 8475 0000 80B5     		push	{r7, lr}
 8476              	.LCFI123:
 8477              		.cfi_def_cfa_offset 8
 8478              		.cfi_offset 7, -8
 8479              		.cfi_offset 14, -4
 8480 0002 88B0     		sub	sp, sp, #32
 8481              	.LCFI124:
 8482              		.cfi_def_cfa_offset 40
 8483 0004 00AF     		add	r7, sp, #0
 8484              	.LCFI125:
 8485              		.cfi_def_cfa_register 7
 8486 0006 7860     		str	r0, [r7, #4]
 8487 0008 3960     		str	r1, [r7, #0]
3192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8488              		.loc 2 3192 0
 8489 000a 7B68     		ldr	r3, [r7, #4]
 8490 000c 9B68     		ldr	r3, [r3, #8]
 8491 000e FB61     		str	r3, [r7, #28]
3193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dsts_data_t dsts;
3194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t diepctl;
3195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t doepctl;
3196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dctl_data_t dctl = {.d32 = 0 };
 8492              		.loc 2 3197 0
 8493 0010 4FF00003 		mov	r3, #0
 8494 0014 FB60     		str	r3, [r7, #12]
3198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Read the Device Status and Endpoint 0 Control registers */
3200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dsts.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dsts);
 8495              		.loc 2 3200 0
 8496 0016 FB69     		ldr	r3, [r7, #28]
 8497 0018 1B68     		ldr	r3, [r3, #0]
 8498 001a 03F10803 		add	r3, r3, #8
 8499 001e 1846     		mov	r0, r3
 8500 0020 FFF7FEFF 		bl	DWC_READ_REG32
 8501 0024 0346     		mov	r3, r0
 8502 0026 BB61     		str	r3, [r7, #24]
3201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	diepctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl);
 8503              		.loc 2 3201 0
 8504 0028 FB69     		ldr	r3, [r7, #28]
 8505 002a 5B68     		ldr	r3, [r3, #4]
 8506 002c 1846     		mov	r0, r3
 8507 002e FFF7FEFF 		bl	DWC_READ_REG32
 8508 0032 0346     		mov	r3, r0
 8509 0034 7B61     		str	r3, [r7, #20]
3202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	doepctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl);
 8510              		.loc 2 3202 0
 8511 0036 FB69     		ldr	r3, [r7, #28]
 8512 0038 5B6A     		ldr	r3, [r3, #36]
 8513 003a 1846     		mov	r0, r3
 8514 003c FFF7FEFF 		bl	DWC_READ_REG32
 8515 0040 0346     		mov	r3, r0
 8516 0042 3B61     		str	r3, [r7, #16]
3203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Set the MPS of the IN EP based on the enumeration speed */
3205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	switch (dsts.b.enumspd) {
 8517              		.loc 2 3205 0
 8518 0044 BB69     		ldr	r3, [r7, #24]
 8519 0046 C3F34103 		ubfx	r3, r3, #1, #2
 8520 004a DBB2     		uxtb	r3, r3
 8521 004c 022B     		cmp	r3, #2
 8522 004e 04D0     		beq	.L325
3206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
3207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
3208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_DSTS_ENUMSPD_FS_PHY_48MHZ:
3209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		diepctl.b.mps = DWC_DEP0CTL_MPS_64;
 8523              		.loc 2 3209 0
 8524 0050 7B69     		ldr	r3, [r7, #20]
 8525 0052 6FF30A03 		bfc	r3, #0, #11
 8526 0056 7B61     		str	r3, [r7, #20]
3210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 8527              		.loc 2 3210 0
 8528 0058 06E0     		b	.L326
 8529              	.L325:
3211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_DSTS_ENUMSPD_LS_PHY_6MHZ:
3212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		diepctl.b.mps = DWC_DEP0CTL_MPS_8;
 8530              		.loc 2 3212 0
 8531 005a 7B69     		ldr	r3, [r7, #20]
 8532 005c 4FF00302 		mov	r2, #3
 8533 0060 62F30A03 		bfi	r3, r2, #0, #11
 8534 0064 7B61     		str	r3, [r7, #20]
3213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 8535              		.loc 2 3213 0
 8536 0066 00BF     		nop
 8537              	.L326:
3214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&dev_if->in_ep_regs[0]->diepctl, diepctl.d32);
 8538              		.loc 2 3216 0
 8539 0068 FB69     		ldr	r3, [r7, #28]
 8540 006a 5B68     		ldr	r3, [r3, #4]
 8541 006c 1A46     		mov	r2, r3
 8542 006e 7B69     		ldr	r3, [r7, #20]
 8543 0070 1046     		mov	r0, r2
 8544 0072 1946     		mov	r1, r3
 8545 0074 FFF7FEFF 		bl	DWC_WRITE_REG32
3217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable OUT EP for receive */
3219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	doepctl.b.epena = 1;
 8546              		.loc 2 3219 0
 8547 0078 3B69     		ldr	r3, [r7, #16]
 8548 007a 43F00043 		orr	r3, r3, #-2147483648
 8549 007e 3B61     		str	r3, [r7, #16]
3220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepctl, doepctl.d32);
 8550              		.loc 2 3220 0
 8551 0080 FB69     		ldr	r3, [r7, #28]
 8552 0082 5B6A     		ldr	r3, [r3, #36]
 8553 0084 1A46     		mov	r2, r3
 8554 0086 3B69     		ldr	r3, [r7, #16]
 8555 0088 1046     		mov	r0, r2
 8556 008a 1946     		mov	r1, r3
 8557 008c FFF7FEFF 		bl	DWC_WRITE_REG32
3221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef VERBOSE
3223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCDV, "doepctl0=%0x\n",
3224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
3225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCDV, "diepctl0=%0x\n",
3226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl));
3227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dctl.b.cgnpinnak = 1;
 8558              		.loc 2 3228 0
 8559 0090 FB68     		ldr	r3, [r7, #12]
 8560 0092 43F48073 		orr	r3, r3, #256
 8561 0096 FB60     		str	r3, [r7, #12]
3229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, dctl.d32);
 8562              		.loc 2 3230 0
 8563 0098 FB69     		ldr	r3, [r7, #28]
 8564 009a 1B68     		ldr	r3, [r3, #0]
 8565 009c 03F10401 		add	r1, r3, #4
 8566 00a0 FA68     		ldr	r2, [r7, #12]
 8567 00a2 FB68     		ldr	r3, [r7, #12]
 8568 00a4 0846     		mov	r0, r1
 8569 00a6 1146     		mov	r1, r2
 8570 00a8 1A46     		mov	r2, r3
 8571 00aa FFF7FEFF 		bl	DWC_MODIFY_REG32
3231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCDV, "dctl=%0x\n",
3232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&dev_if->dev_global_regs->dctl));
3233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 8572              		.loc 2 3233 0
 8573 00ae 07F12007 		add	r7, r7, #32
 8574 00b2 BD46     		mov	sp, r7
 8575 00b4 80BD     		pop	{r7, pc}
 8576              		.cfi_endproc
 8577              	.LFE59:
 8579 00b6 00BF     		.section	.text.dwc_otg_ep_activate,"ax",%progbits
 8580              		.align	2
 8581              		.global	dwc_otg_ep_activate
 8582              		.thumb
 8583              		.thumb_func
 8585              	dwc_otg_ep_activate:
 8586              	.LFB60:
3234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function activates an EP.  The Device EP control register for
3237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the EP is configured as defined in the ep structure. Note: This
3238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * function is not used for EP0.
3239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to activate.
3242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 8587              		.loc 2 3244 0
 8588              		.cfi_startproc
 8589              		@ args = 0, pretend = 0, frame = 32
 8590              		@ frame_needed = 1, uses_anonymous_args = 0
 8591 0000 80B5     		push	{r7, lr}
 8592              	.LCFI126:
 8593              		.cfi_def_cfa_offset 8
 8594              		.cfi_offset 7, -8
 8595              		.cfi_offset 14, -4
 8596 0002 88B0     		sub	sp, sp, #32
 8597              	.LCFI127:
 8598              		.cfi_def_cfa_offset 40
 8599 0004 00AF     		add	r7, sp, #0
 8600              	.LCFI128:
 8601              		.cfi_def_cfa_register 7
 8602 0006 7860     		str	r0, [r7, #4]
 8603 0008 3960     		str	r1, [r7, #0]
3245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8604              		.loc 2 3245 0
 8605 000a 7B68     		ldr	r3, [r7, #4]
 8606 000c 9B68     		ldr	r3, [r3, #8]
 8607 000e BB61     		str	r3, [r7, #24]
3246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl;
3247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *addr;
3248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	daint_data_t daintmsk = {.d32 = 0 };
 8608              		.loc 2 3249 0
 8609 0010 4FF00003 		mov	r3, #0
 8610 0014 3B61     		str	r3, [r7, #16]
3250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCDV, "%s() EP%d-%s\n", __func__, ep->num,
3252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (ep->is_in ? "IN" : "OUT"));
3253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_PER_IO
3255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xiso_frame_num = 0xFFFFFFFF;
3256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xiso_active_xfers = 0;
3257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xiso_queued_xfers = 0;
3258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Read DEPCTLn register */
3260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 8611              		.loc 2 3260 0
 8612 0016 3B68     		ldr	r3, [r7, #0]
 8613 0018 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 8614 001a 03F00103 		and	r3, r3, #1
 8615 001e DBB2     		uxtb	r3, r3
 8616 0020 002B     		cmp	r3, #0
 8617 0022 10D0     		beq	.L328
3261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &dev_if->in_ep_regs[ep->num]->diepctl;
 8618              		.loc 2 3261 0
 8619 0024 3B68     		ldr	r3, [r7, #0]
 8620 0026 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8621 0028 BA69     		ldr	r2, [r7, #24]
 8622 002a 4FEA8303 		lsl	r3, r3, #2
 8623 002e D318     		adds	r3, r2, r3
 8624 0030 5B68     		ldr	r3, [r3, #4]
 8625 0032 FB61     		str	r3, [r7, #28]
3262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		daintmsk.ep.in = 1 << ep->num;
 8626              		.loc 2 3262 0
 8627 0034 3B68     		ldr	r3, [r7, #0]
 8628 0036 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8629 0038 4FF00102 		mov	r2, #1
 8630 003c 02FA03F3 		lsl	r3, r2, r3
 8631 0040 9BB2     		uxth	r3, r3
 8632 0042 3B82     		strh	r3, [r7, #16]	@ unaligned
 8633 0044 14E0     		b	.L329
 8634              	.L328:
3263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &dev_if->out_ep_regs[ep->num]->doepctl;
 8635              		.loc 2 3264 0
 8636 0046 3B68     		ldr	r3, [r7, #0]
 8637 0048 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8638 004a BA69     		ldr	r2, [r7, #24]
 8639 004c 03F10803 		add	r3, r3, #8
 8640 0050 4FEA8303 		lsl	r3, r3, #2
 8641 0054 D318     		adds	r3, r2, r3
 8642 0056 5B68     		ldr	r3, [r3, #4]
 8643 0058 FB61     		str	r3, [r7, #28]
3265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		daintmsk.ep.out = 1 << ep->num;
 8644              		.loc 2 3265 0
 8645 005a 3B68     		ldr	r3, [r7, #0]
 8646 005c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8647 005e 4FF00102 		mov	r2, #1
 8648 0062 02FA03F3 		lsl	r3, r2, r3
 8649 0066 9AB2     		uxth	r2, r3
 8650 0068 3B69     		ldr	r3, [r7, #16]
 8651 006a 62F31F43 		bfi	r3, r2, #16, #16
 8652 006e 3B61     		str	r3, [r7, #16]
 8653              	.L329:
3266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* If the EP is already active don't change the EP Control
3269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * register. */
3270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.d32 = DWC_READ_REG32(addr);
 8654              		.loc 2 3270 0
 8655 0070 F869     		ldr	r0, [r7, #28]
 8656 0072 FFF7FEFF 		bl	DWC_READ_REG32
 8657 0076 0346     		mov	r3, r0
 8658 0078 7B61     		str	r3, [r7, #20]
3271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!depctl.b.usbactep) {
 8659              		.loc 2 3271 0
 8660 007a 7B7D     		ldrb	r3, [r7, #21]	@ zero_extendqisi2
 8661 007c 23F07F03 		bic	r3, r3, #127
 8662 0080 DBB2     		uxtb	r3, r3
 8663 0082 002B     		cmp	r3, #0
 8664 0084 33D1     		bne	.L330
3272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.mps = ep->maxpacket;
 8665              		.loc 2 3272 0
 8666 0086 3B68     		ldr	r3, [r7, #0]
 8667 0088 5B88     		ldrh	r3, [r3, #2]	@ movhi
 8668 008a C3F38A03 		ubfx	r3, r3, #2, #11
 8669 008e 9AB2     		uxth	r2, r3
 8670 0090 7B69     		ldr	r3, [r7, #20]
 8671 0092 62F30A03 		bfi	r3, r2, #0, #11
 8672 0096 7B61     		str	r3, [r7, #20]
3273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.eptype = ep->type;
 8673              		.loc 2 3273 0
 8674 0098 3B68     		ldr	r3, [r7, #0]
 8675 009a 5B78     		ldrb	r3, [r3, #1]
 8676 009c C3F38113 		ubfx	r3, r3, #6, #2
 8677 00a0 DAB2     		uxtb	r2, r3
 8678 00a2 7B69     		ldr	r3, [r7, #20]
 8679 00a4 62F39343 		bfi	r3, r2, #18, #2
 8680 00a8 7B61     		str	r3, [r7, #20]
3274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.txfnum = ep->tx_fifo_num;
 8681              		.loc 2 3274 0
 8682 00aa 3B68     		ldr	r3, [r7, #0]
 8683 00ac 5B78     		ldrb	r3, [r3, #1]
 8684 00ae C3F38303 		ubfx	r3, r3, #2, #4
 8685 00b2 DAB2     		uxtb	r2, r3
 8686 00b4 7B69     		ldr	r3, [r7, #20]
 8687 00b6 62F39953 		bfi	r3, r2, #22, #4
 8688 00ba 7B61     		str	r3, [r7, #20]
3275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (ep->type == DWC_OTG_EP_TYPE_ISOC) {
 8689              		.loc 2 3276 0
 8690 00bc 3B68     		ldr	r3, [r7, #0]
 8691 00be 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 8692 00c0 23F03F03 		bic	r3, r3, #63
 8693 00c4 DBB2     		uxtb	r3, r3
 8694 00c6 402B     		cmp	r3, #64
 8695 00c8 04D1     		bne	.L331
3277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.setd0pid = 1;	// ???
 8696              		.loc 2 3277 0
 8697 00ca 7B69     		ldr	r3, [r7, #20]
 8698 00cc 43F08053 		orr	r3, r3, #268435456
 8699 00d0 7B61     		str	r3, [r7, #20]
 8700 00d2 03E0     		b	.L332
 8701              	.L331:
3278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.setd0pid = 1;
 8702              		.loc 2 3279 0
 8703 00d4 7B69     		ldr	r3, [r7, #20]
 8704 00d6 43F08053 		orr	r3, r3, #268435456
 8705 00da 7B61     		str	r3, [r7, #20]
 8706              	.L332:
3280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.usbactep = 1;
 8707              		.loc 2 3281 0
 8708 00dc 7B69     		ldr	r3, [r7, #20]
 8709 00de 43F40043 		orr	r3, r3, #32768
 8710 00e2 7B61     		str	r3, [r7, #20]
3282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(addr, depctl.d32);
 8711              		.loc 2 3283 0
 8712 00e4 7B69     		ldr	r3, [r7, #20]
 8713 00e6 F869     		ldr	r0, [r7, #28]
 8714 00e8 1946     		mov	r1, r3
 8715 00ea FFF7FEFF 		bl	DWC_WRITE_REG32
 8716              	.L330:
3284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCDV, "DEPCTL=%08x\n", DWC_READ_REG32(addr));
3285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Enable the Interrupt for this EP */
3288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->multiproc_int_enable) {
 8717              		.loc 2 3288 0
 8718 00ee 7B68     		ldr	r3, [r7, #4]
 8719 00f0 93F84930 		ldrb	r3, [r3, #73]	@ zero_extendqisi2
 8720 00f4 002B     		cmp	r3, #0
 8721 00f6 59D0     		beq	.L333
3289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (ep->is_in == 1) {
 8722              		.loc 2 3289 0
 8723 00f8 3B68     		ldr	r3, [r7, #0]
 8724 00fa 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 8725 00fc 03F00103 		and	r3, r3, #1
 8726 0100 DBB2     		uxtb	r3, r3
 8727 0102 002B     		cmp	r3, #0
 8728 0104 29D0     		beq	.L334
 8729              	.LBB24:
3290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			diepmsk_data_t diepmsk = {.d32 = 0 };
 8730              		.loc 2 3291 0
 8731 0106 4FF00003 		mov	r3, #0
 8732 010a FB60     		str	r3, [r7, #12]
3292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			diepmsk.b.xfercompl = 1;
 8733              		.loc 2 3293 0
 8734 010c FB68     		ldr	r3, [r7, #12]
 8735 010e 43F00103 		orr	r3, r3, #1
 8736 0112 FB60     		str	r3, [r7, #12]
3294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			diepmsk.b.timeout = 1;
 8737              		.loc 2 3294 0
 8738 0114 FB68     		ldr	r3, [r7, #12]
 8739 0116 43F00803 		orr	r3, r3, #8
 8740 011a FB60     		str	r3, [r7, #12]
3295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			diepmsk.b.epdisabled = 1;
 8741              		.loc 2 3295 0
 8742 011c FB68     		ldr	r3, [r7, #12]
 8743 011e 43F00203 		orr	r3, r3, #2
 8744 0122 FB60     		str	r3, [r7, #12]
3296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			diepmsk.b.ahberr = 1;
 8745              		.loc 2 3296 0
 8746 0124 FB68     		ldr	r3, [r7, #12]
 8747 0126 43F00403 		orr	r3, r3, #4
 8748 012a FB60     		str	r3, [r7, #12]
3297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			diepmsk.b.intknepmis = 1;
 8749              		.loc 2 3297 0
 8750 012c FB68     		ldr	r3, [r7, #12]
 8751 012e 43F02003 		orr	r3, r3, #32
 8752 0132 FB60     		str	r3, [r7, #12]
3298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			diepmsk.b.txfifoundrn = 1;	//?????
 8753              		.loc 2 3298 0
 8754 0134 FB68     		ldr	r3, [r7, #12]
 8755 0136 43F48073 		orr	r3, r3, #256
 8756 013a FB60     		str	r3, [r7, #12]
3299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*
3300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_desc_enable) {
3301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				diepmsk.b.bna = 1;
3302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** */
3304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*			
3305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_enable) {
3306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				doepmsk.b.nak = 1;
3307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** */
3309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 8757              		.loc 2 3309 0
 8758 013c BB69     		ldr	r3, [r7, #24]
 8759 013e 1A68     		ldr	r2, [r3, #0]
3310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					diepeachintmsk[ep->num], diepmsk.d32);
 8760              		.loc 2 3310 0
 8761 0140 3B68     		ldr	r3, [r7, #0]
 8762 0142 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 8763              		.loc 2 3309 0
 8764 0144 03F11003 		add	r3, r3, #16
 8765 0148 4FEA8303 		lsl	r3, r3, #2
 8766 014c D218     		adds	r2, r2, r3
 8767 014e FB68     		ldr	r3, [r7, #12]
 8768 0150 1046     		mov	r0, r2
 8769 0152 1946     		mov	r1, r3
 8770 0154 FFF7FEFF 		bl	DWC_WRITE_REG32
 8771 0158 1CE0     		b	.L335
 8772              	.L334:
 8773              	.LBE24:
 8774              	.LBB25:
3311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			doepmsk_data_t doepmsk = {.d32 = 0 };
 8775              		.loc 2 3314 0
 8776 015a 4FF00003 		mov	r3, #0
 8777 015e BB60     		str	r3, [r7, #8]
3315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			doepmsk.b.xfercompl = 1;
 8778              		.loc 2 3316 0
 8779 0160 BB68     		ldr	r3, [r7, #8]
 8780 0162 43F00103 		orr	r3, r3, #1
 8781 0166 BB60     		str	r3, [r7, #8]
3317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			doepmsk.b.ahberr = 1;
 8782              		.loc 2 3317 0
 8783 0168 BB68     		ldr	r3, [r7, #8]
 8784 016a 43F00403 		orr	r3, r3, #4
 8785 016e BB60     		str	r3, [r7, #8]
3318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			doepmsk.b.epdisabled = 1;
 8786              		.loc 2 3318 0
 8787 0170 BB68     		ldr	r3, [r7, #8]
 8788 0172 43F00203 		orr	r3, r3, #2
 8789 0176 BB60     		str	r3, [r7, #8]
3319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*			
3321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_desc_enable) {
3323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				doepmsk.b.bna = 1;
3324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** */
3326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /*			
3327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			doepmsk.b.babble = 1;
3328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			doepmsk.b.nyet = 1;
3329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			doepmsk.b.nak = 1;
3330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** */
3331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 8790              		.loc 2 3331 0
 8791 0178 BB69     		ldr	r3, [r7, #24]
 8792 017a 1A68     		ldr	r2, [r3, #0]
3332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					doepeachintmsk[ep->num], doepmsk.d32);
 8793              		.loc 2 3332 0
 8794 017c 3B68     		ldr	r3, [r7, #0]
 8795 017e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 8796              		.loc 2 3331 0
 8797 0180 03F11803 		add	r3, r3, #24
 8798 0184 4FEA8303 		lsl	r3, r3, #2
 8799 0188 D218     		adds	r2, r2, r3
 8800 018a BB68     		ldr	r3, [r7, #8]
 8801 018c 1046     		mov	r0, r2
 8802 018e 1946     		mov	r1, r3
 8803 0190 FFF7FEFF 		bl	DWC_WRITE_REG32
 8804              	.L335:
 8805              	.LBE25:
3333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&dev_if->dev_global_regs->deachintmsk,
 8806              		.loc 2 3334 0
 8807 0194 BB69     		ldr	r3, [r7, #24]
 8808 0196 1B68     		ldr	r3, [r3, #0]
 8809 0198 03F13C02 		add	r2, r3, #60
 8810 019c 3B69     		ldr	r3, [r7, #16]
 8811 019e 1046     		mov	r0, r2
 8812 01a0 4FF00001 		mov	r1, #0
 8813 01a4 1A46     		mov	r2, r3
 8814 01a6 FFF7FEFF 		bl	DWC_MODIFY_REG32
 8815 01aa 0AE0     		b	.L336
 8816              	.L333:
3335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 0, daintmsk.d32);
3336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&dev_if->dev_global_regs->daintmsk,
 8817              		.loc 2 3337 0
 8818 01ac BB69     		ldr	r3, [r7, #24]
 8819 01ae 1B68     		ldr	r3, [r3, #0]
 8820 01b0 03F11C02 		add	r2, r3, #28
 8821 01b4 3B69     		ldr	r3, [r7, #16]
 8822 01b6 1046     		mov	r0, r2
 8823 01b8 4FF00001 		mov	r1, #0
 8824 01bc 1A46     		mov	r2, r3
 8825 01be FFF7FEFF 		bl	DWC_MODIFY_REG32
 8826              	.L336:
3338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 0, daintmsk.d32);
3339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCDV, "DAINTMSK=%0x\n",
3342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&dev_if->dev_global_regs->daintmsk));
3343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->stall_clear_flag = 0;
 8827              		.loc 2 3344 0
 8828 01c2 3A68     		ldr	r2, [r7, #0]
 8829 01c4 92F82630 		ldrb	r3, [r2, #38]
 8830 01c8 6FF3C303 		bfc	r3, #3, #1
 8831 01cc 82F82630 		strb	r3, [r2, #38]
3345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
3346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 8832              		.loc 2 3346 0
 8833 01d0 07F12007 		add	r7, r7, #32
 8834 01d4 BD46     		mov	sp, r7
 8835 01d6 80BD     		pop	{r7, pc}
 8836              		.cfi_endproc
 8837              	.LFE60:
 8839              		.section	.text.dwc_otg_ep_deactivate,"ax",%progbits
 8840              		.align	2
 8841              		.global	dwc_otg_ep_deactivate
 8842              		.thumb
 8843              		.thumb_func
 8845              	dwc_otg_ep_deactivate:
 8846              	.LFB61:
3347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function deactivates an EP. This is done by clearing the USB Active
3350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * EP bit in the Device EP control register. Note: This function is not used
3351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * for EP0. EP0 cannot be deactivated.
3352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to deactivate.
3355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep_deactivate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 8847              		.loc 2 3357 0
 8848              		.cfi_startproc
 8849              		@ args = 0, pretend = 0, frame = 24
 8850              		@ frame_needed = 1, uses_anonymous_args = 0
 8851 0000 80B5     		push	{r7, lr}
 8852              	.LCFI129:
 8853              		.cfi_def_cfa_offset 8
 8854              		.cfi_offset 7, -8
 8855              		.cfi_offset 14, -4
 8856 0002 86B0     		sub	sp, sp, #24
 8857              	.LCFI130:
 8858              		.cfi_def_cfa_offset 32
 8859 0004 00AF     		add	r7, sp, #0
 8860              	.LCFI131:
 8861              		.cfi_def_cfa_register 7
 8862 0006 7860     		str	r0, [r7, #4]
 8863 0008 3960     		str	r1, [r7, #0]
3358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl = {.d32 = 0 };
 8864              		.loc 2 3358 0
 8865 000a 4FF00003 		mov	r3, #0
 8866 000e 3B61     		str	r3, [r7, #16]
3359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *addr;
3361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	daint_data_t daintmsk = {.d32 = 0 };
 8867              		.loc 2 3362 0
 8868 0010 4FF00003 		mov	r3, #0
 8869 0014 FB60     		str	r3, [r7, #12]
3363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_PER_IO
3365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xiso_frame_num = 0xFFFFFFFF;
3366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xiso_active_xfers = 0;
3367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xiso_queued_xfers = 0;
3368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Read DEPCTLn register */
3371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 8870              		.loc 2 3371 0
 8871 0016 3B68     		ldr	r3, [r7, #0]
 8872 0018 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 8873 001a 03F00103 		and	r3, r3, #1
 8874 001e DBB2     		uxtb	r3, r3
 8875 0020 002B     		cmp	r3, #0
 8876 0022 11D0     		beq	.L339
3372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[ep->num]->diepctl;
 8877              		.loc 2 3372 0
 8878 0024 7B68     		ldr	r3, [r7, #4]
 8879 0026 9A68     		ldr	r2, [r3, #8]
 8880 0028 3B68     		ldr	r3, [r7, #0]
 8881 002a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8882 002c 4FEA8303 		lsl	r3, r3, #2
 8883 0030 D318     		adds	r3, r2, r3
 8884 0032 5B68     		ldr	r3, [r3, #4]
 8885 0034 7B61     		str	r3, [r7, #20]
3373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		daintmsk.ep.in = 1 << ep->num;
 8886              		.loc 2 3373 0
 8887 0036 3B68     		ldr	r3, [r7, #0]
 8888 0038 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8889 003a 4FF00102 		mov	r2, #1
 8890 003e 02FA03F3 		lsl	r3, r2, r3
 8891 0042 9BB2     		uxth	r3, r3
 8892 0044 BB81     		strh	r3, [r7, #12]	@ unaligned
 8893 0046 15E0     		b	.L340
 8894              	.L339:
3374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->out_ep_regs[ep->num]->doepctl;
 8895              		.loc 2 3375 0
 8896 0048 7B68     		ldr	r3, [r7, #4]
 8897 004a 9A68     		ldr	r2, [r3, #8]
 8898 004c 3B68     		ldr	r3, [r7, #0]
 8899 004e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8900 0050 03F10803 		add	r3, r3, #8
 8901 0054 4FEA8303 		lsl	r3, r3, #2
 8902 0058 D318     		adds	r3, r2, r3
 8903 005a 5B68     		ldr	r3, [r3, #4]
 8904 005c 7B61     		str	r3, [r7, #20]
3376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		daintmsk.ep.out = 1 << ep->num;
 8905              		.loc 2 3376 0
 8906 005e 3B68     		ldr	r3, [r7, #0]
 8907 0060 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 8908 0062 4FF00102 		mov	r2, #1
 8909 0066 02FA03F3 		lsl	r3, r2, r3
 8910 006a 9AB2     		uxth	r2, r3
 8911 006c FB68     		ldr	r3, [r7, #12]
 8912 006e 62F31F43 		bfi	r3, r2, #16, #16
 8913 0072 FB60     		str	r3, [r7, #12]
 8914              	.L340:
3377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.d32 = DWC_READ_REG32(addr);
 8915              		.loc 2 3379 0
 8916 0074 7869     		ldr	r0, [r7, #20]
 8917 0076 FFF7FEFF 		bl	DWC_READ_REG32
 8918 007a 0346     		mov	r3, r0
 8919 007c 3B61     		str	r3, [r7, #16]
3380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.b.usbactep = 0;
 8920              		.loc 2 3381 0
 8921 007e 3B69     		ldr	r3, [r7, #16]
 8922 0080 6FF3CF33 		bfc	r3, #15, #1
 8923 0084 3B61     		str	r3, [r7, #16]
3382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1)
 8924              		.loc 2 3382 0
 8925 0086 3B68     		ldr	r3, [r7, #0]
 8926 0088 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 8927 008a 03F00103 		and	r3, r3, #1
 8928 008e DBB2     		uxtb	r3, r3
 8929 0090 002B     		cmp	r3, #0
 8930 0092 03D0     		beq	.L341
3383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.txfnum = 0;
 8931              		.loc 2 3383 0
 8932 0094 3B69     		ldr	r3, [r7, #16]
 8933 0096 6FF39953 		bfc	r3, #22, #4
 8934 009a 3B61     		str	r3, [r7, #16]
 8935              	.L341:
3384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dma_desc_enable)
 8936              		.loc 2 3385 0
 8937 009c 7B68     		ldr	r3, [r7, #4]
 8938 009e 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 8939 00a2 002B     		cmp	r3, #0
 8940 00a4 03D0     		beq	.L342
3386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epdis = 1;
 8941              		.loc 2 3386 0
 8942 00a6 3B69     		ldr	r3, [r7, #16]
 8943 00a8 43F08043 		orr	r3, r3, #1073741824
 8944 00ac 3B61     		str	r3, [r7, #16]
 8945              	.L342:
3387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(addr, depctl.d32);
 8946              		.loc 2 3388 0
 8947 00ae 3B69     		ldr	r3, [r7, #16]
 8948 00b0 7869     		ldr	r0, [r7, #20]
 8949 00b2 1946     		mov	r1, r3
 8950 00b4 FFF7FEFF 		bl	DWC_WRITE_REG32
3389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Disable the Interrupt for this EP */
3391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->multiproc_int_enable) {
 8951              		.loc 2 3391 0
 8952 00b8 7B68     		ldr	r3, [r7, #4]
 8953 00ba 93F84930 		ldrb	r3, [r3, #73]	@ zero_extendqisi2
 8954 00be 002B     		cmp	r3, #0
 8955 00c0 32D0     		beq	.L343
3392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
 8956              		.loc 2 3392 0
 8957 00c2 7B68     		ldr	r3, [r7, #4]
 8958 00c4 9B68     		ldr	r3, [r3, #8]
 8959 00c6 1B68     		ldr	r3, [r3, #0]
 8960 00c8 03F13C02 		add	r2, r3, #60
 8961 00cc FB68     		ldr	r3, [r7, #12]
 8962 00ce 1046     		mov	r0, r2
 8963 00d0 1946     		mov	r1, r3
 8964 00d2 4FF00002 		mov	r2, #0
 8965 00d6 FFF7FEFF 		bl	DWC_MODIFY_REG32
3393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 daintmsk.d32, 0);
3394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (ep->is_in == 1) {
 8966              		.loc 2 3395 0
 8967 00da 3B68     		ldr	r3, [r7, #0]
 8968 00dc 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 8969 00de 03F00103 		and	r3, r3, #1
 8970 00e2 DBB2     		uxtb	r3, r3
 8971 00e4 002B     		cmp	r3, #0
 8972 00e6 0FD0     		beq	.L344
3396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 8973              		.loc 2 3396 0
 8974 00e8 7B68     		ldr	r3, [r7, #4]
 8975 00ea 9B68     		ldr	r3, [r3, #8]
 8976 00ec 1A68     		ldr	r2, [r3, #0]
3397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					diepeachintmsk[ep->num], 0);
 8977              		.loc 2 3397 0
 8978 00ee 3B68     		ldr	r3, [r7, #0]
 8979 00f0 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 8980              		.loc 2 3396 0
 8981 00f2 03F11003 		add	r3, r3, #16
 8982 00f6 4FEA8303 		lsl	r3, r3, #2
 8983 00fa D318     		adds	r3, r2, r3
 8984 00fc 1846     		mov	r0, r3
 8985 00fe 4FF00001 		mov	r1, #0
 8986 0102 FFF7FEFF 		bl	DWC_WRITE_REG32
 8987 0106 1BE0     		b	.L338
 8988              	.L344:
3398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 8989              		.loc 2 3399 0
 8990 0108 7B68     		ldr	r3, [r7, #4]
 8991 010a 9B68     		ldr	r3, [r3, #8]
 8992 010c 1A68     		ldr	r2, [r3, #0]
3400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					doepeachintmsk[ep->num], 0);
 8993              		.loc 2 3400 0
 8994 010e 3B68     		ldr	r3, [r7, #0]
 8995 0110 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 8996              		.loc 2 3399 0
 8997 0112 03F11803 		add	r3, r3, #24
 8998 0116 4FEA8303 		lsl	r3, r3, #2
 8999 011a D318     		adds	r3, r2, r3
 9000 011c 1846     		mov	r0, r3
 9001 011e 4FF00001 		mov	r1, #0
 9002 0122 FFF7FEFF 		bl	DWC_WRITE_REG32
 9003 0126 0BE0     		b	.L338
 9004              	.L343:
3401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->daintmsk,
 9005              		.loc 2 3403 0
 9006 0128 7B68     		ldr	r3, [r7, #4]
 9007 012a 9B68     		ldr	r3, [r3, #8]
 9008 012c 1B68     		ldr	r3, [r3, #0]
 9009 012e 03F11C02 		add	r2, r3, #28
 9010 0132 FB68     		ldr	r3, [r7, #12]
 9011 0134 1046     		mov	r0, r2
 9012 0136 1946     		mov	r1, r3
 9013 0138 4FF00002 		mov	r2, #0
 9014 013c FFF7FEFF 		bl	DWC_MODIFY_REG32
 9015              	.L338:
3404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 daintmsk.d32, 0);
3405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 9016              		.loc 2 3406 0
 9017 0140 07F11807 		add	r7, r7, #24
 9018 0144 BD46     		mov	sp, r7
 9019 0146 80BD     		pop	{r7, pc}
 9020              		.cfi_endproc
 9021              	.LFE61:
 9023              		.section	.text.init_dma_desc_chain,"ax",%progbits
 9024              		.align	2
 9025              		.thumb
 9026              		.thumb_func
 9028              	init_dma_desc_chain:
 9029              	.LFB62:
3407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function initializes dma descriptor chain.
3410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to start the transfer on.
3413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static void init_dma_desc_chain(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 9030              		.loc 2 3415 0
 9031              		.cfi_startproc
 9032              		@ args = 0, pretend = 0, frame = 24
 9033              		@ frame_needed = 1, uses_anonymous_args = 0
 9034              		@ link register save eliminated.
 9035 0000 80B4     		push	{r7}
 9036              	.LCFI132:
 9037              		.cfi_def_cfa_offset 4
 9038              		.cfi_offset 7, -4
 9039 0002 87B0     		sub	sp, sp, #28
 9040              	.LCFI133:
 9041              		.cfi_def_cfa_offset 32
 9042 0004 00AF     		add	r7, sp, #0
 9043              	.LCFI134:
 9044              		.cfi_def_cfa_register 7
 9045 0006 7860     		str	r0, [r7, #4]
 9046 0008 3960     		str	r1, [r7, #0]
3416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_dma_desc_t *dma_desc;
3417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t offset;
3418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t xfer_est;
3419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
3420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 9047              		.loc 2 3421 0
 9048 000a 3B68     		ldr	r3, [r7, #0]
 9049 000c 5B6A     		ldr	r3, [r3, #36]
 9050 000e C3F31203 		ubfx	r3, r3, #0, #19
 9051 0012 1A46     		mov	r2, r3
 9052 0014 3B68     		ldr	r3, [r7, #0]
 9053 0016 5B68     		ldr	r3, [r3, #4]
 9054 0018 B2FBF3F1 		udiv	r1, r2, r3
3422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    ((ep->total_len % ep->maxxfer) ? 1 : 0);
 9055              		.loc 2 3422 0
 9056 001c 3B68     		ldr	r3, [r7, #0]
 9057 001e 5B6A     		ldr	r3, [r3, #36]
 9058 0020 C3F31203 		ubfx	r3, r3, #0, #19
 9059 0024 3A68     		ldr	r2, [r7, #0]
 9060 0026 5268     		ldr	r2, [r2, #4]
 9061 0028 B3FBF2F0 		udiv	r0, r3, r2
 9062 002c 02FB00F2 		mul	r2, r2, r0
 9063 0030 9B1A     		subs	r3, r3, r2
3421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 9064              		.loc 2 3421 0
 9065 0032 002B     		cmp	r3, #0
 9066 0034 02D0     		beq	.L347
3421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 9067              		.loc 2 3421 0 is_stmt 0 discriminator 1
 9068 0036 4FF00103 		mov	r3, #1
 9069 003a 01E0     		b	.L348
 9070              	.L347:
3421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 9071              		.loc 2 3421 0 discriminator 2
 9072 003c 4FF00003 		mov	r3, #0
 9073              	.L348:
3421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 9074              		.loc 2 3421 0 discriminator 3
 9075 0040 CA18     		adds	r2, r1, r3
 9076 0042 3B68     		ldr	r3, [r7, #0]
 9077 0044 9A62     		str	r2, [r3, #40]
3423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!ep->desc_cnt)
 9078              		.loc 2 3423 0 is_stmt 1 discriminator 3
 9079 0046 3B68     		ldr	r3, [r7, #0]
 9080 0048 9B6A     		ldr	r3, [r3, #40]
 9081 004a 002B     		cmp	r3, #0
 9082 004c 03D1     		bne	.L349
3424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep->desc_cnt = 1;
 9083              		.loc 2 3424 0
 9084 004e 3B68     		ldr	r3, [r7, #0]
 9085 0050 4FF00102 		mov	r2, #1
 9086 0054 9A62     		str	r2, [r3, #40]
 9087              	.L349:
3425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dma_desc = ep->desc_addr;
 9088              		.loc 2 3426 0
 9089 0056 3B68     		ldr	r3, [r7, #0]
 9090 0058 1B69     		ldr	r3, [r3, #16]
 9091 005a 7B61     		str	r3, [r7, #20]
3427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	xfer_est = ep->total_len;
 9092              		.loc 2 3427 0
 9093 005c 3B68     		ldr	r3, [r7, #0]
 9094 005e 5B6A     		ldr	r3, [r3, #36]
 9095 0060 C3F31203 		ubfx	r3, r3, #0, #19
 9096 0064 FB60     		str	r3, [r7, #12]
3428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	offset = 0;
 9097              		.loc 2 3428 0
 9098 0066 4FF00003 		mov	r3, #0
 9099 006a 3B61     		str	r3, [r7, #16]
3429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < ep->desc_cnt; ++i) {
 9100              		.loc 2 3429 0
 9101 006c 4FF00003 		mov	r3, #0
 9102 0070 BB60     		str	r3, [r7, #8]
 9103 0072 93E0     		b	.L350
 9104              	.L358:
3430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/** DMA Descriptor Setup */
3431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (xfer_est > ep->maxxfer) {
 9105              		.loc 2 3431 0
 9106 0074 3B68     		ldr	r3, [r7, #0]
 9107 0076 5A68     		ldr	r2, [r3, #4]
 9108 0078 FB68     		ldr	r3, [r7, #12]
 9109 007a 9A42     		cmp	r2, r3
 9110 007c 2ED2     		bcs	.L351
3432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_BUSY;
 9111              		.loc 2 3432 0
 9112 007e 7A69     		ldr	r2, [r7, #20]
 9113 0080 D378     		ldrb	r3, [r2, #3]
 9114 0082 43F0C003 		orr	r3, r3, #192
 9115 0086 D370     		strb	r3, [r2, #3]
3433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.l = 0;
 9116              		.loc 2 3433 0
 9117 0088 7A69     		ldr	r2, [r7, #20]
 9118 008a D378     		ldrb	r3, [r2, #3]
 9119 008c 6FF3C303 		bfc	r3, #3, #1
 9120 0090 D370     		strb	r3, [r2, #3]
3434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.ioc = 0;
 9121              		.loc 2 3434 0
 9122 0092 7A69     		ldr	r2, [r7, #20]
 9123 0094 D378     		ldrb	r3, [r2, #3]
 9124 0096 6FF34103 		bfc	r3, #1, #1
 9125 009a D370     		strb	r3, [r2, #3]
3435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.sp = 0;
 9126              		.loc 2 3435 0
 9127 009c 7A69     		ldr	r2, [r7, #20]
 9128 009e D378     		ldrb	r3, [r2, #3]
 9129 00a0 6FF38203 		bfc	r3, #2, #1
 9130 00a4 D370     		strb	r3, [r2, #3]
3436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bytes = ep->maxxfer;
 9131              		.loc 2 3436 0
 9132 00a6 3B68     		ldr	r3, [r7, #0]
 9133 00a8 5B68     		ldr	r3, [r3, #4]
 9134 00aa 9AB2     		uxth	r2, r3
 9135 00ac 7B69     		ldr	r3, [r7, #20]
 9136 00ae 1A80     		strh	r2, [r3, #0]	@ unaligned
3437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->buf = ep->dma_addr + offset;
 9137              		.loc 2 3437 0
 9138 00b0 3B68     		ldr	r3, [r7, #0]
 9139 00b2 9A68     		ldr	r2, [r3, #8]
 9140 00b4 3B69     		ldr	r3, [r7, #16]
 9141 00b6 D218     		adds	r2, r2, r3
 9142 00b8 7B69     		ldr	r3, [r7, #20]
 9143 00ba 5A60     		str	r2, [r3, #4]
3438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_READY;
 9144              		.loc 2 3438 0
 9145 00bc 7A69     		ldr	r2, [r7, #20]
 9146 00be D378     		ldrb	r3, [r2, #3]
 9147 00c0 6FF38713 		bfc	r3, #6, #2
 9148 00c4 D370     		strb	r3, [r2, #3]
3439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			xfer_est -= ep->maxxfer;
 9149              		.loc 2 3440 0
 9150 00c6 3B68     		ldr	r3, [r7, #0]
 9151 00c8 5B68     		ldr	r3, [r3, #4]
 9152 00ca FA68     		ldr	r2, [r7, #12]
 9153 00cc D31A     		subs	r3, r2, r3
 9154 00ce FB60     		str	r3, [r7, #12]
3441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			offset += ep->maxxfer;
 9155              		.loc 2 3441 0
 9156 00d0 3B68     		ldr	r3, [r7, #0]
 9157 00d2 5B68     		ldr	r3, [r3, #4]
 9158 00d4 3A69     		ldr	r2, [r7, #16]
 9159 00d6 D318     		adds	r3, r2, r3
 9160 00d8 3B61     		str	r3, [r7, #16]
 9161 00da 57E0     		b	.L352
 9162              	.L351:
3442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_BUSY;
 9163              		.loc 2 3443 0
 9164 00dc 7A69     		ldr	r2, [r7, #20]
 9165 00de D378     		ldrb	r3, [r2, #3]
 9166 00e0 43F0C003 		orr	r3, r3, #192
 9167 00e4 D370     		strb	r3, [r2, #3]
3444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.l = 1;
 9168              		.loc 2 3444 0
 9169 00e6 7A69     		ldr	r2, [r7, #20]
 9170 00e8 D378     		ldrb	r3, [r2, #3]
 9171 00ea 43F00803 		orr	r3, r3, #8
 9172 00ee D370     		strb	r3, [r2, #3]
3445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.ioc = 1;
 9173              		.loc 2 3445 0
 9174 00f0 7A69     		ldr	r2, [r7, #20]
 9175 00f2 D378     		ldrb	r3, [r2, #3]
 9176 00f4 43F00203 		orr	r3, r3, #2
 9177 00f8 D370     		strb	r3, [r2, #3]
3446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (ep->is_in) {
 9178              		.loc 2 3446 0
 9179 00fa 3B68     		ldr	r3, [r7, #0]
 9180 00fc 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 9181 00fe 03F00103 		and	r3, r3, #1
 9182 0102 DBB2     		uxtb	r3, r3
 9183 0104 002B     		cmp	r3, #0
 9184 0106 28D0     		beq	.L353
3447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.sp =
3448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    (xfer_est %
3449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				     ep->maxpacket) ? 1 : ((ep->
 9185              		.loc 2 3449 0
 9186 0108 3B68     		ldr	r3, [r7, #0]
 9187 010a 5B88     		ldrh	r3, [r3, #2]	@ movhi
 9188 010c C3F38A03 		ubfx	r3, r3, #2, #11
 9189 0110 9BB2     		uxth	r3, r3
3448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    (xfer_est %
 9190              		.loc 2 3448 0
 9191 0112 1A46     		mov	r2, r3
 9192 0114 FB68     		ldr	r3, [r7, #12]
 9193 0116 B3FBF2F1 		udiv	r1, r3, r2
 9194 011a 02FB01F2 		mul	r2, r2, r1
 9195 011e 9B1A     		subs	r3, r3, r2
 9196              		.loc 2 3449 0
 9197 0120 002B     		cmp	r3, #0
 9198 0122 07D1     		bne	.L354
 9199              		.loc 2 3449 0 is_stmt 0 discriminator 2
 9200 0124 3B68     		ldr	r3, [r7, #0]
3450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							    sent_zlp) ? 1 : 0);
 9201              		.loc 2 3450 0 is_stmt 1 discriminator 2
 9202 0126 93F82230 		ldrb	r3, [r3, #34]	@ zero_extendqisi2
 9203 012a 03F00803 		and	r3, r3, #8
 9204 012e DBB2     		uxtb	r3, r3
3449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				     ep->maxpacket) ? 1 : ((ep->
 9205              		.loc 2 3449 0 discriminator 2
 9206 0130 002B     		cmp	r3, #0
 9207 0132 02D0     		beq	.L355
 9208              	.L354:
3449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				     ep->maxpacket) ? 1 : ((ep->
 9209              		.loc 2 3449 0 is_stmt 0 discriminator 1
 9210 0134 4FF00103 		mov	r3, #1
 9211 0138 01E0     		b	.L356
 9212              	.L355:
3449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				     ep->maxpacket) ? 1 : ((ep->
 9213              		.loc 2 3449 0 discriminator 3
 9214 013a 4FF00003 		mov	r3, #0
 9215              	.L356:
3447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.sp =
 9216              		.loc 2 3447 0 is_stmt 1
 9217 013e DBB2     		uxtb	r3, r3
 9218 0140 03F00103 		and	r3, r3, #1
 9219 0144 D9B2     		uxtb	r1, r3
 9220 0146 7A69     		ldr	r2, [r7, #20]
 9221 0148 D378     		ldrb	r3, [r2, #3]
 9222 014a 61F38203 		bfi	r3, r1, #2, #1
 9223 014e D370     		strb	r3, [r2, #3]
3451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bytes = xfer_est;
 9224              		.loc 2 3451 0
 9225 0150 FB68     		ldr	r3, [r7, #12]
 9226 0152 9AB2     		uxth	r2, r3
 9227 0154 7B69     		ldr	r3, [r7, #20]
 9228 0156 1A80     		strh	r2, [r3, #0]	@ unaligned
 9229 0158 0DE0     		b	.L357
 9230              	.L353:
3452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bytes =
 9231              		.loc 2 3453 0
 9232 015a FB68     		ldr	r3, [r7, #12]
 9233 015c 9BB2     		uxth	r3, r3
 9234 015e C3F10003 		rsb	r3, r3, #0
 9235 0162 9BB2     		uxth	r3, r3
 9236 0164 03F00303 		and	r3, r3, #3
 9237 0168 9AB2     		uxth	r2, r3
 9238 016a FB68     		ldr	r3, [r7, #12]
 9239 016c 9BB2     		uxth	r3, r3
 9240 016e D318     		adds	r3, r2, r3
 9241 0170 9AB2     		uxth	r2, r3
 9242 0172 7B69     		ldr	r3, [r7, #20]
 9243 0174 1A80     		strh	r2, [r3, #0]	@ unaligned
 9244              	.L357:
3454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    xfer_est + ((4 - (xfer_est & 0x3)) & 0x3);
3455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->buf = ep->dma_addr + offset;
 9245              		.loc 2 3457 0
 9246 0176 3B68     		ldr	r3, [r7, #0]
 9247 0178 9A68     		ldr	r2, [r3, #8]
 9248 017a 3B69     		ldr	r3, [r7, #16]
 9249 017c D218     		adds	r2, r2, r3
 9250 017e 7B69     		ldr	r3, [r7, #20]
 9251 0180 5A60     		str	r2, [r3, #4]
3458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_READY;
 9252              		.loc 2 3458 0
 9253 0182 7A69     		ldr	r2, [r7, #20]
 9254 0184 D378     		ldrb	r3, [r2, #3]
 9255 0186 6FF38713 		bfc	r3, #6, #2
 9256 018a D370     		strb	r3, [r2, #3]
 9257              	.L352:
3459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dma_desc++;
 9258              		.loc 2 3460 0
 9259 018c 7B69     		ldr	r3, [r7, #20]
 9260 018e 03F10803 		add	r3, r3, #8
 9261 0192 7B61     		str	r3, [r7, #20]
3429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < ep->desc_cnt; ++i) {
 9262              		.loc 2 3429 0
 9263 0194 BB68     		ldr	r3, [r7, #8]
 9264 0196 03F10103 		add	r3, r3, #1
 9265 019a BB60     		str	r3, [r7, #8]
 9266              	.L350:
3429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < ep->desc_cnt; ++i) {
 9267              		.loc 2 3429 0 is_stmt 0 discriminator 1
 9268 019c BA68     		ldr	r2, [r7, #8]
 9269 019e 3B68     		ldr	r3, [r7, #0]
 9270 01a0 9B6A     		ldr	r3, [r3, #40]
 9271 01a2 9A42     		cmp	r2, r3
 9272 01a4 FFF466AF 		bcc	.L358
3461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 9273              		.loc 2 3462 0 is_stmt 1
 9274 01a8 07F11C07 		add	r7, r7, #28
 9275 01ac BD46     		mov	sp, r7
 9276 01ae 80BC     		pop	{r7}
 9277 01b0 7047     		bx	lr
 9278              		.cfi_endproc
 9279              	.LFE62:
 9281 01b2 00BF     		.section	.text.dwc_otg_ep_start_transfer,"ax",%progbits
 9282              		.align	2
 9283              		.global	dwc_otg_ep_start_transfer
 9284              		.thumb
 9285              		.thumb_func
 9287              	dwc_otg_ep_start_transfer:
 9288              	.LFB63:
3463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function does the setup for a data transfer for an EP and
3466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * starts the transfer. For an IN transfer, the packets will be
3467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * loaded into the appropriate Tx FIFO in the ISR. For OUT transfers,
3468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the packets are unloaded from the Rx FIFO in the ISR.  the ISR.
3469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to start the transfer on.
3472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 9289              		.loc 2 3474 0
 9290              		.cfi_startproc
 9291              		@ args = 0, pretend = 0, frame = 40
 9292              		@ frame_needed = 1, uses_anonymous_args = 0
 9293 0000 80B5     		push	{r7, lr}
 9294              	.LCFI135:
 9295              		.cfi_def_cfa_offset 8
 9296              		.cfi_offset 7, -8
 9297              		.cfi_offset 14, -4
 9298 0002 8AB0     		sub	sp, sp, #40
 9299              	.LCFI136:
 9300              		.cfi_def_cfa_offset 48
 9301 0004 00AF     		add	r7, sp, #0
 9302              	.LCFI137:
 9303              		.cfi_def_cfa_register 7
 9304 0006 7860     		str	r0, [r7, #4]
 9305 0008 3960     		str	r1, [r7, #0]
3475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl;
3476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	deptsiz_data_t deptsiz;
3477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 9306              		.loc 2 3478 0
 9307 000a 4FF00003 		mov	r3, #0
 9308 000e 3B61     		str	r3, [r7, #16]
3479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
3481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCD, "ep%d-%s xfer_len=%d xfer_cnt=%d "
3482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    "xfer_buff=%p start_xfer_buff=%p, total_len = %d\n",
3483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
3484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff,
3485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep->total_len);
3486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* IN endpoint */
3487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 9309              		.loc 2 3487 0
 9310 0010 3B68     		ldr	r3, [r7, #0]
 9311 0012 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 9312 0014 03F00103 		and	r3, r3, #1
 9313 0018 DBB2     		uxtb	r3, r3
 9314 001a 002B     		cmp	r3, #0
 9315 001c 00F02481 		beq	.L360
 9316              	.LBB26:
3488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
3489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->in_ep_regs[ep->num];
 9317              		.loc 2 3489 0
 9318 0020 7B68     		ldr	r3, [r7, #4]
 9319 0022 9A68     		ldr	r2, [r3, #8]
 9320 0024 3B68     		ldr	r3, [r7, #0]
 9321 0026 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
 9322              		.loc 2 3488 0
 9323 0028 4FEA8303 		lsl	r3, r3, #2
 9324 002c D318     		adds	r3, r2, r3
 9325 002e 5B68     		ldr	r3, [r3, #4]
 9326 0030 7B62     		str	r3, [r7, #36]
3490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gnptxsts_data_t gtxstatus;
3492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gtxstatus.d32 =
3494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 9327              		.loc 2 3494 0
 9328 0032 7B68     		ldr	r3, [r7, #4]
 9329 0034 5B68     		ldr	r3, [r3, #4]
 9330 0036 03F12C03 		add	r3, r3, #44
 9331 003a 1846     		mov	r0, r3
 9332 003c FFF7FEFF 		bl	DWC_READ_REG32
 9333 0040 0346     		mov	r3, r0
3493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gtxstatus.d32 =
 9334              		.loc 2 3493 0
 9335 0042 FB60     		str	r3, [r7, #12]
3495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->en_multiple_tx_fifo == 0
 9336              		.loc 2 3496 0
 9337 0044 7B68     		ldr	r3, [r7, #4]
 9338 0046 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 9339 004a 002B     		cmp	r3, #0
 9340 004c 03D1     		bne	.L361
3497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    && gtxstatus.b.nptxqspcavail == 0) {
 9341              		.loc 2 3497 0
 9342 004e BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 9343 0050 002B     		cmp	r3, #0
 9344 0052 00F0EF81 		beq	.L359
 9345              	.L361:
3498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
3499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("TX Queue Full (0x%0x)\n", gtxstatus.d32);
3500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
3502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 9346              		.loc 2 3504 0
 9347 0056 7B6A     		ldr	r3, [r7, #36]
 9348 0058 1846     		mov	r0, r3
 9349 005a FFF7FEFF 		bl	DWC_READ_REG32
 9350 005e 0346     		mov	r3, r0
 9351 0060 BB61     		str	r3, [r7, #24]
3505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 9352              		.loc 2 3505 0
 9353 0062 7B6A     		ldr	r3, [r7, #36]
 9354 0064 03F11003 		add	r3, r3, #16
 9355 0068 1846     		mov	r0, r3
 9356 006a FFF7FEFF 		bl	DWC_READ_REG32
 9357 006e 0346     		mov	r3, r0
 9358 0070 7B61     		str	r3, [r7, #20]
3506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 9359              		.loc 2 3507 0
 9360 0072 3B68     		ldr	r3, [r7, #0]
 9361 0074 DB69     		ldr	r3, [r3, #28]
 9362 0076 C3F31203 		ubfx	r3, r3, #0, #19
 9363 007a 1A46     		mov	r2, r3
3508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 9364              		.loc 2 3508 0
 9365 007c 3B68     		ldr	r3, [r7, #0]
 9366 007e 5B6A     		ldr	r3, [r3, #36]
 9367 0080 C3F31203 		ubfx	r3, r3, #0, #19
 9368 0084 1946     		mov	r1, r3
 9369 0086 3B68     		ldr	r3, [r7, #0]
 9370 0088 DB69     		ldr	r3, [r3, #28]
 9371 008a C3F31203 		ubfx	r3, r3, #0, #19
 9372 008e CB1A     		subs	r3, r1, r3
 9373 0090 1946     		mov	r1, r3
 9374 0092 3B68     		ldr	r3, [r7, #0]
 9375 0094 5B68     		ldr	r3, [r3, #4]
 9376 0096 9942     		cmp	r1, r3
 9377 0098 38BF     		it	cc
 9378 009a 0B46     		movcc	r3, r1
3507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 9379              		.loc 2 3507 0
 9380 009c D318     		adds	r3, r2, r3
 9381 009e 23F07F42 		bic	r2, r3, #-16777216
 9382 00a2 22F47802 		bic	r2, r2, #16252928
 9383 00a6 3968     		ldr	r1, [r7, #0]
 9384 00a8 CB69     		ldr	r3, [r1, #28]
 9385 00aa 62F31203 		bfi	r3, r2, #0, #19
 9386 00ae CB61     		str	r3, [r1, #28]
3509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Zero Length Packet? */
3511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((ep->xfer_len - ep->xfer_count) == 0) {
 9387              		.loc 2 3511 0
 9388 00b0 3B68     		ldr	r3, [r7, #0]
 9389 00b2 DB69     		ldr	r3, [r3, #28]
 9390 00b4 C3F31202 		ubfx	r2, r3, #0, #19
 9391 00b8 3B68     		ldr	r3, [r7, #0]
 9392 00ba 1B6A     		ldr	r3, [r3, #32]
 9393 00bc C3F31203 		ubfx	r3, r3, #0, #19
 9394 00c0 9A42     		cmp	r2, r3
 9395 00c2 0AD1     		bne	.L363
3512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.xfersize = 0;
 9396              		.loc 2 3512 0
 9397 00c4 7B69     		ldr	r3, [r7, #20]
 9398 00c6 6FF31203 		bfc	r3, #0, #19
 9399 00ca 7B61     		str	r3, [r7, #20]
3513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt = 1;
 9400              		.loc 2 3513 0
 9401 00cc 7B69     		ldr	r3, [r7, #20]
 9402 00ce 4FF00102 		mov	r2, #1
 9403 00d2 62F3DC43 		bfi	r3, r2, #19, #10
 9404 00d6 7B61     		str	r3, [r7, #20]
 9405 00d8 34E0     		b	.L364
 9406              	.L363:
3514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Program the transfer size and packet count
3516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 *      as follows: xfersize = N * maxpacket +
3517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 *      short_packet pktcnt = N + (short_packet
3518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 *      exist ? 1 : 0) 
3519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
3520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 9407              		.loc 2 3520 0
 9408 00da 3B68     		ldr	r3, [r7, #0]
 9409 00dc DB69     		ldr	r3, [r3, #28]
 9410 00de C3F31203 		ubfx	r3, r3, #0, #19
 9411 00e2 1A46     		mov	r2, r3
 9412 00e4 3B68     		ldr	r3, [r7, #0]
 9413 00e6 1B6A     		ldr	r3, [r3, #32]
 9414 00e8 C3F31203 		ubfx	r3, r3, #0, #19
 9415 00ec D31A     		subs	r3, r2, r3
 9416 00ee 23F07F42 		bic	r2, r3, #-16777216
 9417 00f2 22F47802 		bic	r2, r2, #16252928
 9418 00f6 7B69     		ldr	r3, [r7, #20]
 9419 00f8 62F31203 		bfi	r3, r2, #0, #19
 9420 00fc 7B61     		str	r3, [r7, #20]
3521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt =
3522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (ep->xfer_len - ep->xfer_count - 1 +
 9421              		.loc 2 3522 0
 9422 00fe 3B68     		ldr	r3, [r7, #0]
 9423 0100 DB69     		ldr	r3, [r3, #28]
 9424 0102 C3F31203 		ubfx	r3, r3, #0, #19
 9425 0106 1A46     		mov	r2, r3
 9426 0108 3B68     		ldr	r3, [r7, #0]
 9427 010a 1B6A     		ldr	r3, [r3, #32]
 9428 010c C3F31203 		ubfx	r3, r3, #0, #19
 9429 0110 D31A     		subs	r3, r2, r3
 9430 0112 03F1FF32 		add	r2, r3, #-1
3523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     ep->maxpacket) / ep->maxpacket;
 9431              		.loc 2 3523 0
 9432 0116 3B68     		ldr	r3, [r7, #0]
 9433 0118 5B88     		ldrh	r3, [r3, #2]	@ movhi
 9434 011a C3F38A03 		ubfx	r3, r3, #2, #11
 9435 011e 9BB2     		uxth	r3, r3
3522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (ep->xfer_len - ep->xfer_count - 1 +
 9436              		.loc 2 3522 0
 9437 0120 D218     		adds	r2, r2, r3
 9438              		.loc 2 3523 0
 9439 0122 3B68     		ldr	r3, [r7, #0]
 9440 0124 5B88     		ldrh	r3, [r3, #2]	@ movhi
 9441 0126 C3F38A03 		ubfx	r3, r3, #2, #11
 9442 012a 9BB2     		uxth	r3, r3
 9443 012c 92FBF3F3 		sdiv	r3, r2, r3
3521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt =
 9444              		.loc 2 3521 0
 9445 0130 9BB2     		uxth	r3, r3
 9446 0132 4FEA8353 		lsl	r3, r3, #22
 9447 0136 4FEA9353 		lsr	r3, r3, #22
 9448 013a 9AB2     		uxth	r2, r3
 9449 013c 7B69     		ldr	r3, [r7, #20]
 9450 013e 62F3DC43 		bfi	r3, r2, #19, #10
 9451 0142 7B61     		str	r3, [r7, #20]
 9452              	.L364:
3524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Write the DMA register */
3527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
 9453              		.loc 2 3527 0
 9454 0144 7B68     		ldr	r3, [r7, #4]
 9455 0146 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 9456 014a 002B     		cmp	r3, #0
 9457 014c 24D0     		beq	.L365
3528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_desc_enable == 0) {
 9458              		.loc 2 3528 0
 9459 014e 7B68     		ldr	r3, [r7, #4]
 9460 0150 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 9461 0154 002B     		cmp	r3, #0
 9462 0156 11D1     		bne	.L366
3529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&in_regs->dieptsiz,
 9463              		.loc 2 3529 0
 9464 0158 7B6A     		ldr	r3, [r7, #36]
 9465 015a 03F11002 		add	r2, r3, #16
 9466 015e 7B69     		ldr	r3, [r7, #20]
 9467 0160 1046     		mov	r0, r2
 9468 0162 1946     		mov	r1, r3
 9469 0164 FFF7FEFF 		bl	DWC_WRITE_REG32
3530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						deptsiz.d32);
3531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 9470              		.loc 2 3531 0
 9471 0168 7B6A     		ldr	r3, [r7, #36]
 9472 016a 03F11402 		add	r2, r3, #20
3532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 9473              		.loc 2 3532 0
 9474 016e 3B68     		ldr	r3, [r7, #0]
3531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 9475              		.loc 2 3531 0
 9476 0170 9B68     		ldr	r3, [r3, #8]
 9477 0172 1046     		mov	r0, r2
 9478 0174 1946     		mov	r1, r3
 9479 0176 FFF7FEFF 		bl	DWC_WRITE_REG32
 9480 017a 4CE0     		b	.L367
 9481              	.L366:
3533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_CFI
3535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* The descriptor chain should be already initialized by now */
3536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (ep->buff_mode != BM_STANDARD) {
3537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_WRITE_REG32(&in_regs->diepdma,
3538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							ep->descs_dma_addr);
3539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				} else {
3540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					init_dma_desc_chain(core_if, ep);
 9482              		.loc 2 3541 0
 9483 017c 7868     		ldr	r0, [r7, #4]
 9484 017e 3968     		ldr	r1, [r7, #0]
 9485 0180 FFF7FEFF 		bl	init_dma_desc_chain
3542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/** DIEPDMAn Register write */
3543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&in_regs->diepdma,
 9486              		.loc 2 3543 0
 9487 0184 7B6A     		ldr	r3, [r7, #36]
 9488 0186 03F11402 		add	r2, r3, #20
3544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							ep->dma_desc_addr);
 9489              		.loc 2 3544 0
 9490 018a 3B68     		ldr	r3, [r7, #0]
3543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&in_regs->diepdma,
 9491              		.loc 2 3543 0
 9492 018c DB68     		ldr	r3, [r3, #12]
 9493 018e 1046     		mov	r0, r2
 9494 0190 1946     		mov	r1, r3
 9495 0192 FFF7FEFF 		bl	DWC_WRITE_REG32
 9496 0196 3EE0     		b	.L367
 9497              	.L365:
3545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_CFI
3546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
3547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 9498              		.loc 2 3550 0
 9499 0198 7B6A     		ldr	r3, [r7, #36]
 9500 019a 03F11002 		add	r2, r3, #16
 9501 019e 7B69     		ldr	r3, [r7, #20]
 9502 01a0 1046     		mov	r0, r2
 9503 01a2 1946     		mov	r1, r3
 9504 01a4 FFF7FEFF 		bl	DWC_WRITE_REG32
3551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (ep->type != DWC_OTG_EP_TYPE_ISOC) {
 9505              		.loc 2 3551 0
 9506 01a8 3B68     		ldr	r3, [r7, #0]
 9507 01aa 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 9508 01ac 23F03F03 		bic	r3, r3, #63
 9509 01b0 DBB2     		uxtb	r3, r3
 9510 01b2 402B     		cmp	r3, #64
 9511 01b4 2FD0     		beq	.L367
3552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/**
3553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 * Enable the Non-Periodic Tx FIFO empty interrupt,
3554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
3555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 * the data will be written into the fifo by the ISR.
3556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 */
3557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (core_if->en_multiple_tx_fifo == 0) {
 9512              		.loc 2 3557 0
 9513 01b6 7B68     		ldr	r3, [r7, #4]
 9514 01b8 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 9515 01bc 002B     		cmp	r3, #0
 9516 01be 0FD1     		bne	.L368
3558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					intr_mask.b.nptxfempty = 1;
 9517              		.loc 2 3558 0
 9518 01c0 3B69     		ldr	r3, [r7, #16]
 9519 01c2 43F02003 		orr	r3, r3, #32
 9520 01c6 3B61     		str	r3, [r7, #16]
3559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_MODIFY_REG32
3560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    (&core_if->core_global_regs->gintmsk,
 9521              		.loc 2 3560 0
 9522 01c8 7B68     		ldr	r3, [r7, #4]
 9523 01ca 5B68     		ldr	r3, [r3, #4]
 9524 01cc 03F11801 		add	r1, r3, #24
 9525 01d0 3A69     		ldr	r2, [r7, #16]
 9526 01d2 3B69     		ldr	r3, [r7, #16]
 9527 01d4 0846     		mov	r0, r1
 9528 01d6 1146     		mov	r1, r2
 9529 01d8 1A46     		mov	r2, r3
 9530 01da FFF7FEFF 		bl	DWC_MODIFY_REG32
 9531 01de 1AE0     		b	.L367
 9532              	.L368:
3561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					     intr_mask.d32, intr_mask.d32);
3562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				} else {
3563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					/* Enable the Tx FIFO Empty Interrupt for this EP */
3564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					if (ep->xfer_len > 0) {
 9533              		.loc 2 3564 0
 9534 01e0 3B68     		ldr	r3, [r7, #0]
 9535 01e2 DB69     		ldr	r3, [r3, #28]
 9536 01e4 C3F31203 		ubfx	r3, r3, #0, #19
 9537 01e8 002B     		cmp	r3, #0
 9538 01ea 14DD     		ble	.L367
 9539              	.LBB27:
3565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						uint32_t fifoemptymsk = 0;
 9540              		.loc 2 3565 0
 9541 01ec 4FF00003 		mov	r3, #0
 9542 01f0 3B62     		str	r3, [r7, #32]
3566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						fifoemptymsk = 1 << ep->num;
 9543              		.loc 2 3566 0
 9544 01f2 3B68     		ldr	r3, [r7, #0]
 9545 01f4 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 9546 01f6 4FF00102 		mov	r2, #1
 9547 01fa 02FA03F3 		lsl	r3, r2, r3
 9548 01fe 3B62     		str	r3, [r7, #32]
3567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						DWC_MODIFY_REG32
3568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						    (&core_if->dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 9549              		.loc 2 3568 0
 9550 0200 7B68     		ldr	r3, [r7, #4]
 9551 0202 9B68     		ldr	r3, [r3, #8]
 9552 0204 1B68     		ldr	r3, [r3, #0]
 9553 0206 03F13403 		add	r3, r3, #52
 9554 020a 1846     		mov	r0, r3
 9555 020c 4FF00001 		mov	r1, #0
 9556 0210 3A6A     		ldr	r2, [r7, #32]
 9557 0212 FFF7FEFF 		bl	DWC_MODIFY_REG32
 9558              	.L367:
 9559              	.LBE27:
3569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						     0, fifoemptymsk);
3570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					}
3572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
3573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable, IN data in FIFO */
3577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 9560              		.loc 2 3577 0
 9561 0216 BB69     		ldr	r3, [r7, #24]
 9562 0218 43F08063 		orr	r3, r3, #67108864
 9563 021c BB61     		str	r3, [r7, #24]
3578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 9564              		.loc 2 3578 0
 9565 021e BB69     		ldr	r3, [r7, #24]
 9566 0220 43F00043 		orr	r3, r3, #-2147483648
 9567 0224 BB61     		str	r3, [r7, #24]
3579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 9568              		.loc 2 3579 0
 9569 0226 7A6A     		ldr	r2, [r7, #36]
 9570 0228 BB69     		ldr	r3, [r7, #24]
 9571 022a 1046     		mov	r0, r2
 9572 022c 1946     		mov	r1, r3
 9573 022e FFF7FEFF 		bl	DWC_WRITE_REG32
3580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 =
3582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 9574              		.loc 2 3582 0
 9575 0232 7B68     		ldr	r3, [r7, #4]
 9576 0234 9B68     		ldr	r3, [r3, #8]
 9577 0236 5B68     		ldr	r3, [r3, #4]
 9578 0238 1846     		mov	r0, r3
 9579 023a FFF7FEFF 		bl	DWC_READ_REG32
 9580 023e 0346     		mov	r3, r0
3581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 =
 9581              		.loc 2 3581 0
 9582 0240 BB61     		str	r3, [r7, #24]
3583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.nextep = ep->num;
 9583              		.loc 2 3583 0
 9584 0242 3B68     		ldr	r3, [r7, #0]
 9585 0244 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 9586 0246 03F00F03 		and	r3, r3, #15
 9587 024a DAB2     		uxtb	r2, r3
 9588 024c BB69     		ldr	r3, [r7, #24]
 9589 024e 62F3CE23 		bfi	r3, r2, #11, #4
 9590 0252 BB61     		str	r3, [r7, #24]
3584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 9591              		.loc 2 3584 0
 9592 0254 7B68     		ldr	r3, [r7, #4]
 9593 0256 9B68     		ldr	r3, [r3, #8]
 9594 0258 5B68     		ldr	r3, [r3, #4]
 9595 025a 1A46     		mov	r2, r3
 9596 025c BB69     		ldr	r3, [r7, #24]
 9597 025e 1046     		mov	r0, r2
 9598 0260 1946     		mov	r1, r3
 9599 0262 FFF7FEFF 		bl	DWC_WRITE_REG32
 9600 0266 E5E0     		b	.L359
 9601              	.L360:
 9602              	.LBE26:
 9603              	.LBB28:
3585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				depctl.d32);
3586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* OUT endpoint */
3589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
3590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->out_ep_regs[ep->num];
 9604              		.loc 2 3590 0
 9605 0268 7B68     		ldr	r3, [r7, #4]
 9606 026a 9A68     		ldr	r2, [r3, #8]
 9607 026c 3B68     		ldr	r3, [r7, #0]
 9608 026e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
 9609              		.loc 2 3589 0
 9610 0270 03F10803 		add	r3, r3, #8
 9611 0274 4FEA8303 		lsl	r3, r3, #2
 9612 0278 D318     		adds	r3, r2, r3
 9613 027a 5B68     		ldr	r3, [r3, #4]
 9614 027c FB61     		str	r3, [r7, #28]
3591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 9615              		.loc 2 3592 0
 9616 027e FB69     		ldr	r3, [r7, #28]
 9617 0280 1846     		mov	r0, r3
 9618 0282 FFF7FEFF 		bl	DWC_READ_REG32
 9619 0286 0346     		mov	r3, r0
 9620 0288 BB61     		str	r3, [r7, #24]
3593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 9621              		.loc 2 3593 0
 9622 028a FB69     		ldr	r3, [r7, #28]
 9623 028c 03F11003 		add	r3, r3, #16
 9624 0290 1846     		mov	r0, r3
 9625 0292 FFF7FEFF 		bl	DWC_READ_REG32
 9626 0296 0346     		mov	r3, r0
 9627 0298 7B61     		str	r3, [r7, #20]
3594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 9628              		.loc 2 3595 0
 9629 029a 3B68     		ldr	r3, [r7, #0]
 9630 029c DB69     		ldr	r3, [r3, #28]
 9631 029e C3F31203 		ubfx	r3, r3, #0, #19
 9632 02a2 1A46     		mov	r2, r3
3596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 9633              		.loc 2 3596 0
 9634 02a4 3B68     		ldr	r3, [r7, #0]
 9635 02a6 5B6A     		ldr	r3, [r3, #36]
 9636 02a8 C3F31203 		ubfx	r3, r3, #0, #19
 9637 02ac 1946     		mov	r1, r3
 9638 02ae 3B68     		ldr	r3, [r7, #0]
 9639 02b0 DB69     		ldr	r3, [r3, #28]
 9640 02b2 C3F31203 		ubfx	r3, r3, #0, #19
 9641 02b6 CB1A     		subs	r3, r1, r3
 9642 02b8 1946     		mov	r1, r3
 9643 02ba 3B68     		ldr	r3, [r7, #0]
 9644 02bc 5B68     		ldr	r3, [r3, #4]
 9645 02be 9942     		cmp	r1, r3
 9646 02c0 38BF     		it	cc
 9647 02c2 0B46     		movcc	r3, r1
3595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 9648              		.loc 2 3595 0
 9649 02c4 D318     		adds	r3, r2, r3
 9650 02c6 23F07F42 		bic	r2, r3, #-16777216
 9651 02ca 22F47802 		bic	r2, r2, #16252928
 9652 02ce 3968     		ldr	r1, [r7, #0]
 9653 02d0 CB69     		ldr	r3, [r1, #28]
 9654 02d2 62F31203 		bfi	r3, r2, #0, #19
 9655 02d6 CB61     		str	r3, [r1, #28]
3597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Program the transfer size and packet count as follows:
3599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *
3600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      pktcnt = N                                                                               
3601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      xfersize = N * maxpacket
3602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
3603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((ep->xfer_len - ep->xfer_count) == 0) {
 9656              		.loc 2 3603 0
 9657 02d8 3B68     		ldr	r3, [r7, #0]
 9658 02da DB69     		ldr	r3, [r3, #28]
 9659 02dc C3F31202 		ubfx	r2, r3, #0, #19
 9660 02e0 3B68     		ldr	r3, [r7, #0]
 9661 02e2 1B6A     		ldr	r3, [r3, #32]
 9662 02e4 C3F31203 		ubfx	r3, r3, #0, #19
 9663 02e8 9A42     		cmp	r2, r3
 9664 02ea 15D1     		bne	.L371
3604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Zero Length Packet */
3605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.xfersize = ep->maxpacket;
 9665              		.loc 2 3605 0
 9666 02ec 3B68     		ldr	r3, [r7, #0]
 9667 02ee 5B88     		ldrh	r3, [r3, #2]	@ movhi
 9668 02f0 C3F38A03 		ubfx	r3, r3, #2, #11
 9669 02f4 9BB2     		uxth	r3, r3
 9670 02f6 1A46     		mov	r2, r3
 9671 02f8 22F07F43 		bic	r3, r2, #-16777216
 9672 02fc 23F47803 		bic	r3, r3, #16252928
 9673 0300 1A46     		mov	r2, r3
 9674 0302 7B69     		ldr	r3, [r7, #20]
 9675 0304 62F31203 		bfi	r3, r2, #0, #19
 9676 0308 7B61     		str	r3, [r7, #20]
3606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt = 1;
 9677              		.loc 2 3606 0
 9678 030a 7B69     		ldr	r3, [r7, #20]
 9679 030c 4FF00102 		mov	r2, #1
 9680 0310 62F3DC43 		bfi	r3, r2, #19, #10
 9681 0314 7B61     		str	r3, [r7, #20]
 9682 0316 4DE0     		b	.L372
 9683              	.L371:
3607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt =
3609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (ep->xfer_len - ep->xfer_count +
 9684              		.loc 2 3609 0
 9685 0318 3B68     		ldr	r3, [r7, #0]
 9686 031a DB69     		ldr	r3, [r3, #28]
 9687 031c C3F31203 		ubfx	r3, r3, #0, #19
 9688 0320 1A46     		mov	r2, r3
 9689 0322 3B68     		ldr	r3, [r7, #0]
 9690 0324 1B6A     		ldr	r3, [r3, #32]
 9691 0326 C3F31203 		ubfx	r3, r3, #0, #19
 9692 032a D21A     		subs	r2, r2, r3
3610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     (ep->maxpacket - 1)) / ep->maxpacket;
 9693              		.loc 2 3610 0
 9694 032c 3B68     		ldr	r3, [r7, #0]
 9695 032e 5B88     		ldrh	r3, [r3, #2]	@ movhi
 9696 0330 C3F38A03 		ubfx	r3, r3, #2, #11
 9697 0334 9BB2     		uxth	r3, r3
 9698 0336 03F1FF33 		add	r3, r3, #-1
3609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (ep->xfer_len - ep->xfer_count +
 9699              		.loc 2 3609 0
 9700 033a D218     		adds	r2, r2, r3
 9701              		.loc 2 3610 0
 9702 033c 3B68     		ldr	r3, [r7, #0]
 9703 033e 5B88     		ldrh	r3, [r3, #2]	@ movhi
 9704 0340 C3F38A03 		ubfx	r3, r3, #2, #11
 9705 0344 9BB2     		uxth	r3, r3
 9706 0346 92FBF3F3 		sdiv	r3, r2, r3
3608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt =
 9707              		.loc 2 3608 0
 9708 034a 9BB2     		uxth	r3, r3
 9709 034c 4FEA8353 		lsl	r3, r3, #22
 9710 0350 4FEA9353 		lsr	r3, r3, #22
 9711 0354 9AB2     		uxth	r2, r3
 9712 0356 7B69     		ldr	r3, [r7, #20]
 9713 0358 62F3DC43 		bfi	r3, r2, #19, #10
 9714 035c 7B61     		str	r3, [r7, #20]
3611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			ep->xfer_len =
3612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    deptsiz.b.pktcnt * ep->maxpacket + ep->xfer_count;
 9715              		.loc 2 3612 0
 9716 035e 7B69     		ldr	r3, [r7, #20]
 9717 0360 C3F3C943 		ubfx	r3, r3, #19, #10
 9718 0364 9BB2     		uxth	r3, r3
 9719 0366 3A68     		ldr	r2, [r7, #0]
 9720 0368 5288     		ldrh	r2, [r2, #2]	@ movhi
 9721 036a C2F38A02 		ubfx	r2, r2, #2, #11
 9722 036e 92B2     		uxth	r2, r2
 9723 0370 02FB03F2 		mul	r2, r2, r3
 9724 0374 3B68     		ldr	r3, [r7, #0]
 9725 0376 1B6A     		ldr	r3, [r3, #32]
 9726 0378 C3F31203 		ubfx	r3, r3, #0, #19
 9727 037c D318     		adds	r3, r2, r3
3611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			ep->xfer_len =
 9728              		.loc 2 3611 0
 9729 037e 23F07F42 		bic	r2, r3, #-16777216
 9730 0382 22F47802 		bic	r2, r2, #16252928
 9731 0386 3968     		ldr	r1, [r7, #0]
 9732 0388 CB69     		ldr	r3, [r1, #28]
 9733 038a 62F31203 		bfi	r3, r2, #0, #19
 9734 038e CB61     		str	r3, [r1, #28]
3613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 9735              		.loc 2 3613 0
 9736 0390 3B68     		ldr	r3, [r7, #0]
 9737 0392 DB69     		ldr	r3, [r3, #28]
 9738 0394 C3F31203 		ubfx	r3, r3, #0, #19
 9739 0398 1A46     		mov	r2, r3
 9740 039a 3B68     		ldr	r3, [r7, #0]
 9741 039c 1B6A     		ldr	r3, [r3, #32]
 9742 039e C3F31203 		ubfx	r3, r3, #0, #19
 9743 03a2 D31A     		subs	r3, r2, r3
 9744 03a4 23F07F42 		bic	r2, r3, #-16777216
 9745 03a8 22F47802 		bic	r2, r2, #16252928
 9746 03ac 7B69     		ldr	r3, [r7, #20]
 9747 03ae 62F31203 		bfi	r3, r2, #0, #19
 9748 03b2 7B61     		str	r3, [r7, #20]
 9749              	.L372:
3614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCDV, "ep%d xfersize=%d pktcnt=%d\n",
3617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->num, deptsiz.b.xfersize, deptsiz.b.pktcnt);
3618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
 9750              		.loc 2 3619 0
 9751 03b4 7B68     		ldr	r3, [r7, #4]
 9752 03b6 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 9753 03ba 002B     		cmp	r3, #0
 9754 03bc 24D0     		beq	.L373
3620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (!core_if->dma_desc_enable) {
 9755              		.loc 2 3620 0
 9756 03be 7B68     		ldr	r3, [r7, #4]
 9757 03c0 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 9758 03c4 002B     		cmp	r3, #0
 9759 03c6 11D1     		bne	.L374
3621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&out_regs->doeptsiz,
 9760              		.loc 2 3621 0
 9761 03c8 FB69     		ldr	r3, [r7, #28]
 9762 03ca 03F11002 		add	r2, r3, #16
 9763 03ce 7B69     		ldr	r3, [r7, #20]
 9764 03d0 1046     		mov	r0, r2
 9765 03d2 1946     		mov	r1, r3
 9766 03d4 FFF7FEFF 		bl	DWC_WRITE_REG32
3622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						deptsiz.d32);
3623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 9767              		.loc 2 3624 0
 9768 03d8 FB69     		ldr	r3, [r7, #28]
 9769 03da 03F11402 		add	r2, r3, #20
3625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 9770              		.loc 2 3625 0
 9771 03de 3B68     		ldr	r3, [r7, #0]
3624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 9772              		.loc 2 3624 0
 9773 03e0 9B68     		ldr	r3, [r3, #8]
 9774 03e2 1046     		mov	r0, r2
 9775 03e4 1946     		mov	r1, r3
 9776 03e6 FFF7FEFF 		bl	DWC_WRITE_REG32
 9777 03ea 15E0     		b	.L375
 9778              	.L374:
3626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_CFI
3628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* The descriptor chain should be already initialized by now */
3629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (ep->buff_mode != BM_STANDARD) {
3630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_WRITE_REG32(&out_regs->doepdma,
3631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							ep->descs_dma_addr);
3632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				} else {
3633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					init_dma_desc_chain(core_if, ep);
 9779              		.loc 2 3635 0
 9780 03ec 7868     		ldr	r0, [r7, #4]
 9781 03ee 3968     		ldr	r1, [r7, #0]
 9782 03f0 FFF7FEFF 		bl	init_dma_desc_chain
3636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/** DOEPDMAn Register write */
3638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_WRITE_REG32(&out_regs->doepdma,
 9783              		.loc 2 3638 0
 9784 03f4 FB69     		ldr	r3, [r7, #28]
 9785 03f6 03F11402 		add	r2, r3, #20
3639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							ep->dma_desc_addr);
 9786              		.loc 2 3639 0
 9787 03fa 3B68     		ldr	r3, [r7, #0]
3638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_WRITE_REG32(&out_regs->doepdma,
 9788              		.loc 2 3638 0
 9789 03fc DB68     		ldr	r3, [r3, #12]
 9790 03fe 1046     		mov	r0, r2
 9791 0400 1946     		mov	r1, r3
 9792 0402 FFF7FEFF 		bl	DWC_WRITE_REG32
 9793 0406 07E0     		b	.L375
 9794              	.L373:
3640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_UTE_CFI
3641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
3642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 9795              		.loc 2 3645 0
 9796 0408 FB69     		ldr	r3, [r7, #28]
 9797 040a 03F11002 		add	r2, r3, #16
 9798 040e 7B69     		ldr	r3, [r7, #20]
 9799 0410 1046     		mov	r0, r2
 9800 0412 1946     		mov	r1, r3
 9801 0414 FFF7FEFF 		bl	DWC_WRITE_REG32
 9802              	.L375:
3646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable */
3649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 9803              		.loc 2 3649 0
 9804 0418 BB69     		ldr	r3, [r7, #24]
 9805 041a 43F08063 		orr	r3, r3, #67108864
 9806 041e BB61     		str	r3, [r7, #24]
3650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 9807              		.loc 2 3650 0
 9808 0420 BB69     		ldr	r3, [r7, #24]
 9809 0422 43F00043 		orr	r3, r3, #-2147483648
 9810 0426 BB61     		str	r3, [r7, #24]
3651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 9811              		.loc 2 3652 0
 9812 0428 FA69     		ldr	r2, [r7, #28]
 9813 042a BB69     		ldr	r3, [r7, #24]
 9814 042c 1046     		mov	r0, r2
 9815 042e 1946     		mov	r1, r3
 9816 0430 FFF7FEFF 		bl	DWC_WRITE_REG32
 9817              	.L359:
 9818              	.LBE28:
3653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCD, "DOEPCTL=%08x DOEPTSIZ=%08x\n",
3655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&out_regs->doepctl),
3656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&out_regs->doeptsiz));
3657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCD, "DAINTMSK=%08x GINTMSK=%08x\n",
3658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&core_if->dev_if->
3659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					   dev_global_regs->daintmsk),
3660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    DWC_READ_REG32(&core_if->
3661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					   core_global_regs->gintmsk));
3662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 9819              		.loc 2 3663 0
 9820 0434 07F12807 		add	r7, r7, #40
 9821 0438 BD46     		mov	sp, r7
 9822 043a 80BD     		pop	{r7, pc}
 9823              		.cfi_endproc
 9824              	.LFE63:
 9826              		.section	.text.dwc_otg_ep_start_zl_transfer,"ax",%progbits
 9827              		.align	2
 9828              		.global	dwc_otg_ep_start_zl_transfer
 9829              		.thumb
 9830              		.thumb_func
 9832              	dwc_otg_ep_start_zl_transfer:
 9833              	.LFB64:
3664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function setup a zero length transfer in Buffer DMA and
3667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Slave modes for usb requests with zero field set
3668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to start the transfer on.
3671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep_start_zl_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 9834              		.loc 2 3674 0
 9835              		.cfi_startproc
 9836              		@ args = 0, pretend = 0, frame = 32
 9837              		@ frame_needed = 1, uses_anonymous_args = 0
 9838 0000 80B5     		push	{r7, lr}
 9839              	.LCFI138:
 9840              		.cfi_def_cfa_offset 8
 9841              		.cfi_offset 7, -8
 9842              		.cfi_offset 14, -4
 9843 0002 88B0     		sub	sp, sp, #32
 9844              	.LCFI139:
 9845              		.cfi_def_cfa_offset 40
 9846 0004 00AF     		add	r7, sp, #0
 9847              	.LCFI140:
 9848              		.cfi_def_cfa_register 7
 9849 0006 7860     		str	r0, [r7, #4]
 9850 0008 3960     		str	r1, [r7, #0]
3675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl;
3677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	deptsiz_data_t deptsiz;
3678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 9851              		.loc 2 3679 0
 9852 000a 4FF00003 		mov	r3, #0
 9853 000e BB60     		str	r3, [r7, #8]
3680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
3682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("zero length transfer is called\n");
3683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* IN endpoint */
3685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 9854              		.loc 2 3685 0
 9855 0010 3B68     		ldr	r3, [r7, #0]
 9856 0012 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 9857 0014 03F00103 		and	r3, r3, #1
 9858 0018 DBB2     		uxtb	r3, r3
 9859 001a 002B     		cmp	r3, #0
 9860 001c 00F09E80 		beq	.L377
 9861              	.LBB29:
3686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
3687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->in_ep_regs[ep->num];
 9862              		.loc 2 3687 0
 9863 0020 7B68     		ldr	r3, [r7, #4]
 9864 0022 9A68     		ldr	r2, [r3, #8]
 9865 0024 3B68     		ldr	r3, [r7, #0]
 9866 0026 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
 9867              		.loc 2 3686 0
 9868 0028 4FEA8303 		lsl	r3, r3, #2
 9869 002c D318     		adds	r3, r2, r3
 9870 002e 5B68     		ldr	r3, [r3, #4]
 9871 0030 FB61     		str	r3, [r7, #28]
3688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 9872              		.loc 2 3689 0
 9873 0032 FB69     		ldr	r3, [r7, #28]
 9874 0034 1846     		mov	r0, r3
 9875 0036 FFF7FEFF 		bl	DWC_READ_REG32
 9876 003a 0346     		mov	r3, r0
 9877 003c 3B61     		str	r3, [r7, #16]
3690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 9878              		.loc 2 3690 0
 9879 003e FB69     		ldr	r3, [r7, #28]
 9880 0040 03F11003 		add	r3, r3, #16
 9881 0044 1846     		mov	r0, r3
 9882 0046 FFF7FEFF 		bl	DWC_READ_REG32
 9883 004a 0346     		mov	r3, r0
 9884 004c FB60     		str	r3, [r7, #12]
3691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.xfersize = 0;
 9885              		.loc 2 3692 0
 9886 004e FB68     		ldr	r3, [r7, #12]
 9887 0050 6FF31203 		bfc	r3, #0, #19
 9888 0054 FB60     		str	r3, [r7, #12]
3693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.pktcnt = 1;
 9889              		.loc 2 3693 0
 9890 0056 FB68     		ldr	r3, [r7, #12]
 9891 0058 4FF00102 		mov	r2, #1
 9892 005c 62F3DC43 		bfi	r3, r2, #19, #10
 9893 0060 FB60     		str	r3, [r7, #12]
3694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Write the DMA register */
3696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
 9894              		.loc 2 3696 0
 9895 0062 7B68     		ldr	r3, [r7, #4]
 9896 0064 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 9897 0068 002B     		cmp	r3, #0
 9898 006a 16D0     		beq	.L378
3697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_desc_enable == 0) {
 9899              		.loc 2 3697 0
 9900 006c 7B68     		ldr	r3, [r7, #4]
 9901 006e 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 9902 0072 002B     		cmp	r3, #0
 9903 0074 49D1     		bne	.L379
3698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&in_regs->dieptsiz,
 9904              		.loc 2 3698 0
 9905 0076 FB69     		ldr	r3, [r7, #28]
 9906 0078 03F11002 		add	r2, r3, #16
 9907 007c FB68     		ldr	r3, [r7, #12]
 9908 007e 1046     		mov	r0, r2
 9909 0080 1946     		mov	r1, r3
 9910 0082 FFF7FEFF 		bl	DWC_WRITE_REG32
3699:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						deptsiz.d32);
3700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 9911              		.loc 2 3700 0
 9912 0086 FB69     		ldr	r3, [r7, #28]
 9913 0088 03F11402 		add	r2, r3, #20
3701:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 9914              		.loc 2 3701 0
 9915 008c 3B68     		ldr	r3, [r7, #0]
3700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 9916              		.loc 2 3700 0
 9917 008e 9B68     		ldr	r3, [r3, #8]
 9918 0090 1046     		mov	r0, r2
 9919 0092 1946     		mov	r1, r3
 9920 0094 FFF7FEFF 		bl	DWC_WRITE_REG32
 9921 0098 37E0     		b	.L379
 9922              	.L378:
3702:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3703:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3704:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 9923              		.loc 2 3704 0
 9924 009a FB69     		ldr	r3, [r7, #28]
 9925 009c 03F11002 		add	r2, r3, #16
 9926 00a0 FB68     		ldr	r3, [r7, #12]
 9927 00a2 1046     		mov	r0, r2
 9928 00a4 1946     		mov	r1, r3
 9929 00a6 FFF7FEFF 		bl	DWC_WRITE_REG32
3705:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/**
3706:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * Enable the Non-Periodic Tx FIFO empty interrupt,
3707:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
3708:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 * the data will be written into the fifo by the ISR.
3709:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
3710:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->en_multiple_tx_fifo == 0) {
 9930              		.loc 2 3710 0
 9931 00aa 7B68     		ldr	r3, [r7, #4]
 9932 00ac 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 9933 00b0 002B     		cmp	r3, #0
 9934 00b2 0FD1     		bne	.L380
3711:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				intr_mask.b.nptxfempty = 1;
 9935              		.loc 2 3711 0
 9936 00b4 BB68     		ldr	r3, [r7, #8]
 9937 00b6 43F02003 		orr	r3, r3, #32
 9938 00ba BB60     		str	r3, [r7, #8]
3712:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_MODIFY_REG32(&core_if->
 9939              		.loc 2 3712 0
 9940 00bc 7B68     		ldr	r3, [r7, #4]
 9941 00be 5B68     		ldr	r3, [r3, #4]
 9942 00c0 03F11801 		add	r1, r3, #24
 9943 00c4 BA68     		ldr	r2, [r7, #8]
 9944 00c6 BB68     		ldr	r3, [r7, #8]
 9945 00c8 0846     		mov	r0, r1
 9946 00ca 1146     		mov	r1, r2
 9947 00cc 1A46     		mov	r2, r3
 9948 00ce FFF7FEFF 		bl	DWC_MODIFY_REG32
 9949 00d2 1AE0     		b	.L379
 9950              	.L380:
3713:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 core_global_regs->gintmsk,
3714:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 intr_mask.d32, intr_mask.d32);
3715:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3716:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* Enable the Tx FIFO Empty Interrupt for this EP */
3717:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (ep->xfer_len > 0) {
 9951              		.loc 2 3717 0
 9952 00d4 3B68     		ldr	r3, [r7, #0]
 9953 00d6 DB69     		ldr	r3, [r3, #28]
 9954 00d8 C3F31203 		ubfx	r3, r3, #0, #19
 9955 00dc 002B     		cmp	r3, #0
 9956 00de 14DD     		ble	.L379
 9957              	.LBB30:
3718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					uint32_t fifoemptymsk = 0;
 9958              		.loc 2 3718 0
 9959 00e0 4FF00003 		mov	r3, #0
 9960 00e4 BB61     		str	r3, [r7, #24]
3719:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					fifoemptymsk = 1 << ep->num;
 9961              		.loc 2 3719 0
 9962 00e6 3B68     		ldr	r3, [r7, #0]
 9963 00e8 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 9964 00ea 4FF00102 		mov	r2, #1
 9965 00ee 02FA03F3 		lsl	r3, r2, r3
 9966 00f2 BB61     		str	r3, [r7, #24]
3720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_MODIFY_REG32(&core_if->
 9967              		.loc 2 3720 0
 9968 00f4 7B68     		ldr	r3, [r7, #4]
 9969 00f6 9B68     		ldr	r3, [r3, #8]
3721:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 9970              		.loc 2 3721 0
 9971 00f8 1B68     		ldr	r3, [r3, #0]
3720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_MODIFY_REG32(&core_if->
 9972              		.loc 2 3720 0
 9973 00fa 03F13403 		add	r3, r3, #52
 9974 00fe 1846     		mov	r0, r3
 9975 0100 4FF00001 		mov	r1, #0
 9976 0104 BA69     		ldr	r2, [r7, #24]
 9977 0106 FFF7FEFF 		bl	DWC_MODIFY_REG32
 9978              	.L379:
 9979              	.LBE30:
3722:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 0, fifoemptymsk);
3723:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
3724:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3725:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3726:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3727:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable, IN data in FIFO */
3728:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 9980              		.loc 2 3728 0
 9981 010a 3B69     		ldr	r3, [r7, #16]
 9982 010c 43F08063 		orr	r3, r3, #67108864
 9983 0110 3B61     		str	r3, [r7, #16]
3729:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 9984              		.loc 2 3729 0
 9985 0112 3B69     		ldr	r3, [r7, #16]
 9986 0114 43F00043 		orr	r3, r3, #-2147483648
 9987 0118 3B61     		str	r3, [r7, #16]
3730:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 9988              		.loc 2 3730 0
 9989 011a FA69     		ldr	r2, [r7, #28]
 9990 011c 3B69     		ldr	r3, [r7, #16]
 9991 011e 1046     		mov	r0, r2
 9992 0120 1946     		mov	r1, r3
 9993 0122 FFF7FEFF 		bl	DWC_WRITE_REG32
3731:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 =
3733:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 9994              		.loc 2 3733 0
 9995 0126 7B68     		ldr	r3, [r7, #4]
 9996 0128 9B68     		ldr	r3, [r3, #8]
 9997 012a 5B68     		ldr	r3, [r3, #4]
 9998 012c 1846     		mov	r0, r3
 9999 012e FFF7FEFF 		bl	DWC_READ_REG32
 10000 0132 0346     		mov	r3, r0
3732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 =
 10001              		.loc 2 3732 0
 10002 0134 3B61     		str	r3, [r7, #16]
3734:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.nextep = ep->num;
 10003              		.loc 2 3734 0
 10004 0136 3B68     		ldr	r3, [r7, #0]
 10005 0138 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 10006 013a 03F00F03 		and	r3, r3, #15
 10007 013e DAB2     		uxtb	r2, r3
 10008 0140 3B69     		ldr	r3, [r7, #16]
 10009 0142 62F3CE23 		bfi	r3, r2, #11, #4
 10010 0146 3B61     		str	r3, [r7, #16]
3735:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 10011              		.loc 2 3735 0
 10012 0148 7B68     		ldr	r3, [r7, #4]
 10013 014a 9B68     		ldr	r3, [r3, #8]
 10014 014c 5B68     		ldr	r3, [r3, #4]
 10015 014e 1A46     		mov	r2, r3
 10016 0150 3B69     		ldr	r3, [r7, #16]
 10017 0152 1046     		mov	r0, r2
 10018 0154 1946     		mov	r1, r3
 10019 0156 FFF7FEFF 		bl	DWC_WRITE_REG32
 10020 015a 5FE0     		b	.L376
 10021              	.L377:
 10022              	.LBE29:
 10023              	.LBB31:
3736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				depctl.d32);
3737:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3739:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* OUT endpoint */
3740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
3741:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->out_ep_regs[ep->num];
 10024              		.loc 2 3741 0
 10025 015c 7B68     		ldr	r3, [r7, #4]
 10026 015e 9A68     		ldr	r2, [r3, #8]
 10027 0160 3B68     		ldr	r3, [r7, #0]
 10028 0162 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
3740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
 10029              		.loc 2 3740 0
 10030 0164 03F10803 		add	r3, r3, #8
 10031 0168 4FEA8303 		lsl	r3, r3, #2
 10032 016c D318     		adds	r3, r2, r3
 10033 016e 5B68     		ldr	r3, [r3, #4]
 10034 0170 7B61     		str	r3, [r7, #20]
3742:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3743:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 10035              		.loc 2 3743 0
 10036 0172 7B69     		ldr	r3, [r7, #20]
 10037 0174 1846     		mov	r0, r3
 10038 0176 FFF7FEFF 		bl	DWC_READ_REG32
 10039 017a 0346     		mov	r3, r0
 10040 017c 3B61     		str	r3, [r7, #16]
3744:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 10041              		.loc 2 3744 0
 10042 017e 7B69     		ldr	r3, [r7, #20]
 10043 0180 03F11003 		add	r3, r3, #16
 10044 0184 1846     		mov	r0, r3
 10045 0186 FFF7FEFF 		bl	DWC_READ_REG32
 10046 018a 0346     		mov	r3, r0
 10047 018c FB60     		str	r3, [r7, #12]
3745:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3746:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Zero Length Packet */
3747:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.xfersize = ep->maxpacket;
 10048              		.loc 2 3747 0
 10049 018e 3B68     		ldr	r3, [r7, #0]
 10050 0190 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10051 0192 C3F38A03 		ubfx	r3, r3, #2, #11
 10052 0196 9BB2     		uxth	r3, r3
 10053 0198 1A46     		mov	r2, r3
 10054 019a 22F07F43 		bic	r3, r2, #-16777216
 10055 019e 23F47803 		bic	r3, r3, #16252928
 10056 01a2 1A46     		mov	r2, r3
 10057 01a4 FB68     		ldr	r3, [r7, #12]
 10058 01a6 62F31203 		bfi	r3, r2, #0, #19
 10059 01aa FB60     		str	r3, [r7, #12]
3748:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.pktcnt = 1;
 10060              		.loc 2 3748 0
 10061 01ac FB68     		ldr	r3, [r7, #12]
 10062 01ae 4FF00102 		mov	r2, #1
 10063 01b2 62F3DC43 		bfi	r3, r2, #19, #10
 10064 01b6 FB60     		str	r3, [r7, #12]
3749:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3750:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
 10065              		.loc 2 3750 0
 10066 01b8 7B68     		ldr	r3, [r7, #4]
 10067 01ba 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 10068 01be 002B     		cmp	r3, #0
 10069 01c0 16D0     		beq	.L382
3751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (!core_if->dma_desc_enable) {
 10070              		.loc 2 3751 0
 10071 01c2 7B68     		ldr	r3, [r7, #4]
 10072 01c4 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 10073 01c8 002B     		cmp	r3, #0
 10074 01ca 19D1     		bne	.L383
3752:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&out_regs->doeptsiz,
 10075              		.loc 2 3752 0
 10076 01cc 7B69     		ldr	r3, [r7, #20]
 10077 01ce 03F11002 		add	r2, r3, #16
 10078 01d2 FB68     		ldr	r3, [r7, #12]
 10079 01d4 1046     		mov	r0, r2
 10080 01d6 1946     		mov	r1, r3
 10081 01d8 FFF7FEFF 		bl	DWC_WRITE_REG32
3753:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						deptsiz.d32);
3754:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 10082              		.loc 2 3755 0
 10083 01dc 7B69     		ldr	r3, [r7, #20]
 10084 01de 03F11402 		add	r2, r3, #20
3756:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 10085              		.loc 2 3756 0
 10086 01e2 3B68     		ldr	r3, [r7, #0]
3755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 10087              		.loc 2 3755 0
 10088 01e4 9B68     		ldr	r3, [r3, #8]
 10089 01e6 1046     		mov	r0, r2
 10090 01e8 1946     		mov	r1, r3
 10091 01ea FFF7FEFF 		bl	DWC_WRITE_REG32
 10092 01ee 07E0     		b	.L383
 10093              	.L382:
3757:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3758:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3759:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 10094              		.loc 2 3759 0
 10095 01f0 7B69     		ldr	r3, [r7, #20]
 10096 01f2 03F11002 		add	r2, r3, #16
 10097 01f6 FB68     		ldr	r3, [r7, #12]
 10098 01f8 1046     		mov	r0, r2
 10099 01fa 1946     		mov	r1, r3
 10100 01fc FFF7FEFF 		bl	DWC_WRITE_REG32
 10101              	.L383:
3760:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3761:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3762:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable */
3763:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 10102              		.loc 2 3763 0
 10103 0200 3B69     		ldr	r3, [r7, #16]
 10104 0202 43F08063 		orr	r3, r3, #67108864
 10105 0206 3B61     		str	r3, [r7, #16]
3764:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 10106              		.loc 2 3764 0
 10107 0208 3B69     		ldr	r3, [r7, #16]
 10108 020a 43F00043 		orr	r3, r3, #-2147483648
 10109 020e 3B61     		str	r3, [r7, #16]
3765:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3766:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 10110              		.loc 2 3766 0
 10111 0210 7A69     		ldr	r2, [r7, #20]
 10112 0212 3B69     		ldr	r3, [r7, #16]
 10113 0214 1046     		mov	r0, r2
 10114 0216 1946     		mov	r1, r3
 10115 0218 FFF7FEFF 		bl	DWC_WRITE_REG32
 10116              	.L376:
 10117              	.LBE31:
3767:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3768:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3769:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 10118              		.loc 2 3769 0
 10119 021c 07F12007 		add	r7, r7, #32
 10120 0220 BD46     		mov	sp, r7
 10121 0222 80BD     		pop	{r7, pc}
 10122              		.cfi_endproc
 10123              	.LFE64:
 10125              		.section	.text.dwc_otg_ep0_start_transfer,"ax",%progbits
 10126              		.align	2
 10127              		.global	dwc_otg_ep0_start_transfer
 10128              		.thumb
 10129              		.thumb_func
 10131              	dwc_otg_ep0_start_transfer:
 10132              	.LFB65:
3770:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3771:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function does the setup for a data transfer for EP0 and starts
3773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the transfer.  For an IN transfer, the packets will be loaded into
3774:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the appropriate Tx FIFO in the ISR. For OUT transfers, the packets are
3775:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * unloaded from the Rx FIFO in the ISR.
3776:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3777:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3778:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP0 data.
3779:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep0_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 10133              		.loc 2 3781 0
 10134              		.cfi_startproc
 10135              		@ args = 0, pretend = 0, frame = 48
 10136              		@ frame_needed = 1, uses_anonymous_args = 0
 10137 0000 80B5     		push	{r7, lr}
 10138              	.LCFI141:
 10139              		.cfi_def_cfa_offset 8
 10140              		.cfi_offset 7, -8
 10141              		.cfi_offset 14, -4
 10142 0002 8CB0     		sub	sp, sp, #48
 10143              	.LCFI142:
 10144              		.cfi_def_cfa_offset 56
 10145 0004 00AF     		add	r7, sp, #0
 10146              	.LCFI143:
 10147              		.cfi_def_cfa_register 7
 10148 0006 7860     		str	r0, [r7, #4]
 10149 0008 3960     		str	r1, [r7, #0]
3782:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl;
3783:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	deptsiz0_data_t deptsiz;
3784:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3785:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 10150              		.loc 2 3785 0
 10151 000a 4FF00003 		mov	r3, #0
 10152 000e 3B61     		str	r3, [r7, #16]
3786:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_dma_desc_t *dma_desc;
3787:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3788:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCD, "ep%d-%s xfer_len=%d xfer_cnt=%d "
3789:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    "xfer_buff=%p start_xfer_buff=%p \n",
3790:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
3791:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff);
3792:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->total_len = ep->xfer_len;
 10153              		.loc 2 3793 0
 10154 0010 3B68     		ldr	r3, [r7, #0]
 10155 0012 DB69     		ldr	r3, [r3, #28]
 10156 0014 C3F31201 		ubfx	r1, r3, #0, #19
 10157 0018 3B68     		ldr	r3, [r7, #0]
 10158 001a 4FEA0142 		lsl	r2, r1, #16
 10159 001e 4FEA1242 		lsr	r2, r2, #16
 10160 0022 4FF00000 		mov	r0, #0
 10161 0026 0243     		orrs	r2, r2, r0
 10162 0028 9A84     		strh	r2, [r3, #36]	@ movhi
 10163 002a 4FEA1142 		lsr	r2, r1, #16
 10164 002e 02F00702 		and	r2, r2, #7
 10165 0032 02F00702 		and	r2, r2, #7
 10166 0036 93F82610 		ldrb	r1, [r3, #38]
 10167 003a 21F00701 		bic	r1, r1, #7
 10168 003e 0A43     		orrs	r2, r2, r1
 10169 0040 83F82620 		strb	r2, [r3, #38]
3794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3795:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* IN endpoint */
3796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 10170              		.loc 2 3796 0
 10171 0044 3B68     		ldr	r3, [r7, #0]
 10172 0046 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 10173 0048 03F00103 		and	r3, r3, #1
 10174 004c DBB2     		uxtb	r3, r3
 10175 004e 002B     		cmp	r3, #0
 10176 0050 00F02681 		beq	.L385
 10177              	.LBB32:
3797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
3798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->in_ep_regs[0];
 10178              		.loc 2 3798 0
 10179 0054 7B68     		ldr	r3, [r7, #4]
 10180 0056 9B68     		ldr	r3, [r3, #8]
3797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
 10181              		.loc 2 3797 0
 10182 0058 5B68     		ldr	r3, [r3, #4]
 10183 005a FB62     		str	r3, [r7, #44]
3799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3800:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gnptxsts_data_t gtxstatus;
3801:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gtxstatus.d32 =
3803:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 10184              		.loc 2 3803 0
 10185 005c 7B68     		ldr	r3, [r7, #4]
 10186 005e 5B68     		ldr	r3, [r3, #4]
 10187 0060 03F12C03 		add	r3, r3, #44
 10188 0064 1846     		mov	r0, r3
 10189 0066 FFF7FEFF 		bl	DWC_READ_REG32
 10190 006a 0346     		mov	r3, r0
3802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gtxstatus.d32 =
 10191              		.loc 2 3802 0
 10192 006c FB60     		str	r3, [r7, #12]
3804:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3805:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->en_multiple_tx_fifo == 0
 10193              		.loc 2 3805 0
 10194 006e 7B68     		ldr	r3, [r7, #4]
 10195 0070 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 10196 0074 002B     		cmp	r3, #0
 10197 0076 03D1     		bne	.L386
3806:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    && gtxstatus.b.nptxqspcavail == 0) {
 10198              		.loc 2 3806 0
 10199 0078 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 10200 007a 002B     		cmp	r3, #0
 10201 007c 00F09881 		beq	.L384
 10202              	.L386:
3807:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
3808:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
3809:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_PCD, "DIEPCTL0=%0x\n",
3810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    DWC_READ_REG32(&in_regs->diepctl));
3811:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_DEBUGPL(DBG_PCD, "DIEPTSIZ0=%0x (sz=%d, pcnt=%d)\n",
3812:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    deptsiz.d32,
3813:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    deptsiz.b.xfersize, deptsiz.b.pktcnt);
3814:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("TX Queue or FIFO Full (0x%0x)\n",
3815:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   gtxstatus.d32);
3816:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3817:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
3818:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3819:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3820:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 10203              		.loc 2 3820 0
 10204 0080 FB6A     		ldr	r3, [r7, #44]
 10205 0082 1846     		mov	r0, r3
 10206 0084 FFF7FEFF 		bl	DWC_READ_REG32
 10207 0088 0346     		mov	r3, r0
 10208 008a FB61     		str	r3, [r7, #28]
3821:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 10209              		.loc 2 3821 0
 10210 008c FB6A     		ldr	r3, [r7, #44]
 10211 008e 03F11003 		add	r3, r3, #16
 10212 0092 1846     		mov	r0, r3
 10213 0094 FFF7FEFF 		bl	DWC_READ_REG32
 10214 0098 0346     		mov	r3, r0
 10215 009a 7B61     		str	r3, [r7, #20]
3822:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3823:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Zero Length Packet? */
3824:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (ep->xfer_len == 0) {
 10216              		.loc 2 3824 0
 10217 009c 3B68     		ldr	r3, [r7, #0]
 10218 009e DB69     		ldr	r3, [r3, #28]
 10219 00a0 23F07F43 		bic	r3, r3, #-16777216
 10220 00a4 23F47803 		bic	r3, r3, #16252928
 10221 00a8 002B     		cmp	r3, #0
 10222 00aa 0AD1     		bne	.L388
3825:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.xfersize = 0;
 10223              		.loc 2 3825 0
 10224 00ac 3B7D     		ldrb	r3, [r7, #20]
 10225 00ae 6FF30603 		bfc	r3, #0, #7
 10226 00b2 3B75     		strb	r3, [r7, #20]
3826:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt = 1;
 10227              		.loc 2 3826 0
 10228 00b4 BB7D     		ldrb	r3, [r7, #22]
 10229 00b6 4FF00102 		mov	r2, #1
 10230 00ba 62F3C403 		bfi	r3, r2, #3, #2
 10231 00be BB75     		strb	r3, [r7, #22]
 10232 00c0 3BE0     		b	.L389
 10233              	.L388:
3827:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/* Program the transfer size and packet count
3829:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 *      as follows: xfersize = N * maxpacket +
3830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 *      short_packet pktcnt = N + (short_packet
3831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 *      exist ? 1 : 0) 
3832:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 */
3833:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (ep->xfer_len > ep->maxpacket) {
 10234              		.loc 2 3833 0
 10235 00c2 3B68     		ldr	r3, [r7, #0]
 10236 00c4 DB69     		ldr	r3, [r3, #28]
 10237 00c6 C3F31203 		ubfx	r3, r3, #0, #19
 10238 00ca 1A46     		mov	r2, r3
 10239 00cc 3B68     		ldr	r3, [r7, #0]
 10240 00ce 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10241 00d0 C3F38A03 		ubfx	r3, r3, #2, #11
 10242 00d4 9BB2     		uxth	r3, r3
 10243 00d6 9A42     		cmp	r2, r3
 10244 00d8 1DDD     		ble	.L390
3834:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				ep->xfer_len = ep->maxpacket;
 10245              		.loc 2 3834 0
 10246 00da 3B68     		ldr	r3, [r7, #0]
 10247 00dc 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10248 00de C3F38A03 		ubfx	r3, r3, #2, #11
 10249 00e2 9BB2     		uxth	r3, r3
 10250 00e4 1A46     		mov	r2, r3
 10251 00e6 22F07F43 		bic	r3, r2, #-16777216
 10252 00ea 23F47803 		bic	r3, r3, #16252928
 10253 00ee 1A46     		mov	r2, r3
 10254 00f0 3968     		ldr	r1, [r7, #0]
 10255 00f2 CB69     		ldr	r3, [r1, #28]
 10256 00f4 62F31203 		bfi	r3, r2, #0, #19
 10257 00f8 CB61     		str	r3, [r1, #28]
3835:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				deptsiz.b.xfersize = ep->maxpacket;
 10258              		.loc 2 3835 0
 10259 00fa 3B68     		ldr	r3, [r7, #0]
 10260 00fc 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10261 00fe C3F38A03 		ubfx	r3, r3, #2, #11
 10262 0102 9BB2     		uxth	r3, r3
 10263 0104 DBB2     		uxtb	r3, r3
 10264 0106 03F07F03 		and	r3, r3, #127
 10265 010a DAB2     		uxtb	r2, r3
 10266 010c 3B7D     		ldrb	r3, [r7, #20]
 10267 010e 62F30603 		bfi	r3, r2, #0, #7
 10268 0112 3B75     		strb	r3, [r7, #20]
 10269 0114 0BE0     		b	.L391
 10270              	.L390:
3836:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3837:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				deptsiz.b.xfersize = ep->xfer_len;
 10271              		.loc 2 3837 0
 10272 0116 3B68     		ldr	r3, [r7, #0]
 10273 0118 DB69     		ldr	r3, [r3, #28]
 10274 011a C3F31203 		ubfx	r3, r3, #0, #19
 10275 011e DBB2     		uxtb	r3, r3
 10276 0120 03F07F03 		and	r3, r3, #127
 10277 0124 DAB2     		uxtb	r2, r3
 10278 0126 3B7D     		ldrb	r3, [r7, #20]
 10279 0128 62F30603 		bfi	r3, r2, #0, #7
 10280 012c 3B75     		strb	r3, [r7, #20]
 10281              	.L391:
3838:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt = 1;
 10282              		.loc 2 3839 0
 10283 012e BB7D     		ldrb	r3, [r7, #22]
 10284 0130 4FF00102 		mov	r2, #1
 10285 0134 62F3C403 		bfi	r3, r2, #3, #2
 10286 0138 BB75     		strb	r3, [r7, #22]
 10287              	.L389:
3840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3841:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3842:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCDV,
3843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
3844:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
3845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    deptsiz.d32);
3846:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3847:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Write the DMA register */
3848:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
 10288              		.loc 2 3848 0
 10289 013a 7B68     		ldr	r3, [r7, #4]
 10290 013c 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 10291 0140 002B     		cmp	r3, #0
 10292 0142 5DD0     		beq	.L392
3849:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_desc_enable == 0) {
 10293              		.loc 2 3849 0
 10294 0144 7B68     		ldr	r3, [r7, #4]
 10295 0146 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 10296 014a 002B     		cmp	r3, #0
 10297 014c 11D1     		bne	.L393
3850:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&in_regs->dieptsiz,
 10298              		.loc 2 3850 0
 10299 014e FB6A     		ldr	r3, [r7, #44]
 10300 0150 03F11002 		add	r2, r3, #16
 10301 0154 7B69     		ldr	r3, [r7, #20]
 10302 0156 1046     		mov	r0, r2
 10303 0158 1946     		mov	r1, r3
 10304 015a FFF7FEFF 		bl	DWC_WRITE_REG32
3851:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						deptsiz.d32);
3852:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 10305              		.loc 2 3853 0
 10306 015e FB6A     		ldr	r3, [r7, #44]
 10307 0160 03F11402 		add	r2, r3, #20
3854:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 10308              		.loc 2 3854 0
 10309 0164 3B68     		ldr	r3, [r7, #0]
3853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 10310              		.loc 2 3853 0
 10311 0166 9B68     		ldr	r3, [r3, #8]
 10312 0168 1046     		mov	r0, r2
 10313 016a 1946     		mov	r1, r3
 10314 016c FFF7FEFF 		bl	DWC_WRITE_REG32
 10315 0170 4EE0     		b	.L394
 10316              	.L393:
3855:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3856:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc = core_if->dev_if->in_desc_addr;
 10317              		.loc 2 3856 0
 10318 0172 7B68     		ldr	r3, [r7, #4]
 10319 0174 9B68     		ldr	r3, [r3, #8]
 10320 0176 D3F8AC30 		ldr	r3, [r3, #172]
 10321 017a BB62     		str	r3, [r7, #40]
3857:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3858:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/** DMA Descriptor Setup */
3859:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bs = BS_HOST_BUSY;
 10322              		.loc 2 3859 0
 10323 017c BA6A     		ldr	r2, [r7, #40]
 10324 017e D378     		ldrb	r3, [r2, #3]
 10325 0180 43F0C003 		orr	r3, r3, #192
 10326 0184 D370     		strb	r3, [r2, #3]
3860:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.l = 1;
 10327              		.loc 2 3860 0
 10328 0186 BA6A     		ldr	r2, [r7, #40]
 10329 0188 D378     		ldrb	r3, [r2, #3]
 10330 018a 43F00803 		orr	r3, r3, #8
 10331 018e D370     		strb	r3, [r2, #3]
3861:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.ioc = 1;
 10332              		.loc 2 3861 0
 10333 0190 BA6A     		ldr	r2, [r7, #40]
 10334 0192 D378     		ldrb	r3, [r2, #3]
 10335 0194 43F00203 		orr	r3, r3, #2
 10336 0198 D370     		strb	r3, [r2, #3]
3862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.sp =
3863:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 10337              		.loc 2 3863 0
 10338 019a 3B68     		ldr	r3, [r7, #0]
 10339 019c DB69     		ldr	r3, [r3, #28]
 10340 019e C3F31202 		ubfx	r2, r3, #0, #19
 10341 01a2 3B68     		ldr	r3, [r7, #0]
 10342 01a4 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10343 01a6 C3F38A03 		ubfx	r3, r3, #2, #11
 10344 01aa 9BB2     		uxth	r3, r3
 10345 01ac 23F07F43 		bic	r3, r3, #-16777216
 10346 01b0 23F47803 		bic	r3, r3, #16252928
 10347 01b4 9A42     		cmp	r2, r3
 10348 01b6 0CBF     		ite	eq
 10349 01b8 0023     		moveq	r3, #0
 10350 01ba 0123     		movne	r3, #1
 10351 01bc D9B2     		uxtb	r1, r3
3862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.sp =
 10352              		.loc 2 3862 0
 10353 01be BA6A     		ldr	r2, [r7, #40]
 10354 01c0 D378     		ldrb	r3, [r2, #3]
 10355 01c2 61F38203 		bfi	r3, r1, #2, #1
 10356 01c6 D370     		strb	r3, [r2, #3]
3864:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bytes = ep->xfer_len;
 10357              		.loc 2 3864 0
 10358 01c8 3B68     		ldr	r3, [r7, #0]
 10359 01ca DB69     		ldr	r3, [r3, #28]
 10360 01cc C3F31203 		ubfx	r3, r3, #0, #19
 10361 01d0 9AB2     		uxth	r2, r3
 10362 01d2 BB6A     		ldr	r3, [r7, #40]
 10363 01d4 1A80     		strh	r2, [r3, #0]	@ unaligned
3865:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->buf = ep->dma_addr;
 10364              		.loc 2 3865 0
 10365 01d6 3B68     		ldr	r3, [r7, #0]
 10366 01d8 9A68     		ldr	r2, [r3, #8]
 10367 01da BB6A     		ldr	r3, [r7, #40]
 10368 01dc 5A60     		str	r2, [r3, #4]
3866:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bs = BS_HOST_READY;
 10369              		.loc 2 3866 0
 10370 01de BA6A     		ldr	r2, [r7, #40]
 10371 01e0 D378     		ldrb	r3, [r2, #3]
 10372 01e2 6FF38713 		bfc	r3, #6, #2
 10373 01e6 D370     		strb	r3, [r2, #3]
3867:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3868:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/** DIEPDMA0 Register write */
3869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&in_regs->diepdma,
 10374              		.loc 2 3869 0
 10375 01e8 FB6A     		ldr	r3, [r7, #44]
 10376 01ea 03F11402 		add	r2, r3, #20
3870:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						core_if->
 10377              		.loc 2 3870 0
 10378 01ee 7B68     		ldr	r3, [r7, #4]
 10379 01f0 9B68     		ldr	r3, [r3, #8]
3869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&in_regs->diepdma,
 10380              		.loc 2 3869 0
 10381 01f2 D3F8A830 		ldr	r3, [r3, #168]
 10382 01f6 1046     		mov	r0, r2
 10383 01f8 1946     		mov	r1, r3
 10384 01fa FFF7FEFF 		bl	DWC_WRITE_REG32
 10385 01fe 07E0     		b	.L394
 10386              	.L392:
3871:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						dev_if->dma_in_desc_addr);
3872:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3873:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3874:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 10387              		.loc 2 3874 0
 10388 0200 FB6A     		ldr	r3, [r7, #44]
 10389 0202 03F11002 		add	r2, r3, #16
 10390 0206 7B69     		ldr	r3, [r7, #20]
 10391 0208 1046     		mov	r0, r2
 10392 020a 1946     		mov	r1, r3
 10393 020c FFF7FEFF 		bl	DWC_WRITE_REG32
 10394              	.L394:
3875:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3876:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3877:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable, IN data in FIFO */
3878:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 10395              		.loc 2 3878 0
 10396 0210 FB69     		ldr	r3, [r7, #28]
 10397 0212 43F08063 		orr	r3, r3, #67108864
 10398 0216 FB61     		str	r3, [r7, #28]
3879:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 10399              		.loc 2 3879 0
 10400 0218 FB69     		ldr	r3, [r7, #28]
 10401 021a 43F00043 		orr	r3, r3, #-2147483648
 10402 021e FB61     		str	r3, [r7, #28]
3880:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 10403              		.loc 2 3880 0
 10404 0220 FA6A     		ldr	r2, [r7, #44]
 10405 0222 FB69     		ldr	r3, [r7, #28]
 10406 0224 1046     		mov	r0, r2
 10407 0226 1946     		mov	r1, r3
 10408 0228 FFF7FEFF 		bl	DWC_WRITE_REG32
3881:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3882:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/**
3883:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
3884:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * data will be written into the fifo by the ISR.
3885:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
3886:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!core_if->dma_enable) {
 10409              		.loc 2 3886 0
 10410 022c 7B68     		ldr	r3, [r7, #4]
 10411 022e 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 10412 0232 002B     		cmp	r3, #0
 10413 0234 40F0BC80 		bne	.L384
3887:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->en_multiple_tx_fifo == 0) {
 10414              		.loc 2 3887 0
 10415 0238 7B68     		ldr	r3, [r7, #4]
 10416 023a 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 10417 023e 002B     		cmp	r3, #0
 10418 0240 0FD1     		bne	.L396
3888:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				intr_mask.b.nptxfempty = 1;
 10419              		.loc 2 3888 0
 10420 0242 3B69     		ldr	r3, [r7, #16]
 10421 0244 43F02003 		orr	r3, r3, #32
 10422 0248 3B61     		str	r3, [r7, #16]
3889:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_MODIFY_REG32(&core_if->
 10423              		.loc 2 3889 0
 10424 024a 7B68     		ldr	r3, [r7, #4]
 10425 024c 5B68     		ldr	r3, [r3, #4]
 10426 024e 03F11801 		add	r1, r3, #24
 10427 0252 3A69     		ldr	r2, [r7, #16]
 10428 0254 3B69     		ldr	r3, [r7, #16]
 10429 0256 0846     		mov	r0, r1
 10430 0258 1146     		mov	r1, r2
 10431 025a 1A46     		mov	r2, r3
 10432 025c FFF7FEFF 		bl	DWC_MODIFY_REG32
 10433 0260 A6E0     		b	.L384
 10434              	.L396:
3890:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 core_global_regs->gintmsk,
3891:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 intr_mask.d32, intr_mask.d32);
3892:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* Enable the Tx FIFO Empty Interrupt for this EP */
3894:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (ep->xfer_len > 0) {
 10435              		.loc 2 3894 0
 10436 0262 3B68     		ldr	r3, [r7, #0]
 10437 0264 DB69     		ldr	r3, [r3, #28]
 10438 0266 C3F31203 		ubfx	r3, r3, #0, #19
 10439 026a 002B     		cmp	r3, #0
 10440 026c 40F3A080 		ble	.L384
 10441              	.LBB33:
3895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					uint32_t fifoemptymsk = 0;
 10442              		.loc 2 3895 0
 10443 0270 4FF00003 		mov	r3, #0
 10444 0274 7B62     		str	r3, [r7, #36]
3896:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					fifoemptymsk |= 1 << ep->num;
 10445              		.loc 2 3896 0
 10446 0276 3B68     		ldr	r3, [r7, #0]
 10447 0278 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 10448 027a 4FF00102 		mov	r2, #1
 10449 027e 02FA03F3 		lsl	r3, r2, r3
 10450 0282 7A6A     		ldr	r2, [r7, #36]
 10451 0284 1343     		orrs	r3, r3, r2
 10452 0286 7B62     		str	r3, [r7, #36]
3897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_MODIFY_REG32(&core_if->
 10453              		.loc 2 3897 0
 10454 0288 7B68     		ldr	r3, [r7, #4]
 10455 028a 9B68     		ldr	r3, [r3, #8]
3898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 10456              		.loc 2 3898 0
 10457 028c 1B68     		ldr	r3, [r3, #0]
3897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_MODIFY_REG32(&core_if->
 10458              		.loc 2 3897 0
 10459 028e 03F13403 		add	r3, r3, #52
 10460 0292 1846     		mov	r0, r3
 10461 0294 4FF00001 		mov	r1, #0
 10462 0298 7A6A     		ldr	r2, [r7, #36]
 10463 029a FFF7FEFF 		bl	DWC_MODIFY_REG32
 10464 029e 87E0     		b	.L384
 10465              	.L385:
 10466              	.LBE33:
 10467              	.LBE32:
 10468              	.LBB34:
3899:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 0, fifoemptymsk);
3900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
3901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
3904:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* OUT endpoint */
3905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
3906:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->out_ep_regs[0];
 10469              		.loc 2 3906 0
 10470 02a0 7B68     		ldr	r3, [r7, #4]
 10471 02a2 9B68     		ldr	r3, [r3, #8]
3905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
 10472              		.loc 2 3905 0
 10473 02a4 5B6A     		ldr	r3, [r3, #36]
 10474 02a6 3B62     		str	r3, [r7, #32]
3907:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3908:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 10475              		.loc 2 3908 0
 10476 02a8 3B6A     		ldr	r3, [r7, #32]
 10477 02aa 1846     		mov	r0, r3
 10478 02ac FFF7FEFF 		bl	DWC_READ_REG32
 10479 02b0 0346     		mov	r3, r0
 10480 02b2 FB61     		str	r3, [r7, #28]
3909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 10481              		.loc 2 3909 0
 10482 02b4 3B6A     		ldr	r3, [r7, #32]
 10483 02b6 03F11003 		add	r3, r3, #16
 10484 02ba 1846     		mov	r0, r3
 10485 02bc FFF7FEFF 		bl	DWC_READ_REG32
 10486 02c0 0346     		mov	r3, r0
 10487 02c2 7B61     		str	r3, [r7, #20]
3910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3911:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Program the transfer size and packet count as follows:
3912:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      xfersize = N * (maxpacket + 4 - (maxpacket % 4))
3913:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      pktcnt = N                                                                               
3914:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Zero Length Packet */
3915:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.xfersize = ep->maxpacket;
 10488              		.loc 2 3915 0
 10489 02c4 3B68     		ldr	r3, [r7, #0]
 10490 02c6 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10491 02c8 C3F38A03 		ubfx	r3, r3, #2, #11
 10492 02cc 9BB2     		uxth	r3, r3
 10493 02ce DBB2     		uxtb	r3, r3
 10494 02d0 03F07F03 		and	r3, r3, #127
 10495 02d4 DAB2     		uxtb	r2, r3
 10496 02d6 3B7D     		ldrb	r3, [r7, #20]
 10497 02d8 62F30603 		bfi	r3, r2, #0, #7
 10498 02dc 3B75     		strb	r3, [r7, #20]
3916:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.pktcnt = 1;
 10499              		.loc 2 3916 0
 10500 02de BB7D     		ldrb	r3, [r7, #22]
 10501 02e0 4FF00102 		mov	r2, #1
 10502 02e4 62F3C403 		bfi	r3, r2, #3, #2
 10503 02e8 BB75     		strb	r3, [r7, #22]
3917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3918:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCDV, "len=%d  xfersize=%d pktcnt=%d\n",
3919:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt);
3920:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3921:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
 10504              		.loc 2 3921 0
 10505 02ea 7B68     		ldr	r3, [r7, #4]
 10506 02ec 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 10507 02f0 002B     		cmp	r3, #0
 10508 02f2 47D0     		beq	.L399
3922:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (!core_if->dma_desc_enable) {
 10509              		.loc 2 3922 0
 10510 02f4 7B68     		ldr	r3, [r7, #4]
 10511 02f6 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 10512 02fa 002B     		cmp	r3, #0
 10513 02fc 11D1     		bne	.L400
3923:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&out_regs->doeptsiz,
 10514              		.loc 2 3923 0
 10515 02fe 3B6A     		ldr	r3, [r7, #32]
 10516 0300 03F11002 		add	r2, r3, #16
 10517 0304 7B69     		ldr	r3, [r7, #20]
 10518 0306 1046     		mov	r0, r2
 10519 0308 1946     		mov	r1, r3
 10520 030a FFF7FEFF 		bl	DWC_WRITE_REG32
3924:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						deptsiz.d32);
3925:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 10521              		.loc 2 3926 0
 10522 030e 3B6A     		ldr	r3, [r7, #32]
 10523 0310 03F11402 		add	r2, r3, #20
3927:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 10524              		.loc 2 3927 0
 10525 0314 3B68     		ldr	r3, [r7, #0]
3926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 10526              		.loc 2 3926 0
 10527 0316 9B68     		ldr	r3, [r3, #8]
 10528 0318 1046     		mov	r0, r2
 10529 031a 1946     		mov	r1, r3
 10530 031c FFF7FEFF 		bl	DWC_WRITE_REG32
 10531 0320 38E0     		b	.L401
 10532              	.L400:
3928:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
3929:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc = core_if->dev_if->out_desc_addr;
 10533              		.loc 2 3929 0
 10534 0322 7B68     		ldr	r3, [r7, #4]
 10535 0324 9B68     		ldr	r3, [r3, #8]
 10536 0326 D3F8B430 		ldr	r3, [r3, #180]
 10537 032a BB62     		str	r3, [r7, #40]
3930:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3931:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/** DMA Descriptor Setup */
3932:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bs = BS_HOST_BUSY;
 10538              		.loc 2 3932 0
 10539 032c BA6A     		ldr	r2, [r7, #40]
 10540 032e D378     		ldrb	r3, [r2, #3]
 10541 0330 43F0C003 		orr	r3, r3, #192
 10542 0334 D370     		strb	r3, [r2, #3]
3933:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.l = 1;
 10543              		.loc 2 3933 0
 10544 0336 BA6A     		ldr	r2, [r7, #40]
 10545 0338 D378     		ldrb	r3, [r2, #3]
 10546 033a 43F00803 		orr	r3, r3, #8
 10547 033e D370     		strb	r3, [r2, #3]
3934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.ioc = 1;
 10548              		.loc 2 3934 0
 10549 0340 BA6A     		ldr	r2, [r7, #40]
 10550 0342 D378     		ldrb	r3, [r2, #3]
 10551 0344 43F00203 		orr	r3, r3, #2
 10552 0348 D370     		strb	r3, [r2, #3]
3935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bytes = ep->maxpacket;
 10553              		.loc 2 3935 0
 10554 034a 3B68     		ldr	r3, [r7, #0]
 10555 034c 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10556 034e C3F38A03 		ubfx	r3, r3, #2, #11
 10557 0352 9BB2     		uxth	r3, r3
 10558 0354 1A46     		mov	r2, r3
 10559 0356 BB6A     		ldr	r3, [r7, #40]
 10560 0358 1A80     		strh	r2, [r3, #0]	@ unaligned
3936:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->buf = ep->dma_addr;
 10561              		.loc 2 3936 0
 10562 035a 3B68     		ldr	r3, [r7, #0]
 10563 035c 9A68     		ldr	r2, [r3, #8]
 10564 035e BB6A     		ldr	r3, [r7, #40]
 10565 0360 5A60     		str	r2, [r3, #4]
3937:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				dma_desc->status.b.bs = BS_HOST_READY;
 10566              		.loc 2 3937 0
 10567 0362 BA6A     		ldr	r2, [r7, #40]
 10568 0364 D378     		ldrb	r3, [r2, #3]
 10569 0366 6FF38713 		bfc	r3, #6, #2
 10570 036a D370     		strb	r3, [r2, #3]
3938:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3939:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/** DOEPDMA0 Register write */
3940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&out_regs->doepdma,
 10571              		.loc 2 3940 0
 10572 036c 3B6A     		ldr	r3, [r7, #32]
 10573 036e 03F11402 		add	r2, r3, #20
3941:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						core_if->
 10574              		.loc 2 3941 0
 10575 0372 7B68     		ldr	r3, [r7, #4]
 10576 0374 9B68     		ldr	r3, [r3, #8]
3940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&out_regs->doepdma,
 10577              		.loc 2 3940 0
 10578 0376 D3F8B030 		ldr	r3, [r3, #176]
 10579 037a 1046     		mov	r0, r2
 10580 037c 1946     		mov	r1, r3
 10581 037e FFF7FEFF 		bl	DWC_WRITE_REG32
 10582 0382 07E0     		b	.L401
 10583              	.L399:
3942:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						dev_if->dma_out_desc_addr);
3943:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
3944:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
3945:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 10584              		.loc 2 3945 0
 10585 0384 3B6A     		ldr	r3, [r7, #32]
 10586 0386 03F11002 		add	r2, r3, #16
 10587 038a 7B69     		ldr	r3, [r7, #20]
 10588 038c 1046     		mov	r0, r2
 10589 038e 1946     		mov	r1, r3
 10590 0390 FFF7FEFF 		bl	DWC_WRITE_REG32
 10591              	.L401:
3946:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
3947:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable */
3949:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 10592              		.loc 2 3949 0
 10593 0394 FB69     		ldr	r3, [r7, #28]
 10594 0396 43F08063 		orr	r3, r3, #67108864
 10595 039a FB61     		str	r3, [r7, #28]
3950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 10596              		.loc 2 3950 0
 10597 039c FB69     		ldr	r3, [r7, #28]
 10598 039e 43F00043 		orr	r3, r3, #-2147483648
 10599 03a2 FB61     		str	r3, [r7, #28]
3951:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&(out_regs->doepctl), depctl.d32);
 10600              		.loc 2 3951 0
 10601 03a4 3A6A     		ldr	r2, [r7, #32]
 10602 03a6 FB69     		ldr	r3, [r7, #28]
 10603 03a8 1046     		mov	r0, r2
 10604 03aa 1946     		mov	r1, r3
 10605 03ac FFF7FEFF 		bl	DWC_WRITE_REG32
 10606              	.L384:
 10607              	.LBE34:
3952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
3953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 10608              		.loc 2 3953 0
 10609 03b0 07F13007 		add	r7, r7, #48
 10610 03b4 BD46     		mov	sp, r7
 10611 03b6 80BD     		pop	{r7, pc}
 10612              		.cfi_endproc
 10613              	.LFE65:
 10615              		.section	.text.dwc_otg_ep0_continue_transfer,"ax",%progbits
 10616              		.align	2
 10617              		.global	dwc_otg_ep0_continue_transfer
 10618              		.thumb
 10619              		.thumb_func
 10621              	dwc_otg_ep0_continue_transfer:
 10622              	.LFB66:
3954:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3955:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
3956:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function continues control IN transfers started by
3957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * dwc_otg_ep0_start_transfer, when the transfer does not fit in a
3958:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * single packet.  NOTE: The DIEPCTL0/DOEPCTL0 registers only have one
3959:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * bit for the packet count.
3960:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
3961:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
3962:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP0 data.
3963:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
3964:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep0_continue_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
3965:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 10623              		.loc 2 3965 0
 10624              		.cfi_startproc
 10625              		@ args = 0, pretend = 0, frame = 40
 10626              		@ frame_needed = 1, uses_anonymous_args = 0
 10627 0000 80B5     		push	{r7, lr}
 10628              	.LCFI144:
 10629              		.cfi_def_cfa_offset 8
 10630              		.cfi_offset 7, -8
 10631              		.cfi_offset 14, -4
 10632 0002 8AB0     		sub	sp, sp, #40
 10633              	.LCFI145:
 10634              		.cfi_def_cfa_offset 48
 10635 0004 00AF     		add	r7, sp, #0
 10636              	.LCFI146:
 10637              		.cfi_def_cfa_register 7
 10638 0006 7860     		str	r0, [r7, #4]
 10639 0008 3960     		str	r1, [r7, #0]
3966:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl;
3967:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	deptsiz0_data_t deptsiz;
3968:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3969:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintmsk_data_t intr_mask = {.d32 = 0 };
 10640              		.loc 2 3969 0
 10641 000a 4FF00003 		mov	r3, #0
 10642 000e BB60     		str	r3, [r7, #8]
3970:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3971:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_dma_desc_t *dma_desc;
3972:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3973:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 10643              		.loc 2 3973 0
 10644 0010 3B68     		ldr	r3, [r7, #0]
 10645 0012 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 10646 0014 03F00103 		and	r3, r3, #1
 10647 0018 DBB2     		uxtb	r3, r3
 10648 001a 002B     		cmp	r3, #0
 10649 001c 00F02781 		beq	.L403
 10650              	.LBB35:
3974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
3975:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->in_ep_regs[0];
 10651              		.loc 2 3975 0
 10652 0020 7B68     		ldr	r3, [r7, #4]
 10653 0022 9B68     		ldr	r3, [r3, #8]
3974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_in_ep_regs_t *in_regs =
 10654              		.loc 2 3974 0
 10655 0024 5B68     		ldr	r3, [r3, #4]
 10656 0026 7B62     		str	r3, [r7, #36]
3976:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifndef USE_IFX_DEV
3977:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		gnptxsts_data_t tx_status = {.d32 = 0 };
3978:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3979:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		tx_status.d32 =
3980:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
3981:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
3982:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/** @todo Should there be check for room in the Tx
3983:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Status Queue.  If not remove the code above this comment. */
3984:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3985:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 10657              		.loc 2 3985 0
 10658 0028 7B6A     		ldr	r3, [r7, #36]
 10659 002a 1846     		mov	r0, r3
 10660 002c FFF7FEFF 		bl	DWC_READ_REG32
 10661 0030 0346     		mov	r3, r0
 10662 0032 7B61     		str	r3, [r7, #20]
3986:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 10663              		.loc 2 3986 0
 10664 0034 7B6A     		ldr	r3, [r7, #36]
 10665 0036 03F11003 		add	r3, r3, #16
 10666 003a 1846     		mov	r0, r3
 10667 003c FFF7FEFF 		bl	DWC_READ_REG32
 10668 0040 0346     		mov	r3, r0
 10669 0042 FB60     		str	r3, [r7, #12]
3987:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3988:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Program the transfer size and packet count
3989:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      as follows: xfersize = N * maxpacket +
3990:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      short_packet pktcnt = N + (short_packet
3991:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      exist ? 1 : 0) 
3992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
3993:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
3994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_desc_enable == 0) {
 10670              		.loc 2 3994 0
 10671 0044 7B68     		ldr	r3, [r7, #4]
 10672 0046 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 10673 004a 002B     		cmp	r3, #0
 10674 004c 50D1     		bne	.L404
3995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.xfersize =
3996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (ep->total_len - ep->xfer_count) >
3997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 10675              		.loc 2 3997 0
 10676 004e 3B68     		ldr	r3, [r7, #0]
 10677 0050 5B6A     		ldr	r3, [r3, #36]
 10678 0052 C3F31203 		ubfx	r3, r3, #0, #19
 10679 0056 1A46     		mov	r2, r3
3998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							     ep->xfer_count);
 10680              		.loc 2 3998 0
 10681 0058 3B68     		ldr	r3, [r7, #0]
 10682 005a 1B6A     		ldr	r3, [r3, #32]
 10683 005c C3F31203 		ubfx	r3, r3, #0, #19
3997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 10684              		.loc 2 3997 0
 10685 0060 D21A     		subs	r2, r2, r3
 10686 0062 3B68     		ldr	r3, [r7, #0]
 10687 0064 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10688 0066 C3F38A03 		ubfx	r3, r3, #2, #11
 10689 006a 9BB2     		uxth	r3, r3
 10690 006c 9A42     		cmp	r2, r3
 10691 006e B8BF     		it	lt
 10692 0070 1346     		movlt	r3, r2
3995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.xfersize =
 10693              		.loc 2 3995 0
 10694 0072 DBB2     		uxtb	r3, r3
 10695 0074 03F07F03 		and	r3, r3, #127
 10696 0078 DAB2     		uxtb	r2, r3
 10697 007a 3B7B     		ldrb	r3, [r7, #12]
 10698 007c 62F30603 		bfi	r3, r2, #0, #7
 10699 0080 3B73     		strb	r3, [r7, #12]
3999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			deptsiz.b.pktcnt = 1;
 10700              		.loc 2 3999 0
 10701 0082 BB7B     		ldrb	r3, [r7, #14]
 10702 0084 4FF00102 		mov	r2, #1
 10703 0088 62F3C403 		bfi	r3, r2, #3, #2
 10704 008c BB73     		strb	r3, [r7, #14]
4000:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_enable == 0) {
 10705              		.loc 2 4000 0
 10706 008e 7B68     		ldr	r3, [r7, #4]
 10707 0090 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 10708 0094 002B     		cmp	r3, #0
 10709 0096 13D1     		bne	.L405
4001:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				ep->xfer_len += deptsiz.b.xfersize;
 10710              		.loc 2 4001 0
 10711 0098 3B68     		ldr	r3, [r7, #0]
 10712 009a DB69     		ldr	r3, [r3, #28]
 10713 009c C3F31203 		ubfx	r3, r3, #0, #19
 10714 00a0 1A46     		mov	r2, r3
 10715 00a2 3B7B     		ldrb	r3, [r7, #12]
 10716 00a4 C3F30603 		ubfx	r3, r3, #0, #7
 10717 00a8 DBB2     		uxtb	r3, r3
 10718 00aa D318     		adds	r3, r2, r3
 10719 00ac 23F07F42 		bic	r2, r3, #-16777216
 10720 00b0 22F47802 		bic	r2, r2, #16252928
 10721 00b4 3968     		ldr	r1, [r7, #0]
 10722 00b6 CB69     		ldr	r3, [r1, #28]
 10723 00b8 62F31203 		bfi	r3, r2, #0, #19
 10724 00bc CB61     		str	r3, [r1, #28]
 10725 00be 0EE0     		b	.L406
 10726              	.L405:
4002:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
4003:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				ep->xfer_len = deptsiz.b.xfersize;
 10727              		.loc 2 4003 0
 10728 00c0 3B7B     		ldrb	r3, [r7, #12]
 10729 00c2 C3F30603 		ubfx	r3, r3, #0, #7
 10730 00c6 DBB2     		uxtb	r3, r3
 10731 00c8 1A46     		mov	r2, r3
 10732 00ca 22F07F43 		bic	r3, r2, #-16777216
 10733 00ce 23F47803 		bic	r3, r3, #16252928
 10734 00d2 1A46     		mov	r2, r3
 10735 00d4 3968     		ldr	r1, [r7, #0]
 10736 00d6 CB69     		ldr	r3, [r1, #28]
 10737 00d8 62F31203 		bfi	r3, r2, #0, #19
 10738 00dc CB61     		str	r3, [r1, #28]
 10739              	.L406:
4004:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
4005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 10740              		.loc 2 4005 0
 10741 00de 7B6A     		ldr	r3, [r7, #36]
 10742 00e0 03F11002 		add	r2, r3, #16
 10743 00e4 FB68     		ldr	r3, [r7, #12]
 10744 00e6 1046     		mov	r0, r2
 10745 00e8 1946     		mov	r1, r3
 10746 00ea FFF7FEFF 		bl	DWC_WRITE_REG32
 10747 00ee 60E0     		b	.L407
 10748              	.L404:
4006:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
4007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			ep->xfer_len =
4008:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (ep->total_len - ep->xfer_count) >
4009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 10749              		.loc 2 4009 0
 10750 00f0 3B68     		ldr	r3, [r7, #0]
 10751 00f2 5B6A     		ldr	r3, [r3, #36]
 10752 00f4 C3F31203 		ubfx	r3, r3, #0, #19
 10753 00f8 1A46     		mov	r2, r3
4010:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							     ep->xfer_count);
 10754              		.loc 2 4010 0
 10755 00fa 3B68     		ldr	r3, [r7, #0]
 10756 00fc 1B6A     		ldr	r3, [r3, #32]
 10757 00fe C3F31203 		ubfx	r3, r3, #0, #19
4009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 10758              		.loc 2 4009 0
 10759 0102 D21A     		subs	r2, r2, r3
 10760 0104 3B68     		ldr	r3, [r7, #0]
 10761 0106 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10762 0108 C3F38A03 		ubfx	r3, r3, #2, #11
 10763 010c 9BB2     		uxth	r3, r3
 10764 010e 9A42     		cmp	r2, r3
 10765 0110 B8BF     		it	lt
 10766 0112 1346     		movlt	r3, r2
4007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			ep->xfer_len =
 10767              		.loc 2 4007 0
 10768 0114 23F07F42 		bic	r2, r3, #-16777216
 10769 0118 22F47802 		bic	r2, r2, #16252928
 10770 011c 3968     		ldr	r1, [r7, #0]
 10771 011e CB69     		ldr	r3, [r1, #28]
 10772 0120 62F31203 		bfi	r3, r2, #0, #19
 10773 0124 CB61     		str	r3, [r1, #28]
4011:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4012:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc = core_if->dev_if->in_desc_addr;
 10774              		.loc 2 4012 0
 10775 0126 7B68     		ldr	r3, [r7, #4]
 10776 0128 9B68     		ldr	r3, [r3, #8]
 10777 012a D3F8AC30 		ldr	r3, [r3, #172]
 10778 012e 3B62     		str	r3, [r7, #32]
4013:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4014:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/** DMA Descriptor Setup */
4015:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_BUSY;
 10779              		.loc 2 4015 0
 10780 0130 3A6A     		ldr	r2, [r7, #32]
 10781 0132 D378     		ldrb	r3, [r2, #3]
 10782 0134 43F0C003 		orr	r3, r3, #192
 10783 0138 D370     		strb	r3, [r2, #3]
4016:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.l = 1;
 10784              		.loc 2 4016 0
 10785 013a 3A6A     		ldr	r2, [r7, #32]
 10786 013c D378     		ldrb	r3, [r2, #3]
 10787 013e 43F00803 		orr	r3, r3, #8
 10788 0142 D370     		strb	r3, [r2, #3]
4017:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.ioc = 1;
 10789              		.loc 2 4017 0
 10790 0144 3A6A     		ldr	r2, [r7, #32]
 10791 0146 D378     		ldrb	r3, [r2, #3]
 10792 0148 43F00203 		orr	r3, r3, #2
 10793 014c D370     		strb	r3, [r2, #3]
4018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.sp =
4019:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 10794              		.loc 2 4019 0
 10795 014e 3B68     		ldr	r3, [r7, #0]
 10796 0150 DB69     		ldr	r3, [r3, #28]
 10797 0152 C3F31202 		ubfx	r2, r3, #0, #19
 10798 0156 3B68     		ldr	r3, [r7, #0]
 10799 0158 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10800 015a C3F38A03 		ubfx	r3, r3, #2, #11
 10801 015e 9BB2     		uxth	r3, r3
 10802 0160 23F07F43 		bic	r3, r3, #-16777216
 10803 0164 23F47803 		bic	r3, r3, #16252928
 10804 0168 9A42     		cmp	r2, r3
 10805 016a 0CBF     		ite	eq
 10806 016c 0023     		moveq	r3, #0
 10807 016e 0123     		movne	r3, #1
 10808 0170 D9B2     		uxtb	r1, r3
4018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.sp =
 10809              		.loc 2 4018 0
 10810 0172 3A6A     		ldr	r2, [r7, #32]
 10811 0174 D378     		ldrb	r3, [r2, #3]
 10812 0176 61F38203 		bfi	r3, r1, #2, #1
 10813 017a D370     		strb	r3, [r2, #3]
4020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bytes = ep->xfer_len;
 10814              		.loc 2 4020 0
 10815 017c 3B68     		ldr	r3, [r7, #0]
 10816 017e DB69     		ldr	r3, [r3, #28]
 10817 0180 C3F31203 		ubfx	r3, r3, #0, #19
 10818 0184 9AB2     		uxth	r2, r3
 10819 0186 3B6A     		ldr	r3, [r7, #32]
 10820 0188 1A80     		strh	r2, [r3, #0]	@ unaligned
4021:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->buf = ep->dma_addr;
 10821              		.loc 2 4021 0
 10822 018a 3B68     		ldr	r3, [r7, #0]
 10823 018c 9A68     		ldr	r2, [r3, #8]
 10824 018e 3B6A     		ldr	r3, [r7, #32]
 10825 0190 5A60     		str	r2, [r3, #4]
4022:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_READY;
 10826              		.loc 2 4022 0
 10827 0192 3A6A     		ldr	r2, [r7, #32]
 10828 0194 D378     		ldrb	r3, [r2, #3]
 10829 0196 6FF38713 		bfc	r3, #6, #2
 10830 019a D370     		strb	r3, [r2, #3]
4023:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4024:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/** DIEPDMA0 Register write */
4025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&in_regs->diepdma,
 10831              		.loc 2 4025 0
 10832 019c 7B6A     		ldr	r3, [r7, #36]
 10833 019e 03F11402 		add	r2, r3, #20
4026:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					core_if->dev_if->dma_in_desc_addr);
 10834              		.loc 2 4026 0
 10835 01a2 7B68     		ldr	r3, [r7, #4]
 10836 01a4 9B68     		ldr	r3, [r3, #8]
4025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&in_regs->diepdma,
 10837              		.loc 2 4025 0
 10838 01a6 D3F8A830 		ldr	r3, [r3, #168]
 10839 01aa 1046     		mov	r0, r2
 10840 01ac 1946     		mov	r1, r3
 10841 01ae FFF7FEFF 		bl	DWC_WRITE_REG32
 10842              	.L407:
4027:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4028:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4029:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCDV,
4030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
4031:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
4032:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    deptsiz.d32);
4033:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4034:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Write the DMA register */
4035:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 10843              		.loc 2 4035 0
 10844 01b2 7B68     		ldr	r3, [r7, #4]
 10845 01b4 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 10846 01b8 03F01803 		and	r3, r3, #24
 10847 01bc DBB2     		uxtb	r3, r3
 10848 01be 102B     		cmp	r3, #16
 10849 01c0 0DD1     		bne	.L408
4036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_desc_enable == 0)
 10850              		.loc 2 4036 0
 10851 01c2 7B68     		ldr	r3, [r7, #4]
 10852 01c4 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 10853 01c8 002B     		cmp	r3, #0
 10854 01ca 08D1     		bne	.L408
4037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 10855              		.loc 2 4037 0
 10856 01cc 7B6A     		ldr	r3, [r7, #36]
 10857 01ce 03F11402 		add	r2, r3, #20
4038:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 10858              		.loc 2 4038 0
 10859 01d2 3B68     		ldr	r3, [r7, #0]
4037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(in_regs->diepdma),
 10860              		.loc 2 4037 0
 10861 01d4 9B68     		ldr	r3, [r3, #8]
 10862 01d6 1046     		mov	r0, r2
 10863 01d8 1946     		mov	r1, r3
 10864 01da FFF7FEFF 		bl	DWC_WRITE_REG32
 10865              	.L408:
4039:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4040:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4041:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable, IN data in FIFO */
4042:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 10866              		.loc 2 4042 0
 10867 01de 7B69     		ldr	r3, [r7, #20]
 10868 01e0 43F08063 		orr	r3, r3, #67108864
 10869 01e4 7B61     		str	r3, [r7, #20]
4043:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 10870              		.loc 2 4043 0
 10871 01e6 7B69     		ldr	r3, [r7, #20]
 10872 01e8 43F00043 		orr	r3, r3, #-2147483648
 10873 01ec 7B61     		str	r3, [r7, #20]
4044:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 10874              		.loc 2 4044 0
 10875 01ee 7A6A     		ldr	r2, [r7, #36]
 10876 01f0 7B69     		ldr	r3, [r7, #20]
 10877 01f2 1046     		mov	r0, r2
 10878 01f4 1946     		mov	r1, r3
 10879 01f6 FFF7FEFF 		bl	DWC_WRITE_REG32
4045:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4046:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/**
4047:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
4048:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 * data will be written into the fifo by the ISR.
4049:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
4050:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (!core_if->dma_enable) {
 10880              		.loc 2 4050 0
 10881 01fa 7B68     		ldr	r3, [r7, #4]
 10882 01fc 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
 10883 0200 002B     		cmp	r3, #0
 10884 0202 40F0BB80 		bne	.L402
4051:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->en_multiple_tx_fifo == 0) {
 10885              		.loc 2 4051 0
 10886 0206 7B68     		ldr	r3, [r7, #4]
 10887 0208 93F84A30 		ldrb	r3, [r3, #74]	@ zero_extendqisi2
 10888 020c 002B     		cmp	r3, #0
 10889 020e 0FD1     		bne	.L410
4052:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* First clear it from GINTSTS */
4053:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				intr_mask.b.nptxfempty = 1;
 10890              		.loc 2 4053 0
 10891 0210 BB68     		ldr	r3, [r7, #8]
 10892 0212 43F02003 		orr	r3, r3, #32
 10893 0216 BB60     		str	r3, [r7, #8]
4054:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_MODIFY_REG32(&core_if->
 10894              		.loc 2 4054 0
 10895 0218 7B68     		ldr	r3, [r7, #4]
 10896 021a 5B68     		ldr	r3, [r3, #4]
 10897 021c 03F11801 		add	r1, r3, #24
 10898 0220 BA68     		ldr	r2, [r7, #8]
 10899 0222 BB68     		ldr	r3, [r7, #8]
 10900 0224 0846     		mov	r0, r1
 10901 0226 1146     		mov	r1, r2
 10902 0228 1A46     		mov	r2, r3
 10903 022a FFF7FEFF 		bl	DWC_MODIFY_REG32
 10904 022e A5E0     		b	.L402
 10905              	.L410:
4055:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 core_global_regs->gintmsk,
4056:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 intr_mask.d32, intr_mask.d32);
4057:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4058:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
4059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				/* Enable the Tx FIFO Empty Interrupt for this EP */
4060:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				if (ep->xfer_len > 0) {
 10906              		.loc 2 4060 0
 10907 0230 3B68     		ldr	r3, [r7, #0]
 10908 0232 DB69     		ldr	r3, [r3, #28]
 10909 0234 C3F31203 		ubfx	r3, r3, #0, #19
 10910 0238 002B     		cmp	r3, #0
 10911 023a 40F39F80 		ble	.L402
 10912              	.LBB36:
4061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					uint32_t fifoemptymsk = 0;
 10913              		.loc 2 4061 0
 10914 023e 4FF00003 		mov	r3, #0
 10915 0242 FB61     		str	r3, [r7, #28]
4062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					fifoemptymsk |= 1 << ep->num;
 10916              		.loc 2 4062 0
 10917 0244 3B68     		ldr	r3, [r7, #0]
 10918 0246 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 10919 0248 4FF00102 		mov	r2, #1
 10920 024c 02FA03F3 		lsl	r3, r2, r3
 10921 0250 FA69     		ldr	r2, [r7, #28]
 10922 0252 1343     		orrs	r3, r3, r2
 10923 0254 FB61     		str	r3, [r7, #28]
4063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_MODIFY_REG32(&core_if->
 10924              		.loc 2 4063 0
 10925 0256 7B68     		ldr	r3, [r7, #4]
 10926 0258 9B68     		ldr	r3, [r3, #8]
4064:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 10927              		.loc 2 4064 0
 10928 025a 1B68     		ldr	r3, [r3, #0]
4063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					DWC_MODIFY_REG32(&core_if->
 10929              		.loc 2 4063 0
 10930 025c 03F13403 		add	r3, r3, #52
 10931 0260 1846     		mov	r0, r3
 10932 0262 4FF00001 		mov	r1, #0
 10933 0266 FA69     		ldr	r2, [r7, #28]
 10934 0268 FFF7FEFF 		bl	DWC_MODIFY_REG32
 10935 026c 86E0     		b	.L402
 10936              	.L403:
 10937              	.LBE36:
 10938              	.LBE35:
 10939              	.LBB37:
4065:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 0, fifoemptymsk);
4066:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				}
4067:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
4068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4069:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
4071:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if->dev_if->out_ep_regs[0];
 10940              		.loc 2 4071 0
 10941 026e 7B68     		ldr	r3, [r7, #4]
 10942 0270 9B68     		ldr	r3, [r3, #8]
4070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_dev_out_ep_regs_t *out_regs =
 10943              		.loc 2 4070 0
 10944 0272 5B6A     		ldr	r3, [r3, #36]
 10945 0274 BB61     		str	r3, [r7, #24]
4072:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4073:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 10946              		.loc 2 4073 0
 10947 0276 BB69     		ldr	r3, [r7, #24]
 10948 0278 1846     		mov	r0, r3
 10949 027a FFF7FEFF 		bl	DWC_READ_REG32
 10950 027e 0346     		mov	r3, r0
 10951 0280 7B61     		str	r3, [r7, #20]
4074:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 10952              		.loc 2 4074 0
 10953 0282 BB69     		ldr	r3, [r7, #24]
 10954 0284 03F11003 		add	r3, r3, #16
 10955 0288 1846     		mov	r0, r3
 10956 028a FFF7FEFF 		bl	DWC_READ_REG32
 10957 028e 0346     		mov	r3, r0
 10958 0290 FB60     		str	r3, [r7, #12]
4075:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4076:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Program the transfer size and packet count
4077:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      as follows: xfersize = N * maxpacket +
4078:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      short_packet pktcnt = N + (short_packet
4079:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      exist ? 1 : 0) 
4080:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
4081:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.xfersize = ep->maxpacket;
 10959              		.loc 2 4081 0
 10960 0292 3B68     		ldr	r3, [r7, #0]
 10961 0294 5B88     		ldrh	r3, [r3, #2]	@ movhi
 10962 0296 C3F38A03 		ubfx	r3, r3, #2, #11
 10963 029a 9BB2     		uxth	r3, r3
 10964 029c DBB2     		uxtb	r3, r3
 10965 029e 03F07F03 		and	r3, r3, #127
 10966 02a2 DAB2     		uxtb	r2, r3
 10967 02a4 3B7B     		ldrb	r3, [r7, #12]
 10968 02a6 62F30603 		bfi	r3, r2, #0, #7
 10969 02aa 3B73     		strb	r3, [r7, #12]
4082:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.pktcnt = 1;
 10970              		.loc 2 4082 0
 10971 02ac BB7B     		ldrb	r3, [r7, #14]
 10972 02ae 4FF00102 		mov	r2, #1
 10973 02b2 62F3C403 		bfi	r3, r2, #3, #2
 10974 02b6 BB73     		strb	r3, [r7, #14]
4083:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4084:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_desc_enable == 0) {
 10975              		.loc 2 4084 0
 10976 02b8 7B68     		ldr	r3, [r7, #4]
 10977 02ba 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 10978 02be 002B     		cmp	r3, #0
 10979 02c0 08D1     		bne	.L411
4085:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 10980              		.loc 2 4085 0
 10981 02c2 BB69     		ldr	r3, [r7, #24]
 10982 02c4 03F11002 		add	r2, r3, #16
 10983 02c8 FB68     		ldr	r3, [r7, #12]
 10984 02ca 1046     		mov	r0, r2
 10985 02cc 1946     		mov	r1, r3
 10986 02ce FFF7FEFF 		bl	DWC_WRITE_REG32
 10987 02d2 2FE0     		b	.L412
 10988              	.L411:
4086:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
4087:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc = core_if->dev_if->out_desc_addr;
 10989              		.loc 2 4087 0
 10990 02d4 7B68     		ldr	r3, [r7, #4]
 10991 02d6 9B68     		ldr	r3, [r3, #8]
 10992 02d8 D3F8B430 		ldr	r3, [r3, #180]
 10993 02dc 3B62     		str	r3, [r7, #32]
4088:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4089:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/** DMA Descriptor Setup */
4090:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_BUSY;
 10994              		.loc 2 4090 0
 10995 02de 3A6A     		ldr	r2, [r7, #32]
 10996 02e0 D378     		ldrb	r3, [r2, #3]
 10997 02e2 43F0C003 		orr	r3, r3, #192
 10998 02e6 D370     		strb	r3, [r2, #3]
4091:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.l = 1;
 10999              		.loc 2 4091 0
 11000 02e8 3A6A     		ldr	r2, [r7, #32]
 11001 02ea D378     		ldrb	r3, [r2, #3]
 11002 02ec 43F00803 		orr	r3, r3, #8
 11003 02f0 D370     		strb	r3, [r2, #3]
4092:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.ioc = 1;
 11004              		.loc 2 4092 0
 11005 02f2 3A6A     		ldr	r2, [r7, #32]
 11006 02f4 D378     		ldrb	r3, [r2, #3]
 11007 02f6 43F00203 		orr	r3, r3, #2
 11008 02fa D370     		strb	r3, [r2, #3]
4093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bytes = ep->maxpacket;
 11009              		.loc 2 4093 0
 11010 02fc 3B68     		ldr	r3, [r7, #0]
 11011 02fe 5B88     		ldrh	r3, [r3, #2]	@ movhi
 11012 0300 C3F38A03 		ubfx	r3, r3, #2, #11
 11013 0304 9BB2     		uxth	r3, r3
 11014 0306 1A46     		mov	r2, r3
 11015 0308 3B6A     		ldr	r3, [r7, #32]
 11016 030a 1A80     		strh	r2, [r3, #0]	@ unaligned
4094:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->buf = ep->dma_addr;
 11017              		.loc 2 4094 0
 11018 030c 3B68     		ldr	r3, [r7, #0]
 11019 030e 9A68     		ldr	r2, [r3, #8]
 11020 0310 3B6A     		ldr	r3, [r7, #32]
 11021 0312 5A60     		str	r2, [r3, #4]
4095:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			dma_desc->status.b.bs = BS_HOST_READY;
 11022              		.loc 2 4095 0
 11023 0314 3A6A     		ldr	r2, [r7, #32]
 11024 0316 D378     		ldrb	r3, [r2, #3]
 11025 0318 6FF38713 		bfc	r3, #6, #2
 11026 031c D370     		strb	r3, [r2, #3]
4096:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4097:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			/** DOEPDMA0 Register write */
4098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&out_regs->doepdma,
 11027              		.loc 2 4098 0
 11028 031e BB69     		ldr	r3, [r7, #24]
 11029 0320 03F11402 		add	r2, r3, #20
4099:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					core_if->dev_if->dma_out_desc_addr);
 11030              		.loc 2 4099 0
 11031 0324 7B68     		ldr	r3, [r7, #4]
 11032 0326 9B68     		ldr	r3, [r3, #8]
4098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&out_regs->doepdma,
 11033              		.loc 2 4098 0
 11034 0328 D3F8B030 		ldr	r3, [r3, #176]
 11035 032c 1046     		mov	r0, r2
 11036 032e 1946     		mov	r1, r3
 11037 0330 FFF7FEFF 		bl	DWC_WRITE_REG32
 11038              	.L412:
4100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCDV,
4103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
4104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
4105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    deptsiz.d32);
4106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Write the DMA register */
4108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 11039              		.loc 2 4108 0
 11040 0334 7B68     		ldr	r3, [r7, #4]
 11041 0336 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 11042 033a 03F01803 		and	r3, r3, #24
 11043 033e DBB2     		uxtb	r3, r3
 11044 0340 102B     		cmp	r3, #16
 11045 0342 0DD1     		bne	.L413
4109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (core_if->dma_desc_enable == 0)
 11046              		.loc 2 4109 0
 11047 0344 7B68     		ldr	r3, [r7, #4]
 11048 0346 93F84730 		ldrb	r3, [r3, #71]	@ zero_extendqisi2
 11049 034a 002B     		cmp	r3, #0
 11050 034c 08D1     		bne	.L413
4110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 11051              		.loc 2 4110 0
 11052 034e BB69     		ldr	r3, [r7, #24]
 11053 0350 03F11402 		add	r2, r3, #20
4111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						(uint32_t) ep->dma_addr);
 11054              		.loc 2 4111 0
 11055 0354 3B68     		ldr	r3, [r7, #0]
4110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				DWC_WRITE_REG32(&(out_regs->doepdma),
 11056              		.loc 2 4110 0
 11057 0356 9B68     		ldr	r3, [r3, #8]
 11058 0358 1046     		mov	r0, r2
 11059 035a 1946     		mov	r1, r3
 11060 035c FFF7FEFF 		bl	DWC_WRITE_REG32
 11061              	.L413:
4112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* EP enable, IN data in FIFO */
4115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.cnak = 1;
 11062              		.loc 2 4115 0
 11063 0360 7B69     		ldr	r3, [r7, #20]
 11064 0362 43F08063 		orr	r3, r3, #67108864
 11065 0366 7B61     		str	r3, [r7, #20]
4116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.epena = 1;
 11066              		.loc 2 4116 0
 11067 0368 7B69     		ldr	r3, [r7, #20]
 11068 036a 43F00043 		orr	r3, r3, #-2147483648
 11069 036e 7B61     		str	r3, [r7, #20]
4117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 11070              		.loc 2 4117 0
 11071 0370 BA69     		ldr	r2, [r7, #24]
 11072 0372 7B69     		ldr	r3, [r7, #20]
 11073 0374 1046     		mov	r0, r2
 11074 0376 1946     		mov	r1, r3
 11075 0378 FFF7FEFF 		bl	DWC_WRITE_REG32
 11076              	.L402:
 11077              	.LBE37:
4118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11078              		.loc 2 4120 0
 11079 037c 07F12807 		add	r7, r7, #40
 11080 0380 BD46     		mov	sp, r7
 11081 0382 80BD     		pop	{r7, pc}
 11082              		.cfi_endproc
 11083              	.LFE66:
 11085              		.section	.text.dwc_otg_ep_write_packet,"ax",%progbits
 11086              		.align	2
 11087              		.global	dwc_otg_ep_write_packet
 11088              		.thumb
 11089              		.thumb_func
 11091              	dwc_otg_ep_write_packet:
 11092              	.LFB67:
4121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DEBUG
4123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dump_msg(const u8 * buf, unsigned int length)
4124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
4125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	unsigned int start, num, i;
4126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	char line[52], *p;
4127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (length >= 512)
4129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
4130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	start = 0;
4131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	while (length > 0) {
4132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		num = length < 16u ? length : 16u;
4133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		p = line;
4134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < num; ++i) {
4135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if (i == 8)
4136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				*p++ = ' ';
4137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_SPRINTF(p, " %02x", buf[i]);
4138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			p += 3;
4139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		*p = 0;
4141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("%6x: %s\n", start, line);
4142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		buf += num;
4143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		start += num;
4144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		length -= num;
4145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
4147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #else
4148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifndef USE_IFX_DEV 
4150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static inline void dump_msg(const u8 * buf, unsigned int length)
4151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
4152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
4153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
4154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
4155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function writes a packet into the Tx FIFO associated with the
4158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * EP. For non-periodic EPs the non-periodic Tx FIFO is written.  For
4159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * periodic EPs the periodic Tx FIFO associated with the EP is written
4160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * with all packets for the next micro-frame.
4161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to write packet for.
4164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param dma Indicates if DMA is being used.
4165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep_write_packet(dwc_otg_core_if_t * core_if, dwc_ep_t * ep,
4167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     int dma)
4168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11093              		.loc 2 4168 0
 11094              		.cfi_startproc
 11095              		@ args = 0, pretend = 0, frame = 40
 11096              		@ frame_needed = 1, uses_anonymous_args = 0
 11097 0000 80B5     		push	{r7, lr}
 11098              	.LCFI147:
 11099              		.cfi_def_cfa_offset 8
 11100              		.cfi_offset 7, -8
 11101              		.cfi_offset 14, -4
 11102 0002 8AB0     		sub	sp, sp, #40
 11103              	.LCFI148:
 11104              		.cfi_def_cfa_offset 48
 11105 0004 00AF     		add	r7, sp, #0
 11106              	.LCFI149:
 11107              		.cfi_def_cfa_register 7
 11108 0006 F860     		str	r0, [r7, #12]
 11109 0008 B960     		str	r1, [r7, #8]
 11110 000a 7A60     		str	r2, [r7, #4]
4169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/**
4170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * The buffer is padded to DWORD on a per packet basis in
4171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * slave/dma mode if the MPS is not DWORD aligned. The last
4172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * packet, if short, is also padded to a multiple of DWORD.
4173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 *
4174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * ep->xfer_buff always starts DWORD aligned in memory and is a
4175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * multiple of DWORD in length
4176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 *
4177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * ep->xfer_len can be any number of bytes
4178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 *
4179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * ep->xfer_count is a multiple of ep->maxpacket until the last
4180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 *	packet
4181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 *
4182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * FIFO access is DWORD */
4183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t i;
4185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t byte_count;
4186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t dword_count;
4187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t *fifo;
4188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t *data_buff = (uint32_t *) ep->xfer_buff;
 11111              		.loc 2 4188 0
 11112 000c BB68     		ldr	r3, [r7, #8]
 11113 000e 9B69     		ldr	r3, [r3, #24]
 11114 0010 FB61     		str	r3, [r7, #28]
4189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p)\n", __func__, core_if,
4191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ep);
4192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->xfer_count >= ep->xfer_len) {
 11115              		.loc 2 4192 0
 11116 0012 BB68     		ldr	r3, [r7, #8]
 11117 0014 1B6A     		ldr	r3, [r3, #32]
 11118 0016 C3F31203 		ubfx	r3, r3, #0, #19
 11119 001a 1A46     		mov	r2, r3
 11120 001c BB68     		ldr	r3, [r7, #8]
 11121 001e DB69     		ldr	r3, [r3, #28]
 11122 0020 C3F31203 		ubfx	r3, r3, #0, #19
 11123 0024 9A42     		cmp	r2, r3
 11124 0026 67DA     		bge	.L422
 11125              	.L415:
4193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("%s() No data for EP%d!!!\n", __func__, ep->num);
4194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
4195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Find the byte length of the packet either short packet or MPS */
4198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((ep->xfer_len - ep->xfer_count) < ep->maxpacket) {
 11126              		.loc 2 4198 0
 11127 0028 BB68     		ldr	r3, [r7, #8]
 11128 002a DB69     		ldr	r3, [r3, #28]
 11129 002c C3F31203 		ubfx	r3, r3, #0, #19
 11130 0030 1A46     		mov	r2, r3
 11131 0032 BB68     		ldr	r3, [r7, #8]
 11132 0034 1B6A     		ldr	r3, [r3, #32]
 11133 0036 C3F31203 		ubfx	r3, r3, #0, #19
 11134 003a D21A     		subs	r2, r2, r3
 11135 003c BB68     		ldr	r3, [r7, #8]
 11136 003e 5B88     		ldrh	r3, [r3, #2]	@ movhi
 11137 0040 C3F38A03 		ubfx	r3, r3, #2, #11
 11138 0044 9BB2     		uxth	r3, r3
 11139 0046 9A42     		cmp	r2, r3
 11140 0048 0BDA     		bge	.L417
4199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		byte_count = ep->xfer_len - ep->xfer_count;
 11141              		.loc 2 4199 0
 11142 004a BB68     		ldr	r3, [r7, #8]
 11143 004c DB69     		ldr	r3, [r3, #28]
 11144 004e C3F31203 		ubfx	r3, r3, #0, #19
 11145 0052 1A46     		mov	r2, r3
 11146 0054 BB68     		ldr	r3, [r7, #8]
 11147 0056 1B6A     		ldr	r3, [r3, #32]
 11148 0058 C3F31203 		ubfx	r3, r3, #0, #19
 11149 005c D31A     		subs	r3, r2, r3
 11150 005e 3B62     		str	r3, [r7, #32]
 11151 0060 05E0     		b	.L418
 11152              	.L417:
4200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		byte_count = ep->maxpacket;
 11153              		.loc 2 4201 0
 11154 0062 BB68     		ldr	r3, [r7, #8]
 11155 0064 5B88     		ldrh	r3, [r3, #2]	@ movhi
 11156 0066 C3F38A03 		ubfx	r3, r3, #2, #11
 11157 006a 9BB2     		uxth	r3, r3
 11158 006c 3B62     		str	r3, [r7, #32]
 11159              	.L418:
4202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	
4204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Find the DWORD length, padded by extra bytes as neccessary if MPS
4205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * is not a multiple of DWORD */
4206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dword_count = (byte_count + 3) / 4;
 11160              		.loc 2 4206 0
 11161 006e 3B6A     		ldr	r3, [r7, #32]
 11162 0070 03F10303 		add	r3, r3, #3
 11163 0074 4FEA9303 		lsr	r3, r3, #2
 11164 0078 BB61     		str	r3, [r7, #24]
4207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef VERBOSE
4209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dump_msg(ep->xfer_buff, byte_count);
4210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
4211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/**@todo NGS Where are the Periodic Tx FIFO addresses
4213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * intialized?	What should this be? */
4214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	fifo = core_if->data_fifo[ep->num];
 11165              		.loc 2 4215 0
 11166 007a BB68     		ldr	r3, [r7, #8]
 11167 007c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 11168 007e 1A46     		mov	r2, r3
 11169 0080 FB68     		ldr	r3, [r7, #12]
 11170 0082 02F10802 		add	r2, r2, #8
 11171 0086 53F82230 		ldr	r3, [r3, r2, lsl #2]
 11172 008a 7B61     		str	r3, [r7, #20]
4216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "fifo=%p buff=%p *p=%08x bc=%d\n",
4219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    fifo, data_buff, *data_buff, byte_count);
4220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!dma) {
 11173              		.loc 2 4221 0
 11174 008c 7B68     		ldr	r3, [r7, #4]
 11175 008e 002B     		cmp	r3, #0
 11176 0090 15D1     		bne	.L419
4222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 11177              		.loc 2 4222 0
 11178 0092 4FF00003 		mov	r3, #0
 11179 0096 7B62     		str	r3, [r7, #36]
 11180 0098 0DE0     		b	.L420
 11181              	.L421:
4223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(fifo, *data_buff);
 11182              		.loc 2 4223 0 discriminator 2
 11183 009a FB69     		ldr	r3, [r7, #28]
 11184 009c 1B68     		ldr	r3, [r3, #0]
 11185 009e 7869     		ldr	r0, [r7, #20]
 11186 00a0 1946     		mov	r1, r3
 11187 00a2 FFF7FEFF 		bl	DWC_WRITE_REG32
4222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 11188              		.loc 2 4222 0 discriminator 2
 11189 00a6 7B6A     		ldr	r3, [r7, #36]
 11190 00a8 03F10103 		add	r3, r3, #1
 11191 00ac 7B62     		str	r3, [r7, #36]
 11192 00ae FB69     		ldr	r3, [r7, #28]
 11193 00b0 03F10403 		add	r3, r3, #4
 11194 00b4 FB61     		str	r3, [r7, #28]
 11195              	.L420:
4222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i < dword_count; i++, data_buff++) {
 11196              		.loc 2 4222 0 is_stmt 0 discriminator 1
 11197 00b6 7A6A     		ldr	r2, [r7, #36]
 11198 00b8 BB69     		ldr	r3, [r7, #24]
 11199 00ba 9A42     		cmp	r2, r3
 11200 00bc EDD3     		bcc	.L421
 11201              	.L419:
4224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xfer_count += byte_count;
 11202              		.loc 2 4227 0 is_stmt 1
 11203 00be BB68     		ldr	r3, [r7, #8]
 11204 00c0 1B6A     		ldr	r3, [r3, #32]
 11205 00c2 C3F31203 		ubfx	r3, r3, #0, #19
 11206 00c6 1A46     		mov	r2, r3
 11207 00c8 3B6A     		ldr	r3, [r7, #32]
 11208 00ca D318     		adds	r3, r2, r3
 11209 00cc 23F07F42 		bic	r2, r3, #-16777216
 11210 00d0 22F47802 		bic	r2, r2, #16252928
 11211 00d4 B968     		ldr	r1, [r7, #8]
 11212 00d6 0B6A     		ldr	r3, [r1, #32]
 11213 00d8 62F31203 		bfi	r3, r2, #0, #19
 11214 00dc 0B62     		str	r3, [r1, #32]
4228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xfer_buff += byte_count;
 11215              		.loc 2 4228 0
 11216 00de BB68     		ldr	r3, [r7, #8]
 11217 00e0 9A69     		ldr	r2, [r3, #24]
 11218 00e2 3B6A     		ldr	r3, [r7, #32]
 11219 00e4 D218     		adds	r2, r2, r3
 11220 00e6 BB68     		ldr	r3, [r7, #8]
 11221 00e8 9A61     		str	r2, [r3, #24]
4229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->dma_addr += byte_count;
 11222              		.loc 2 4229 0
 11223 00ea BB68     		ldr	r3, [r7, #8]
 11224 00ec 9A68     		ldr	r2, [r3, #8]
 11225 00ee 3B6A     		ldr	r3, [r7, #32]
 11226 00f0 D218     		adds	r2, r2, r3
 11227 00f2 BB68     		ldr	r3, [r7, #8]
 11228 00f4 9A60     		str	r2, [r3, #8]
 11229 00f6 00E0     		b	.L414
 11230              	.L422:
4194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
 11231              		.loc 2 4194 0
 11232 00f8 00BF     		nop
 11233              	.L414:
4230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11234              		.loc 2 4231 0
 11235 00fa 07F12807 		add	r7, r7, #40
 11236 00fe BD46     		mov	sp, r7
 11237 0100 80BD     		pop	{r7, pc}
 11238              		.cfi_endproc
 11239              	.LFE67:
 11241 0102 00BF     		.section	.text.dwc_otg_ep_set_stall,"ax",%progbits
 11242              		.align	2
 11243              		.global	dwc_otg_ep_set_stall
 11244              		.thumb
 11245              		.thumb_func
 11247              	dwc_otg_ep_set_stall:
 11248              	.LFB68:
4232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Set the EP STALL.
4235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to set the stall on.
4238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep_set_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
4240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11249              		.loc 2 4240 0
 11250              		.cfi_startproc
 11251              		@ args = 0, pretend = 0, frame = 16
 11252              		@ frame_needed = 1, uses_anonymous_args = 0
 11253 0000 80B5     		push	{r7, lr}
 11254              	.LCFI150:
 11255              		.cfi_def_cfa_offset 8
 11256              		.cfi_offset 7, -8
 11257              		.cfi_offset 14, -4
 11258 0002 84B0     		sub	sp, sp, #16
 11259              	.LCFI151:
 11260              		.cfi_def_cfa_offset 24
 11261 0004 00AF     		add	r7, sp, #0
 11262              	.LCFI152:
 11263              		.cfi_def_cfa_register 7
 11264 0006 7860     		str	r0, [r7, #4]
 11265 0008 3960     		str	r1, [r7, #0]
4241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl;
4242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *depctl_addr;
4243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
4245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (ep->is_in ? "IN" : "OUT"));
4246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 11266              		.loc 2 4247 0
 11267 000a 3B68     		ldr	r3, [r7, #0]
 11268 000c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 11269 000e 03F00103 		and	r3, r3, #1
 11270 0012 DBB2     		uxtb	r3, r3
 11271 0014 002B     		cmp	r3, #0
 11272 0016 21D0     		beq	.L424
4248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 11273              		.loc 2 4248 0
 11274 0018 7B68     		ldr	r3, [r7, #4]
 11275 001a 9A68     		ldr	r2, [r3, #8]
 11276 001c 3B68     		ldr	r3, [r7, #0]
 11277 001e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 11278 0020 4FEA8303 		lsl	r3, r3, #2
 11279 0024 D318     		adds	r3, r2, r3
 11280 0026 5B68     		ldr	r3, [r3, #4]
 11281 0028 FB60     		str	r3, [r7, #12]
4249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(depctl_addr);
 11282              		.loc 2 4249 0
 11283 002a F868     		ldr	r0, [r7, #12]
 11284 002c FFF7FEFF 		bl	DWC_READ_REG32
 11285 0030 0346     		mov	r3, r0
 11286 0032 BB60     		str	r3, [r7, #8]
4250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* set the disable and stall bits */
4252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (depctl.b.epena) {
 11287              		.loc 2 4252 0
 11288 0034 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 11289 0036 23F07F03 		bic	r3, r3, #127
 11290 003a DBB2     		uxtb	r3, r3
 11291 003c 002B     		cmp	r3, #0
 11292 003e 03D0     		beq	.L425
4253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.epdis = 1;
 11293              		.loc 2 4253 0
 11294 0040 BB68     		ldr	r3, [r7, #8]
 11295 0042 43F08043 		orr	r3, r3, #1073741824
 11296 0046 BB60     		str	r3, [r7, #8]
 11297              	.L425:
4254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.stall = 1;
 11298              		.loc 2 4255 0
 11299 0048 BB68     		ldr	r3, [r7, #8]
 11300 004a 43F40013 		orr	r3, r3, #2097152
 11301 004e BB60     		str	r3, [r7, #8]
4256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 11302              		.loc 2 4256 0
 11303 0050 BB68     		ldr	r3, [r7, #8]
 11304 0052 F868     		ldr	r0, [r7, #12]
 11305 0054 1946     		mov	r1, r3
 11306 0056 FFF7FEFF 		bl	DWC_WRITE_REG32
 11307 005a 18E0     		b	.L423
 11308              	.L424:
4257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 11309              		.loc 2 4258 0
 11310 005c 7B68     		ldr	r3, [r7, #4]
 11311 005e 9A68     		ldr	r2, [r3, #8]
 11312 0060 3B68     		ldr	r3, [r7, #0]
 11313 0062 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 11314 0064 03F10803 		add	r3, r3, #8
 11315 0068 4FEA8303 		lsl	r3, r3, #2
 11316 006c D318     		adds	r3, r2, r3
 11317 006e 5B68     		ldr	r3, [r3, #4]
 11318 0070 FB60     		str	r3, [r7, #12]
4259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.d32 = DWC_READ_REG32(depctl_addr);
 11319              		.loc 2 4259 0
 11320 0072 F868     		ldr	r0, [r7, #12]
 11321 0074 FFF7FEFF 		bl	DWC_READ_REG32
 11322 0078 0346     		mov	r3, r0
 11323 007a BB60     		str	r3, [r7, #8]
4260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* set the stall bit */
4262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.stall = 1;
 11324              		.loc 2 4262 0
 11325 007c BB68     		ldr	r3, [r7, #8]
 11326 007e 43F40013 		orr	r3, r3, #2097152
 11327 0082 BB60     		str	r3, [r7, #8]
4263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 11328              		.loc 2 4263 0
 11329 0084 BB68     		ldr	r3, [r7, #8]
 11330 0086 F868     		ldr	r0, [r7, #12]
 11331 0088 1946     		mov	r1, r3
 11332 008a FFF7FEFF 		bl	DWC_WRITE_REG32
 11333              	.L423:
4264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));
4267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
4269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11334              		.loc 2 4269 0
 11335 008e 07F11007 		add	r7, r7, #16
 11336 0092 BD46     		mov	sp, r7
 11337 0094 80BD     		pop	{r7, pc}
 11338              		.cfi_endproc
 11339              	.LFE68:
 11341 0096 00BF     		.section	.text.dwc_otg_ep_clear_stall,"ax",%progbits
 11342              		.align	2
 11343              		.global	dwc_otg_ep_clear_stall
 11344              		.thumb
 11345              		.thumb_func
 11347              	dwc_otg_ep_clear_stall:
 11348              	.LFB69:
4270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Clear the EP STALL.
4273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to clear stall from.
4276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_ep_clear_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
4278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11349              		.loc 2 4278 0
 11350              		.cfi_startproc
 11351              		@ args = 0, pretend = 0, frame = 16
 11352              		@ frame_needed = 1, uses_anonymous_args = 0
 11353 0000 80B5     		push	{r7, lr}
 11354              	.LCFI153:
 11355              		.cfi_def_cfa_offset 8
 11356              		.cfi_offset 7, -8
 11357              		.cfi_offset 14, -4
 11358 0002 84B0     		sub	sp, sp, #16
 11359              	.LCFI154:
 11360              		.cfi_def_cfa_offset 24
 11361 0004 00AF     		add	r7, sp, #0
 11362              	.LCFI155:
 11363              		.cfi_def_cfa_register 7
 11364 0006 7860     		str	r0, [r7, #4]
 11365 0008 3960     		str	r1, [r7, #0]
4279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl;
4280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *depctl_addr;
4281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
4283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (ep->is_in ? "IN" : "OUT"));
4284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in == 1) {
 11366              		.loc 2 4285 0
 11367 000a 3B68     		ldr	r3, [r7, #0]
 11368 000c 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 11369 000e 03F00103 		and	r3, r3, #1
 11370 0012 DBB2     		uxtb	r3, r3
 11371 0014 002B     		cmp	r3, #0
 11372 0016 09D0     		beq	.L429
4286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 11373              		.loc 2 4286 0
 11374 0018 7B68     		ldr	r3, [r7, #4]
 11375 001a 9A68     		ldr	r2, [r3, #8]
 11376 001c 3B68     		ldr	r3, [r7, #0]
 11377 001e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 11378 0020 4FEA8303 		lsl	r3, r3, #2
 11379 0024 D318     		adds	r3, r2, r3
 11380 0026 5B68     		ldr	r3, [r3, #4]
 11381 0028 FB60     		str	r3, [r7, #12]
 11382 002a 0AE0     		b	.L430
 11383              	.L429:
4287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 11384              		.loc 2 4288 0
 11385 002c 7B68     		ldr	r3, [r7, #4]
 11386 002e 9A68     		ldr	r2, [r3, #8]
 11387 0030 3B68     		ldr	r3, [r7, #0]
 11388 0032 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 11389 0034 03F10803 		add	r3, r3, #8
 11390 0038 4FEA8303 		lsl	r3, r3, #2
 11391 003c D318     		adds	r3, r2, r3
 11392 003e 5B68     		ldr	r3, [r3, #4]
 11393 0040 FB60     		str	r3, [r7, #12]
 11394              	.L430:
4289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.d32 = DWC_READ_REG32(depctl_addr);
 11395              		.loc 2 4291 0
 11396 0042 F868     		ldr	r0, [r7, #12]
 11397 0044 FFF7FEFF 		bl	DWC_READ_REG32
 11398 0048 0346     		mov	r3, r0
 11399 004a BB60     		str	r3, [r7, #8]
4292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* clear the stall bits */
4294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.b.stall = 0;
 11400              		.loc 2 4294 0
 11401 004c BB68     		ldr	r3, [r7, #8]
 11402 004e 6FF35553 		bfc	r3, #21, #1
 11403 0052 BB60     		str	r3, [r7, #8]
4295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
4297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * USB Spec 9.4.5: For endpoints using data toggle, regardless
4298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * of whether an endpoint has the Halt feature set, a
4299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * ClearFeature(ENDPOINT_HALT) request always results in the
4300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * data toggle being reinitialized to DATA0.
4301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
4302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 11404              		.loc 2 4302 0
 11405 0054 3B68     		ldr	r3, [r7, #0]
 11406 0056 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 11407 0058 23F03F03 		bic	r3, r3, #63
 11408 005c DBB2     		uxtb	r3, r3
 11409 005e C02B     		cmp	r3, #192
 11410 0060 06D0     		beq	.L431
4303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    ep->type == DWC_OTG_EP_TYPE_BULK) {
 11411              		.loc 2 4303 0 discriminator 1
 11412 0062 3B68     		ldr	r3, [r7, #0]
 11413 0064 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 11414 0066 23F03F03 		bic	r3, r3, #63
 11415 006a DBB2     		uxtb	r3, r3
4302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 11416              		.loc 2 4302 0 discriminator 1
 11417 006c 802B     		cmp	r3, #128
 11418 006e 03D1     		bne	.L432
 11419              	.L431:
4304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		depctl.b.setd0pid = 1;	/* DATA0 */
 11420              		.loc 2 4304 0
 11421 0070 BB68     		ldr	r3, [r7, #8]
 11422 0072 43F08053 		orr	r3, r3, #268435456
 11423 0076 BB60     		str	r3, [r7, #8]
 11424              	.L432:
4305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(depctl_addr, depctl.d32);
 11425              		.loc 2 4307 0
 11426 0078 BB68     		ldr	r3, [r7, #8]
 11427 007a F868     		ldr	r0, [r7, #12]
 11428 007c 1946     		mov	r1, r3
 11429 007e FFF7FEFF 		bl	DWC_WRITE_REG32
4308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));
4309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
4310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11430              		.loc 2 4310 0
 11431 0082 07F11007 		add	r7, r7, #16
 11432 0086 BD46     		mov	sp, r7
 11433 0088 80BD     		pop	{r7, pc}
 11434              		.cfi_endproc
 11435              	.LFE69:
 11437 008a 00BF     		.section	.text.dwc_otg_read_packet,"ax",%progbits
 11438              		.align	2
 11439              		.global	dwc_otg_read_packet
 11440              		.thumb
 11441              		.thumb_func
 11443              	dwc_otg_read_packet:
 11444              	.LFB70:
4311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function reads a packet from the Rx FIFO into the destination
4314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * buffer. To read SETUP data use dwc_otg_read_setup_packet.
4315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param dest	  Destination buffer for the packet.
4318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param bytes  Number of bytes to copy to the destination.
4319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_read_packet(dwc_otg_core_if_t * core_if,
4321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 uint8_t * dest, uint16_t bytes)
4322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11445              		.loc 2 4322 0
 11446              		.cfi_startproc
 11447              		@ args = 0, pretend = 0, frame = 32
 11448              		@ frame_needed = 1, uses_anonymous_args = 0
 11449 0000 80B5     		push	{r7, lr}
 11450              	.LCFI156:
 11451              		.cfi_def_cfa_offset 8
 11452              		.cfi_offset 7, -8
 11453              		.cfi_offset 14, -4
 11454 0002 88B0     		sub	sp, sp, #32
 11455              	.LCFI157:
 11456              		.cfi_def_cfa_offset 40
 11457 0004 00AF     		add	r7, sp, #0
 11458              	.LCFI158:
 11459              		.cfi_def_cfa_register 7
 11460 0006 F860     		str	r0, [r7, #12]
 11461 0008 B960     		str	r1, [r7, #8]
 11462 000a 1346     		mov	r3, r2
 11463 000c FB80     		strh	r3, [r7, #6]	@ movhi
4323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
4324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int word_count = (bytes + 3) / 4;
 11464              		.loc 2 4324 0
 11465 000e FB88     		ldrh	r3, [r7, #6]
 11466 0010 03F10303 		add	r3, r3, #3
 11467 0014 002B     		cmp	r3, #0
 11468 0016 01DA     		bge	.L435
 11469 0018 03F10303 		add	r3, r3, #3
 11470              	.L435:
 11471 001c 4FEAA303 		asr	r3, r3, #2
 11472 0020 7B61     		str	r3, [r7, #20]
4325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *fifo = core_if->data_fifo[0];
 11473              		.loc 2 4326 0
 11474 0022 FB68     		ldr	r3, [r7, #12]
 11475 0024 1B6A     		ldr	r3, [r3, #32]
 11476 0026 3B61     		str	r3, [r7, #16]
4327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t *data_buff = (uint32_t *) dest;
 11477              		.loc 2 4327 0
 11478 0028 BB68     		ldr	r3, [r7, #8]
 11479 002a BB61     		str	r3, [r7, #24]
4328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/**
4330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * @todo Account for the case where _dest is not dword aligned. This
4331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * requires reading data from the FIFO into a uint32_t temp buffer,
4332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * then moving it into the data buffer.
4333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
4334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p,%d)\n", __func__,
4336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    core_if, dest, bytes);
4337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < word_count; i++, data_buff++) {
 11480              		.loc 2 4338 0
 11481 002c 4FF00003 		mov	r3, #0
 11482 0030 FB61     		str	r3, [r7, #28]
 11483 0032 0DE0     		b	.L436
 11484              	.L437:
4339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		*data_buff = DWC_READ_REG32(fifo);
 11485              		.loc 2 4339 0 discriminator 2
 11486 0034 3869     		ldr	r0, [r7, #16]
 11487 0036 FFF7FEFF 		bl	DWC_READ_REG32
 11488 003a 0246     		mov	r2, r0
 11489 003c BB69     		ldr	r3, [r7, #24]
 11490 003e 1A60     		str	r2, [r3, #0]
4338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < word_count; i++, data_buff++) {
 11491              		.loc 2 4338 0 discriminator 2
 11492 0040 FB69     		ldr	r3, [r7, #28]
 11493 0042 03F10103 		add	r3, r3, #1
 11494 0046 FB61     		str	r3, [r7, #28]
 11495 0048 BB69     		ldr	r3, [r7, #24]
 11496 004a 03F10403 		add	r3, r3, #4
 11497 004e BB61     		str	r3, [r7, #24]
 11498              	.L436:
4338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < word_count; i++, data_buff++) {
 11499              		.loc 2 4338 0 is_stmt 0 discriminator 1
 11500 0050 FA69     		ldr	r2, [r7, #28]
 11501 0052 7B69     		ldr	r3, [r7, #20]
 11502 0054 9A42     		cmp	r2, r3
 11503 0056 EDDB     		blt	.L437
4340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
 11504              		.loc 2 4342 0 is_stmt 1
 11505 0058 00BF     		nop
4343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11506              		.loc 2 4343 0
 11507 005a 07F12007 		add	r7, r7, #32
 11508 005e BD46     		mov	sp, r7
 11509 0060 80BD     		pop	{r7, pc}
 11510              		.cfi_endproc
 11511              	.LFE70:
 11513 0062 00BF     		.section	.text.dwc_otg_dump_dev_registers,"ax",%progbits
 11514              		.align	2
 11515              		.global	dwc_otg_dump_dev_registers
 11516              		.thumb
 11517              		.thumb_func
 11519              	dwc_otg_dump_dev_registers:
 11520              	.LFB71:
4344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This functions reads the device registers and prints them
4347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_dump_dev_registers(dwc_otg_core_if_t * core_if)
4351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11521              		.loc 2 4351 0
 11522              		.cfi_startproc
 11523              		@ args = 0, pretend = 0, frame = 8
 11524              		@ frame_needed = 1, uses_anonymous_args = 0
 11525              		@ link register save eliminated.
 11526 0000 80B4     		push	{r7}
 11527              	.LCFI159:
 11528              		.cfi_def_cfa_offset 4
 11529              		.cfi_offset 7, -4
 11530 0002 83B0     		sub	sp, sp, #12
 11531              	.LCFI160:
 11532              		.cfi_def_cfa_offset 16
 11533 0004 00AF     		add	r7, sp, #0
 11534              	.LCFI161:
 11535              		.cfi_def_cfa_register 7
 11536 0006 7860     		str	r0, [r7, #4]
4352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifndef USE_IFX_DEV
4353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
4354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *addr;
4355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Device Global Registers\n");
4357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dcfg;
4358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DCFG		 @0x%08lX : 0x%08X\n", (unsigned long) addr,
4359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dctl;
4361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DCTL		 @0x%08lX : 0x%08X\n", (unsigned long) addr,
4362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dsts;
4364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DSTS		 @0x%08lX : 0x%08X\n", (unsigned long) addr,
4365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->diepmsk;
4367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DIEPMSK	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->doepmsk;
4370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DOEPMSK	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->daint;
4373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DAINT	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->daintmsk;
4376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DAINTMSK	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dtknqr1;
4379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DTKNQR1	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hwcfg2.b.dev_token_q_depth > 6) {
4382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->dev_global_regs->dtknqr2;
4383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DTKNQR2	 @0x%08lX : 0x%08X\n",
4384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dvbusdis;
4388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DVBUSID	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dvbuspulse;
4392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DVBUSPULSE	@0x%08lX : 0x%08X\n",
4393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (unsigned long)addr, DWC_READ_REG32(addr));
4394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dtknqr3_dthrctl;
4396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("DTKNQR3_DTHRCTL	 @0x%08lX : 0x%08X\n",
4397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (unsigned long)addr, DWC_READ_REG32(addr));
4398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hwcfg2.b.dev_token_q_depth > 22) {
4400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->dev_global_regs->dtknqr4_fifoemptymsk;
4401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DTKNQR4	 @0x%08lX : 0x%08X\n",
4402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->dev_if->dev_global_regs->dtknqr4_fifoemptymsk;
4406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("FIFOEMPMSK	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->hwcfg2.b.multi_proc_int) {
4410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->dev_global_regs->deachint;
4412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DEACHINT	 @0x%08lX : 0x%08X\n",
4413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->dev_global_regs->deachintmsk;
4415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DEACHINTMSK	 @0x%08lX : 0x%08X\n",
4416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
4419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			addr =
4420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    &core_if->dev_if->dev_global_regs->
4421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    diepeachintmsk[i];
4422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("DIEPEACHINTMSK[%d]	 @0x%08lX : 0x%08X\n",
4423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   i, (unsigned long)addr,
4424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   DWC_READ_REG32(addr));
4425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
4428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			addr =
4429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    &core_if->dev_if->dev_global_regs->
4430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    doepeachintmsk[i];
4431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("DOEPEACHINTMSK[%d]	 @0x%08lX : 0x%08X\n",
4432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   i, (unsigned long)addr,
4433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   DWC_READ_REG32(addr));
4434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
4438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("Device IN EP %d Registers\n", i);
4439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[i]->diepctl;
4440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DIEPCTL	 @0x%08lX : 0x%08X\n",
4441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[i]->diepint;
4443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DIEPINT	 @0x%08lX : 0x%08X\n",
4444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[i]->dieptsiz;
4446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DIETSIZ	 @0x%08lX : 0x%08X\n",
4447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[i]->diepdma;
4449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DIEPDMA	 @0x%08lX : 0x%08X\n",
4450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[i]->dtxfsts;
4452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DTXFSTS	 @0x%08lX : 0x%08X\n",
4453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[i]->diepdmab;
4455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DIEPDMAB	 @0x%08lX : 0x%08X\n",
4456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, 0 /*DWC_READ_REG32(addr) */ );
4457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
4460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("Device OUT EP %d Registers\n", i);
4461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->out_ep_regs[i]->doepctl;
4462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DOEPCTL	 @0x%08lX : 0x%08X\n",
4463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->out_ep_regs[i]->doepfn;
4465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DOEPFN	 @0x%08lX : 0x%08X\n",
4466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->out_ep_regs[i]->doepint;
4468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DOEPINT	 @0x%08lX : 0x%08X\n",
4469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->out_ep_regs[i]->doeptsiz;
4471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DOETSIZ	 @0x%08lX : 0x%08X\n",
4472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->out_ep_regs[i]->doepdma;
4474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("DOEPDMA	 @0x%08lX : 0x%08X\n",
4475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {	/* Don't access this register in SLAVE mode */
4477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			addr = &core_if->dev_if->out_ep_regs[i]->doepdmab;
4478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("DOEPDMAB	 @0x%08lX : 0x%08X\n",
4479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   (unsigned long)addr, DWC_READ_REG32(addr));
4480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
4484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11537              		.loc 2 4484 0
 11538 0008 07F10C07 		add	r7, r7, #12
 11539 000c BD46     		mov	sp, r7
 11540 000e 80BC     		pop	{r7}
 11541 0010 7047     		bx	lr
 11542              		.cfi_endproc
 11543              	.LFE71:
 11545 0012 00BF     		.section	.text.dwc_otg_dump_spram,"ax",%progbits
 11546              		.align	2
 11547              		.global	dwc_otg_dump_spram
 11548              		.thumb
 11549              		.thumb_func
 11551              	dwc_otg_dump_spram:
 11552              	.LFB72:
4485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This functions reads the SPRAM and prints its content
4488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_dump_spram(dwc_otg_core_if_t * core_if)
4492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11553              		.loc 2 4492 0
 11554              		.cfi_startproc
 11555              		@ args = 0, pretend = 0, frame = 24
 11556              		@ frame_needed = 1, uses_anonymous_args = 0
 11557              		@ link register save eliminated.
 11558 0000 80B4     		push	{r7}
 11559              	.LCFI162:
 11560              		.cfi_def_cfa_offset 4
 11561              		.cfi_offset 7, -4
 11562 0002 87B0     		sub	sp, sp, #28
 11563              	.LCFI163:
 11564              		.cfi_def_cfa_offset 32
 11565 0004 00AF     		add	r7, sp, #0
 11566              	.LCFI164:
 11567              		.cfi_def_cfa_register 7
 11568 0006 7860     		str	r0, [r7, #4]
4493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint8_t *addr, *start_addr, *end_addr;
4494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("SPRAM Data:\n");
4496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	start_addr = (void *)core_if->core_global_regs;
 11569              		.loc 2 4496 0
 11570 0008 7B68     		ldr	r3, [r7, #4]
 11571 000a 5B68     		ldr	r3, [r3, #4]
 11572 000c 3B61     		str	r3, [r7, #16]
4497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Base Address: 0x%8lX\n", (unsigned long)start_addr);
4498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	start_addr += 0x00028000;
 11573              		.loc 2 4498 0
 11574 000e 3B69     		ldr	r3, [r7, #16]
 11575 0010 03F52033 		add	r3, r3, #163840
 11576 0014 3B61     		str	r3, [r7, #16]
4499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	end_addr = (void *)core_if->core_global_regs;
 11577              		.loc 2 4499 0
 11578 0016 7B68     		ldr	r3, [r7, #4]
 11579 0018 5B68     		ldr	r3, [r3, #4]
 11580 001a FB60     		str	r3, [r7, #12]
4500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	end_addr += 0x000280e0;
 11581              		.loc 2 4500 0
 11582 001c FB68     		ldr	r3, [r7, #12]
 11583 001e 03F52033 		add	r3, r3, #163840
 11584 0022 03F1E003 		add	r3, r3, #224
 11585 0026 FB60     		str	r3, [r7, #12]
4501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (addr = start_addr; addr < end_addr; addr += 16) {
 11586              		.loc 2 4502 0
 11587 0028 3B69     		ldr	r3, [r7, #16]
 11588 002a 7B61     		str	r3, [r7, #20]
 11589 002c 03E0     		b	.L441
 11590              	.L442:
 11591              		.loc 2 4502 0 is_stmt 0 discriminator 2
 11592 002e 7B69     		ldr	r3, [r7, #20]
 11593 0030 03F11003 		add	r3, r3, #16
 11594 0034 7B61     		str	r3, [r7, #20]
 11595              	.L441:
 11596              		.loc 2 4502 0 discriminator 1
 11597 0036 7A69     		ldr	r2, [r7, #20]
 11598 0038 FB68     		ldr	r3, [r7, #12]
 11599 003a 9A42     		cmp	r2, r3
 11600 003c F7D3     		bcc	.L442
4503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF
4504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ("0x%8lX:\t%2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X %2X\n",
4505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     (unsigned long)addr, addr[0], addr[1], addr[2], addr[3],
4506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     addr[4], addr[5], addr[6], addr[7], addr[8], addr[9],
4507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     addr[10], addr[11], addr[12], addr[13], addr[14], addr[15]
4508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    );
4509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
 11601              		.loc 2 4511 0 is_stmt 1
 11602 003e 00BF     		nop
4512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11603              		.loc 2 4512 0
 11604 0040 07F11C07 		add	r7, r7, #28
 11605 0044 BD46     		mov	sp, r7
 11606 0046 80BC     		pop	{r7}
 11607 0048 7047     		bx	lr
 11608              		.cfi_endproc
 11609              	.LFE72:
 11611              		.section	.text.dwc_otg_dump_host_registers,"ax",%progbits
 11612              		.align	2
 11613              		.global	dwc_otg_dump_host_registers
 11614              		.thumb
 11615              		.thumb_func
 11617              	dwc_otg_dump_host_registers:
 11618              	.LFB73:
4513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function reads the host registers and prints them
4516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_dump_host_registers(dwc_otg_core_if_t * core_if)
4520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11619              		.loc 2 4520 0
 11620              		.cfi_startproc
 11621              		@ args = 0, pretend = 0, frame = 8
 11622              		@ frame_needed = 1, uses_anonymous_args = 0
 11623              		@ link register save eliminated.
 11624 0000 80B4     		push	{r7}
 11625              	.LCFI165:
 11626              		.cfi_def_cfa_offset 4
 11627              		.cfi_offset 7, -4
 11628 0002 83B0     		sub	sp, sp, #12
 11629              	.LCFI166:
 11630              		.cfi_def_cfa_offset 16
 11631 0004 00AF     		add	r7, sp, #0
 11632              	.LCFI167:
 11633              		.cfi_def_cfa_register 7
 11634 0006 7860     		str	r0, [r7, #4]
4521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifndef USE_IFX_DEV
4522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
4523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *addr;
4524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Host Global Registers\n");
4526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->host_if->host_global_regs->hcfg;
4527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HCFG		 @0x%08lX : 0x%08X\n",
4528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (unsigned long)addr, DWC_READ_REG32(addr));
4529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->host_if->host_global_regs->hfir;
4530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HFIR		 @0x%08lX : 0x%08X\n",
4531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (unsigned long)addr, DWC_READ_REG32(addr));
4532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->host_if->host_global_regs->hfnum;
4533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HFNUM	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->host_if->host_global_regs->hptxsts;
4536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HPTXSTS	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->host_if->host_global_regs->haint;
4539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HAINT	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->host_if->host_global_regs->haintmsk;
4542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HAINTMSK	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->dma_desc_enable) {
4545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->host_if->host_global_regs->hflbaddr;
4546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("HFLBADDR	 @0x%08lX : 0x%08X\n",
4547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = core_if->host_if->hprt0;
4551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HPRT0	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < core_if->core_params->host_channels; i++) {
4555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("Host Channel %d Specific Registers\n", i);
4556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->host_if->hc_regs[i]->hcchar;
4557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("HCCHAR	 @0x%08lX : 0x%08X\n",
4558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->host_if->hc_regs[i]->hcsplt;
4560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("HCSPLT	 @0x%08lX : 0x%08X\n",
4561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->host_if->hc_regs[i]->hcint;
4563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("HCINT	 @0x%08lX : 0x%08X\n",
4564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->host_if->hc_regs[i]->hcintmsk;
4566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("HCINTMSK	 @0x%08lX : 0x%08X\n",
4567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->host_if->hc_regs[i]->hctsiz;
4569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("HCTSIZ	 @0x%08lX : 0x%08X\n",
4570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->host_if->hc_regs[i]->hcdma;
4572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("HCDMA	 @0x%08lX : 0x%08X\n",
4573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_desc_enable) {
4575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			addr = &core_if->host_if->hc_regs[i]->hcdmab;
4576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_PRINTF("HCDMAB	 @0x%08lX : 0x%08X\n",
4577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   (unsigned long)addr, DWC_READ_REG32(addr));
4578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
4582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
 11635              		.loc 2 4582 0
 11636 0008 00BF     		nop
4583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11637              		.loc 2 4583 0
 11638 000a 07F10C07 		add	r7, r7, #12
 11639 000e BD46     		mov	sp, r7
 11640 0010 80BC     		pop	{r7}
 11641 0012 7047     		bx	lr
 11642              		.cfi_endproc
 11643              	.LFE73:
 11645              		.section	.text.dwc_otg_dump_global_registers,"ax",%progbits
 11646              		.align	2
 11647              		.global	dwc_otg_dump_global_registers
 11648              		.thumb
 11649              		.thumb_func
 11651              	dwc_otg_dump_global_registers:
 11652              	.LFB74:
4584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function reads the core global registers and prints them
4587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_dump_global_registers(dwc_otg_core_if_t * core_if)
4591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11653              		.loc 2 4591 0
 11654              		.cfi_startproc
 11655              		@ args = 0, pretend = 0, frame = 8
 11656              		@ frame_needed = 1, uses_anonymous_args = 0
 11657              		@ link register save eliminated.
 11658 0000 80B4     		push	{r7}
 11659              	.LCFI168:
 11660              		.cfi_def_cfa_offset 4
 11661              		.cfi_offset 7, -4
 11662 0002 83B0     		sub	sp, sp, #12
 11663              	.LCFI169:
 11664              		.cfi_def_cfa_offset 16
 11665 0004 00AF     		add	r7, sp, #0
 11666              	.LCFI170:
 11667              		.cfi_def_cfa_register 7
 11668 0006 7860     		str	r0, [r7, #4]
4592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifndef USE_IFX_DEV
4593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i, ep_num;
4594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *addr;
4595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	char *txfsiz;
4596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Core Global Registers\n");
4598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gotgctl;
4599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GOTGCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gotgint;
4602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GOTGINT	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gahbcfg;
4605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GAHBCFG	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gusbcfg;
4608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GUSBCFG	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->grstctl;
4611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GRSTCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gintsts;
4614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GINTSTS	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gintmsk;
4617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GINTMSK	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->grxstsr;
4620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GRXSTSR	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->grxfsiz;
4623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GRXFSIZ	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gnptxfsiz;
4626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GNPTXFSIZ @0x%08lX : 0x%08X\n", (unsigned long)addr,
4627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gnptxsts;
4629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GNPTXSTS	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gi2cctl;
4632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GI2CCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gpvndctl;
4635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GPVNDCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->ggpio;
4638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GGPIO	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->guid;
4641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GUID		 @0x%08lX : 0x%08X\n",
4642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (unsigned long)addr, DWC_READ_REG32(addr));
4643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gsnpsid;
4644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GSNPSID	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->ghwcfg1;
4647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GHWCFG1	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->ghwcfg2;
4650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GHWCFG2	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->ghwcfg3;
4653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GHWCFG3	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->ghwcfg4;
4656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GHWCFG4	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->glpmcfg;
4659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GLPMCFG	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gpwrdn;
4662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GPWRDN	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->gdfifocfg;
4665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("GDFIFOCFG	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->adpctl;
4668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("ADPCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = &core_if->core_global_regs->hptxfsiz;
4671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("HPTXFSIZ	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (core_if->en_multiple_tx_fifo == 0) {
4675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep_num = core_if->hwcfg4.b.num_dev_perio_in_ep;
4676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		txfsiz = "DPTXFSIZ";
4677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep_num = core_if->hwcfg4.b.num_in_eps;
4679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		txfsiz = "DIENPTXF";
4680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < ep_num; i++) {
4682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->core_global_regs->dtxfsiz[i];
4683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_PRINTF("%s[%d] @0x%08lX : 0x%08X\n", txfsiz, i + 1,
4684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			   (unsigned long)addr, DWC_READ_REG32(addr));
4685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	addr = core_if->pcgcctl;
4687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("PCGCCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
4688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   DWC_READ_REG32(addr));
4689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
4690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11669              		.loc 2 4690 0
 11670 0008 07F10C07 		add	r7, r7, #12
 11671 000c BD46     		mov	sp, r7
 11672 000e 80BC     		pop	{r7}
 11673 0010 7047     		bx	lr
 11674              		.cfi_endproc
 11675              	.LFE74:
 11677 0012 00BF     		.section	.text.dwc_otg_flush_tx_fifo,"ax",%progbits
 11678              		.align	2
 11679              		.global	dwc_otg_flush_tx_fifo
 11680              		.thumb
 11681              		.thumb_func
 11683              	dwc_otg_flush_tx_fifo:
 11684              	.LFB75:
4691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Flush a Tx FIFO.
4694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param num Tx FIFO to flush.
4697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_flush_tx_fifo(dwc_otg_core_if_t * core_if, const int num)
4699:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11685              		.loc 2 4699 0
 11686              		.cfi_startproc
 11687              		@ args = 0, pretend = 0, frame = 24
 11688              		@ frame_needed = 1, uses_anonymous_args = 0
 11689 0000 80B5     		push	{r7, lr}
 11690              	.LCFI171:
 11691              		.cfi_def_cfa_offset 8
 11692              		.cfi_offset 7, -8
 11693              		.cfi_offset 14, -4
 11694 0002 86B0     		sub	sp, sp, #24
 11695              	.LCFI172:
 11696              		.cfi_def_cfa_offset 32
 11697 0004 00AF     		add	r7, sp, #0
 11698              	.LCFI173:
 11699              		.cfi_def_cfa_register 7
 11700 0006 7860     		str	r0, [r7, #4]
 11701 0008 3960     		str	r1, [r7, #0]
4700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 11702              		.loc 2 4700 0
 11703 000a 7B68     		ldr	r3, [r7, #4]
 11704 000c 5B68     		ldr	r3, [r3, #4]
 11705 000e 3B61     		str	r3, [r7, #16]
4701:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4702:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile grstctl_t greset = {.d32 = 0 };
 11706              		.loc 2 4702 0
 11707 0010 4FF00003 		mov	r3, #0
 11708 0014 FB60     		str	r3, [r7, #12]
4703:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4704:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int count = 0;
 11709              		.loc 2 4704 0
 11710 0016 4FF00003 		mov	r3, #0
 11711 001a 7B61     		str	r3, [r7, #20]
4705:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4706:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "Flush Tx FIFO %d\n", num);
4707:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4708:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	greset.b.txfflsh = 1;
 11712              		.loc 2 4708 0
 11713 001c FB68     		ldr	r3, [r7, #12]
 11714 001e 43F02003 		orr	r3, r3, #32
 11715 0022 FB60     		str	r3, [r7, #12]
4709:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	greset.b.txfnum = num;
 11716              		.loc 2 4709 0
 11717 0024 3B68     		ldr	r3, [r7, #0]
 11718 0026 DBB2     		uxtb	r3, r3
 11719 0028 03F01F03 		and	r3, r3, #31
 11720 002c DAB2     		uxtb	r2, r3
 11721 002e FB68     		ldr	r3, [r7, #12]
 11722 0030 62F38A13 		bfi	r3, r2, #6, #5
 11723 0034 FB60     		str	r3, [r7, #12]
4710:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 11724              		.loc 2 4710 0
 11725 0036 3B69     		ldr	r3, [r7, #16]
 11726 0038 03F11002 		add	r2, r3, #16
 11727 003c FB68     		ldr	r3, [r7, #12]
 11728 003e 1046     		mov	r0, r2
 11729 0040 1946     		mov	r1, r3
 11730 0042 FFF7FEFF 		bl	DWC_WRITE_REG32
 11731              	.L450:
4711:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4712:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	do {
4713:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 11732              		.loc 2 4713 0
 11733 0046 3B69     		ldr	r3, [r7, #16]
 11734 0048 03F11003 		add	r3, r3, #16
 11735 004c 1846     		mov	r0, r3
 11736 004e FFF7FEFF 		bl	DWC_READ_REG32
 11737 0052 0346     		mov	r3, r0
 11738 0054 FB60     		str	r3, [r7, #12]
4714:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (++count > 10000) {
 11739              		.loc 2 4714 0
 11740 0056 7B69     		ldr	r3, [r7, #20]
 11741 0058 03F10103 		add	r3, r3, #1
 11742 005c 7B61     		str	r3, [r7, #20]
 11743 005e 7A69     		ldr	r2, [r7, #20]
 11744 0060 42F21073 		movw	r3, #10000
 11745 0064 9A42     		cmp	r2, r3
 11746 0066 09DC     		bgt	.L451
 11747              	.L448:
4715:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n",
4716:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 __func__, greset.d32,
4717:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 DWC_READ_REG32(&global_regs->gnptxsts));
4718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
4719:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(1);
 11748              		.loc 2 4720 0
 11749 0068 4FF00100 		mov	r0, #1
 11750 006c FFF7FEFF 		bl	DWC_UDELAY
4721:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} while (greset.b.txfflsh == 1);
 11751              		.loc 2 4721 0
 11752 0070 FB68     		ldr	r3, [r7, #12]
 11753 0072 03F02003 		and	r3, r3, #32
 11754 0076 002B     		cmp	r3, #0
 11755 0078 E5D1     		bne	.L450
 11756 007a 00E0     		b	.L449
 11757              	.L451:
4718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 11758              		.loc 2 4718 0
 11759 007c 00BF     		nop
 11760              	.L449:
4722:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4723:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Wait for 3 PHY Clocks */
4724:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(1);
 11761              		.loc 2 4724 0
 11762 007e 4FF00100 		mov	r0, #1
 11763 0082 FFF7FEFF 		bl	DWC_UDELAY
4725:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11764              		.loc 2 4725 0
 11765 0086 07F11807 		add	r7, r7, #24
 11766 008a BD46     		mov	sp, r7
 11767 008c 80BD     		pop	{r7, pc}
 11768              		.cfi_endproc
 11769              	.LFE75:
 11771 008e 00BF     		.section	.text.dwc_otg_flush_rx_fifo,"ax",%progbits
 11772              		.align	2
 11773              		.global	dwc_otg_flush_rx_fifo
 11774              		.thumb
 11775              		.thumb_func
 11777              	dwc_otg_flush_rx_fifo:
 11778              	.LFB76:
4726:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4727:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4728:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Flush Rx FIFO.
4729:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4730:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4731:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_flush_rx_fifo(dwc_otg_core_if_t * core_if)
4733:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11779              		.loc 2 4733 0
 11780              		.cfi_startproc
 11781              		@ args = 0, pretend = 0, frame = 24
 11782              		@ frame_needed = 1, uses_anonymous_args = 0
 11783 0000 80B5     		push	{r7, lr}
 11784              	.LCFI174:
 11785              		.cfi_def_cfa_offset 8
 11786              		.cfi_offset 7, -8
 11787              		.cfi_offset 14, -4
 11788 0002 86B0     		sub	sp, sp, #24
 11789              	.LCFI175:
 11790              		.cfi_def_cfa_offset 32
 11791 0004 00AF     		add	r7, sp, #0
 11792              	.LCFI176:
 11793              		.cfi_def_cfa_register 7
 11794 0006 7860     		str	r0, [r7, #4]
4734:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 11795              		.loc 2 4734 0
 11796 0008 7B68     		ldr	r3, [r7, #4]
 11797 000a 5B68     		ldr	r3, [r3, #4]
 11798 000c 3B61     		str	r3, [r7, #16]
4735:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile grstctl_t greset = {.d32 = 0 };
 11799              		.loc 2 4736 0
 11800 000e 4FF00003 		mov	r3, #0
 11801 0012 FB60     		str	r3, [r7, #12]
4737:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int count = 0;
 11802              		.loc 2 4737 0
 11803 0014 4FF00003 		mov	r3, #0
 11804 0018 7B61     		str	r3, [r7, #20]
4738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4739:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "%s\n", __func__);
4740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/*
4741:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 *
4742:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 */
4743:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	greset.b.rxfflsh = 1;
 11805              		.loc 2 4743 0
 11806 001a FB68     		ldr	r3, [r7, #12]
 11807 001c 43F01003 		orr	r3, r3, #16
 11808 0020 FB60     		str	r3, [r7, #12]
4744:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 11809              		.loc 2 4744 0
 11810 0022 3B69     		ldr	r3, [r7, #16]
 11811 0024 03F11002 		add	r2, r3, #16
 11812 0028 FB68     		ldr	r3, [r7, #12]
 11813 002a 1046     		mov	r0, r2
 11814 002c 1946     		mov	r1, r3
 11815 002e FFF7FEFF 		bl	DWC_WRITE_REG32
 11816              	.L455:
4745:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4746:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	do {
4747:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 11817              		.loc 2 4747 0
 11818 0032 3B69     		ldr	r3, [r7, #16]
 11819 0034 03F11003 		add	r3, r3, #16
 11820 0038 1846     		mov	r0, r3
 11821 003a FFF7FEFF 		bl	DWC_READ_REG32
 11822 003e 0346     		mov	r3, r0
 11823 0040 FB60     		str	r3, [r7, #12]
4748:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (++count > 10000) {
 11824              		.loc 2 4748 0
 11825 0042 7B69     		ldr	r3, [r7, #20]
 11826 0044 03F10103 		add	r3, r3, #1
 11827 0048 7B61     		str	r3, [r7, #20]
 11828 004a 7A69     		ldr	r2, [r7, #20]
 11829 004c 42F21073 		movw	r3, #10000
 11830 0050 9A42     		cmp	r2, r3
 11831 0052 09DC     		bgt	.L456
 11832              	.L453:
4749:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("%s() HANG! GRSTCTL=%0x\n", __func__,
4750:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 greset.d32);
4751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
4752:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4753:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(1);
 11833              		.loc 2 4753 0
 11834 0054 4FF00100 		mov	r0, #1
 11835 0058 FFF7FEFF 		bl	DWC_UDELAY
4754:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} while (greset.b.rxfflsh == 1);
 11836              		.loc 2 4754 0
 11837 005c FB68     		ldr	r3, [r7, #12]
 11838 005e 03F01003 		and	r3, r3, #16
 11839 0062 002B     		cmp	r3, #0
 11840 0064 E5D1     		bne	.L455
 11841 0066 00E0     		b	.L454
 11842              	.L456:
4751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 11843              		.loc 2 4751 0
 11844 0068 00BF     		nop
 11845              	.L454:
4755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4756:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Wait for 3 PHY Clocks */
4757:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_udelay(1);
 11846              		.loc 2 4757 0
 11847 006a 4FF00100 		mov	r0, #1
 11848 006e FFF7FEFF 		bl	DWC_UDELAY
4758:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11849              		.loc 2 4758 0
 11850 0072 07F11807 		add	r7, r7, #24
 11851 0076 BD46     		mov	sp, r7
 11852 0078 80BD     		pop	{r7, pc}
 11853              		.cfi_endproc
 11854              	.LFE76:
 11856 007a 00BF     		.section	.text.dwc_otg_core_reset,"ax",%progbits
 11857              		.align	2
 11858              		.global	dwc_otg_core_reset
 11859              		.thumb
 11860              		.thumb_func
 11862              	dwc_otg_core_reset:
 11863              	.LFB77:
4759:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4760:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4761:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Do core a soft reset of the core.  Be careful with this because it
4762:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * resets all the internal state machines of the core.
4763:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4764:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_core_reset(dwc_otg_core_if_t * core_if)
4765:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11864              		.loc 2 4765 0
 11865              		.cfi_startproc
 11866              		@ args = 0, pretend = 0, frame = 24
 11867              		@ frame_needed = 1, uses_anonymous_args = 0
 11868 0000 80B5     		push	{r7, lr}
 11869              	.LCFI177:
 11870              		.cfi_def_cfa_offset 8
 11871              		.cfi_offset 7, -8
 11872              		.cfi_offset 14, -4
 11873 0002 86B0     		sub	sp, sp, #24
 11874              	.LCFI178:
 11875              		.cfi_def_cfa_offset 32
 11876 0004 00AF     		add	r7, sp, #0
 11877              	.LCFI179:
 11878              		.cfi_def_cfa_register 7
 11879 0006 7860     		str	r0, [r7, #4]
4766:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 11880              		.loc 2 4766 0
 11881 0008 7B68     		ldr	r3, [r7, #4]
 11882 000a 5B68     		ldr	r3, [r3, #4]
 11883 000c 3B61     		str	r3, [r7, #16]
4767:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4768:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile grstctl_t greset = {.d32 = 0 };
 11884              		.loc 2 4768 0
 11885 000e 4FF00003 		mov	r3, #0
 11886 0012 FB60     		str	r3, [r7, #12]
4769:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4770:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int count = 0;
 11887              		.loc 2 4770 0
 11888 0014 4FF00003 		mov	r3, #0
 11889 0018 7B61     		str	r3, [r7, #20]
 11890              	.L460:
4771:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_CILV, "%s\n", __func__);
4773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Wait for AHB master IDLE state. */
4774:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	do {
4775:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(10);
 11891              		.loc 2 4775 0
 11892 001a 4FF00A00 		mov	r0, #10
 11893 001e FFF7FEFF 		bl	DWC_UDELAY
4776:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 11894              		.loc 2 4776 0
 11895 0022 3B69     		ldr	r3, [r7, #16]
 11896 0024 03F11003 		add	r3, r3, #16
 11897 0028 1846     		mov	r0, r3
 11898 002a FFF7FEFF 		bl	DWC_READ_REG32
 11899 002e 0346     		mov	r3, r0
 11900 0030 FB60     		str	r3, [r7, #12]
4777:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (++count > 100000) {
 11901              		.loc 2 4777 0
 11902 0032 7B69     		ldr	r3, [r7, #20]
 11903 0034 03F10103 		add	r3, r3, #1
 11904 0038 7B61     		str	r3, [r7, #20]
 11905 003a 7A69     		ldr	r2, [r7, #20]
 11906 003c 48F2A063 		movw	r3, #34464
 11907 0040 C0F20103 		movt	r3, 1
 11908 0044 9A42     		cmp	r2, r3
 11909 0046 34DC     		bgt	.L464
 11910              	.L458:
4778:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("%s() HANG! AHB Idle GRSTCTL=%0x\n", __func__,
4779:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 greset.d32);
4780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
4781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4782:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4783:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	while (greset.b.ahbidle == 0);
 11911              		.loc 2 4783 0
 11912 0048 FB68     		ldr	r3, [r7, #12]
 11913 004a 03F00043 		and	r3, r3, #-2147483648
 11914 004e 002B     		cmp	r3, #0
 11915 0050 E3D0     		beq	.L460
4784:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4785:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Core Soft Reset */
4786:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	count = 0;
 11916              		.loc 2 4786 0
 11917 0052 4FF00003 		mov	r3, #0
 11918 0056 7B61     		str	r3, [r7, #20]
4787:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	greset.b.csftrst = 1;
 11919              		.loc 2 4787 0
 11920 0058 FB68     		ldr	r3, [r7, #12]
 11921 005a 43F00103 		orr	r3, r3, #1
 11922 005e FB60     		str	r3, [r7, #12]
4788:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 11923              		.loc 2 4788 0
 11924 0060 3B69     		ldr	r3, [r7, #16]
 11925 0062 03F11002 		add	r2, r3, #16
 11926 0066 FB68     		ldr	r3, [r7, #12]
 11927 0068 1046     		mov	r0, r2
 11928 006a 1946     		mov	r1, r3
 11929 006c FFF7FEFF 		bl	DWC_WRITE_REG32
 11930              	.L463:
4789:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	do {
4790:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 11931              		.loc 2 4790 0
 11932 0070 3B69     		ldr	r3, [r7, #16]
 11933 0072 03F11003 		add	r3, r3, #16
 11934 0076 1846     		mov	r0, r3
 11935 0078 FFF7FEFF 		bl	DWC_READ_REG32
 11936 007c 0346     		mov	r3, r0
 11937 007e FB60     		str	r3, [r7, #12]
4791:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (++count > 10000) {
 11938              		.loc 2 4791 0
 11939 0080 7B69     		ldr	r3, [r7, #20]
 11940 0082 03F10103 		add	r3, r3, #1
 11941 0086 7B61     		str	r3, [r7, #20]
 11942 0088 7A69     		ldr	r2, [r7, #20]
 11943 008a 42F21073 		movw	r3, #10000
 11944 008e 9A42     		cmp	r2, r3
 11945 0090 09DC     		bgt	.L465
 11946              	.L461:
4792:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("%s() HANG! Soft Reset GRSTCTL=%0x\n",
4793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 __func__, greset.d32);
4794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
4795:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_udelay(1);
 11947              		.loc 2 4796 0
 11948 0092 4FF00100 		mov	r0, #1
 11949 0096 FFF7FEFF 		bl	DWC_UDELAY
4797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	while (greset.b.csftrst == 1);
 11950              		.loc 2 4798 0
 11951 009a FB68     		ldr	r3, [r7, #12]
 11952 009c 03F00103 		and	r3, r3, #1
 11953 00a0 002B     		cmp	r3, #0
 11954 00a2 E5D1     		bne	.L463
 11955 00a4 00E0     		b	.L462
 11956              	.L465:
4794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			break;
 11957              		.loc 2 4794 0
 11958 00a6 00BF     		nop
 11959              	.L462:
4799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4800:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Wait for 3 PHY Clocks */
4801:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_mdelay(100);
 11960              		.loc 2 4801 0
 11961 00a8 4FF06400 		mov	r0, #100
 11962 00ac FFF7FEFF 		bl	DWC_MDELAY
 11963 00b0 00E0     		b	.L457
 11964              	.L464:
4780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
 11965              		.loc 2 4780 0
 11966 00b2 00BF     		nop
 11967              	.L457:
4802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 11968              		.loc 2 4802 0
 11969 00b4 07F11807 		add	r7, r7, #24
 11970 00b8 BD46     		mov	sp, r7
 11971 00ba 80BD     		pop	{r7, pc}
 11972              		.cfi_endproc
 11973              	.LFE77:
 11975              		.section	.text.dwc_otg_is_device_mode,"ax",%progbits
 11976              		.align	2
 11977              		.global	dwc_otg_is_device_mode
 11978              		.thumb
 11979              		.thumb_func
 11981              	dwc_otg_is_device_mode:
 11982              	.LFB78:
4803:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4804:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint8_t dwc_otg_is_device_mode(dwc_otg_core_if_t * _core_if)
4805:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 11983              		.loc 2 4805 0
 11984              		.cfi_startproc
 11985              		@ args = 0, pretend = 0, frame = 8
 11986              		@ frame_needed = 1, uses_anonymous_args = 0
 11987 0000 80B5     		push	{r7, lr}
 11988              	.LCFI180:
 11989              		.cfi_def_cfa_offset 8
 11990              		.cfi_offset 7, -8
 11991              		.cfi_offset 14, -4
 11992 0002 82B0     		sub	sp, sp, #8
 11993              	.LCFI181:
 11994              		.cfi_def_cfa_offset 16
 11995 0004 00AF     		add	r7, sp, #0
 11996              	.LCFI182:
 11997              		.cfi_def_cfa_register 7
 11998 0006 7860     		str	r0, [r7, #4]
4806:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return (dwc_otg_mode(_core_if) != DWC_HOST_MODE);
 11999              		.loc 2 4806 0
 12000 0008 7868     		ldr	r0, [r7, #4]
 12001 000a FFF7FEFF 		bl	dwc_otg_mode
 12002 000e 0346     		mov	r3, r0
 12003 0010 012B     		cmp	r3, #1
 12004 0012 0CBF     		ite	eq
 12005 0014 0023     		moveq	r3, #0
 12006 0016 0123     		movne	r3, #1
 12007 0018 DBB2     		uxtb	r3, r3
4807:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12008              		.loc 2 4807 0
 12009 001a 1846     		mov	r0, r3
 12010 001c 07F10807 		add	r7, r7, #8
 12011 0020 BD46     		mov	sp, r7
 12012 0022 80BD     		pop	{r7, pc}
 12013              		.cfi_endproc
 12014              	.LFE78:
 12016              		.section	.text.dwc_otg_is_host_mode,"ax",%progbits
 12017              		.align	2
 12018              		.global	dwc_otg_is_host_mode
 12019              		.thumb
 12020              		.thumb_func
 12022              	dwc_otg_is_host_mode:
 12023              	.LFB79:
4808:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4809:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint8_t dwc_otg_is_host_mode(dwc_otg_core_if_t * _core_if)
4810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12024              		.loc 2 4810 0
 12025              		.cfi_startproc
 12026              		@ args = 0, pretend = 0, frame = 8
 12027              		@ frame_needed = 1, uses_anonymous_args = 0
 12028 0000 80B5     		push	{r7, lr}
 12029              	.LCFI183:
 12030              		.cfi_def_cfa_offset 8
 12031              		.cfi_offset 7, -8
 12032              		.cfi_offset 14, -4
 12033 0002 82B0     		sub	sp, sp, #8
 12034              	.LCFI184:
 12035              		.cfi_def_cfa_offset 16
 12036 0004 00AF     		add	r7, sp, #0
 12037              	.LCFI185:
 12038              		.cfi_def_cfa_register 7
 12039 0006 7860     		str	r0, [r7, #4]
4811:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return (dwc_otg_mode(_core_if) == DWC_HOST_MODE);
 12040              		.loc 2 4811 0
 12041 0008 7868     		ldr	r0, [r7, #4]
 12042 000a FFF7FEFF 		bl	dwc_otg_mode
 12043 000e 0346     		mov	r3, r0
 12044 0010 012B     		cmp	r3, #1
 12045 0012 14BF     		ite	ne
 12046 0014 0023     		movne	r3, #0
 12047 0016 0123     		moveq	r3, #1
 12048 0018 DBB2     		uxtb	r3, r3
4812:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12049              		.loc 2 4812 0
 12050 001a 1846     		mov	r0, r3
 12051 001c 07F10807 		add	r7, r7, #8
 12052 0020 BD46     		mov	sp, r7
 12053 0022 80BD     		pop	{r7, pc}
 12054              		.cfi_endproc
 12055              	.LFE79:
 12057              		.section	.text.dwc_otg_cil_register_hcd_callbacks,"ax",%progbits
 12058              		.align	2
 12059              		.global	dwc_otg_cil_register_hcd_callbacks
 12060              		.thumb
 12061              		.thumb_func
 12063              	dwc_otg_cil_register_hcd_callbacks:
 12064              	.LFB80:
4813:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4814:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4815:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Register HCD callbacks. The callbacks are used to start and stop
4816:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the HCD for interrupt processing.
4817:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4818:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4819:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param cb the HCD callback structure.
4820:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param p pointer to be passed to callback function (usb_hcd*).
4821:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4822:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_cil_register_hcd_callbacks(dwc_otg_core_if_t * core_if,
4823:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dwc_otg_cil_callbacks_t * cb, void *p)
4824:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12065              		.loc 2 4824 0
 12066              		.cfi_startproc
 12067              		@ args = 0, pretend = 0, frame = 16
 12068              		@ frame_needed = 1, uses_anonymous_args = 0
 12069              		@ link register save eliminated.
 12070 0000 80B4     		push	{r7}
 12071              	.LCFI186:
 12072              		.cfi_def_cfa_offset 4
 12073              		.cfi_offset 7, -4
 12074 0002 85B0     		sub	sp, sp, #20
 12075              	.LCFI187:
 12076              		.cfi_def_cfa_offset 24
 12077 0004 00AF     		add	r7, sp, #0
 12078              	.LCFI188:
 12079              		.cfi_def_cfa_register 7
 12080 0006 F860     		str	r0, [r7, #12]
 12081 0008 B960     		str	r1, [r7, #8]
 12082 000a 7A60     		str	r2, [r7, #4]
4825:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->hcd_cb = cb;
 12083              		.loc 2 4825 0
 12084 000c FB68     		ldr	r3, [r7, #12]
 12085 000e BA68     		ldr	r2, [r7, #8]
 12086 0010 9A66     		str	r2, [r3, #104]
4826:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	cb->p = p;
 12087              		.loc 2 4826 0
 12088 0012 BB68     		ldr	r3, [r7, #8]
 12089 0014 7A68     		ldr	r2, [r7, #4]
 12090 0016 9A61     		str	r2, [r3, #24]
4827:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12091              		.loc 2 4827 0
 12092 0018 07F11407 		add	r7, r7, #20
 12093 001c BD46     		mov	sp, r7
 12094 001e 80BC     		pop	{r7}
 12095 0020 7047     		bx	lr
 12096              		.cfi_endproc
 12097              	.LFE80:
 12099 0022 00BF     		.section	.text.dwc_otg_cil_register_pcd_callbacks,"ax",%progbits
 12100              		.align	2
 12101              		.global	dwc_otg_cil_register_pcd_callbacks
 12102              		.thumb
 12103              		.thumb_func
 12105              	dwc_otg_cil_register_pcd_callbacks:
 12106              	.LFB81:
4828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4829:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Register PCD callbacks. The callbacks are used to start and stop
4831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * the PCD for interrupt processing.
4832:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4833:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4834:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param cb the PCD callback structure.
4835:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param p pointer to be passed to callback function (pcd*).
4836:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4837:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_cil_register_pcd_callbacks(dwc_otg_core_if_t * core_if,
4838:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dwc_otg_cil_callbacks_t * cb, void *p)
4839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12107              		.loc 2 4839 0
 12108              		.cfi_startproc
 12109              		@ args = 0, pretend = 0, frame = 16
 12110              		@ frame_needed = 1, uses_anonymous_args = 0
 12111              		@ link register save eliminated.
 12112 0000 80B4     		push	{r7}
 12113              	.LCFI189:
 12114              		.cfi_def_cfa_offset 4
 12115              		.cfi_offset 7, -4
 12116 0002 85B0     		sub	sp, sp, #20
 12117              	.LCFI190:
 12118              		.cfi_def_cfa_offset 24
 12119 0004 00AF     		add	r7, sp, #0
 12120              	.LCFI191:
 12121              		.cfi_def_cfa_register 7
 12122 0006 F860     		str	r0, [r7, #12]
 12123 0008 B960     		str	r1, [r7, #8]
 12124 000a 7A60     		str	r2, [r7, #4]
4840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->pcd_cb = cb;
 12125              		.loc 2 4840 0
 12126 000c FB68     		ldr	r3, [r7, #12]
 12127 000e BA68     		ldr	r2, [r7, #8]
 12128 0010 DA66     		str	r2, [r3, #108]
4841:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	cb->p = p;
 12129              		.loc 2 4841 0
 12130 0012 BB68     		ldr	r3, [r7, #8]
 12131 0014 7A68     		ldr	r2, [r7, #4]
 12132 0016 9A61     		str	r2, [r3, #24]
4842:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12133              		.loc 2 4842 0
 12134 0018 07F11407 		add	r7, r7, #20
 12135 001c BD46     		mov	sp, r7
 12136 001e 80BC     		pop	{r7}
 12137 0020 7047     		bx	lr
 12138              		.cfi_endproc
 12139              	.LFE81:
 12141 0022 00BF     		.section	.text.dwc_otg_set_uninitialized,"ax",%progbits
 12142              		.align	2
 12143              		.thumb
 12144              		.thumb_func
 12146              	dwc_otg_set_uninitialized:
 12147              	.LFB82:
4843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4844:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifdef DWC_EN_ISOC
4845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4846:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4847:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function writes isoc data per 1 (micro)frame into tx fifo
4848:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4849:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4850:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to start the transfer on.
4851:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4852:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void write_isoc_frame_data(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
4854:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
4855:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_dev_in_ep_regs_t *ep_regs;
4856:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dtxfsts_data_t txstatus = {.d32 = 0 };
4857:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t len = 0;
4858:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t dwords;
4859:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4860:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xfer_len = ep->data_per_frame;
4861:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xfer_count = 0;
4862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4863:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep_regs = core_if->dev_if->in_ep_regs[ep->num];
4864:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4865:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	len = ep->xfer_len - ep->xfer_count;
4866:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4867:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (len > ep->maxpacket) {
4868:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		len = ep->maxpacket;
4869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4870:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4871:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwords = (len + 3) / 4;
4872:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4873:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* While there is space in the queue and space in the FIFO and
4874:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	 * More data to tranfer, Write packets to the Tx FIFO */
4875:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	txstatus.d32 =
4876:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[ep->num]->dtxfsts);
4877:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", ep->num, txstatus.d32);
4878:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4879:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	while (txstatus.b.txfspcavail > dwords &&
4880:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	       ep->xfer_count < ep->xfer_len && ep->xfer_len != 0) {
4881:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Write the FIFO */
4882:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_ep_write_packet(core_if, ep, 0);
4883:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4884:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		len = ep->xfer_len - ep->xfer_count;
4885:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (len > ep->maxpacket) {
4886:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			len = ep->maxpacket;
4887:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4888:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4889:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwords = (len + 3) / 4;
4890:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		txstatus.d32 =
4891:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->
4892:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				   in_ep_regs[ep->num]->dtxfsts);
4893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_DEBUGPL(DBG_PCDV, "dtxfsts[%d]=0x%08x\n", ep->num,
4894:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    txstatus.d32);
4895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4896:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
4897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
4899:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * This function initializes a descriptor chain for Isochronous transfer
4900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if Programming view of DWC_otg controller.
4902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param ep The EP to start the transfer on.
4903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
4904:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
4905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_iso_ep_start_frm_transfer(dwc_otg_core_if_t * core_if,
4906:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				       dwc_ep_t * ep)
4907:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
4908:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	deptsiz_data_t deptsiz = {.d32 = 0 };
4909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl_data_t depctl = {.d32 = 0 };
4910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dsts_data_t dsts = {.d32 = 0 };
4911:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	volatile uint32_t *addr;
4912:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4913:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in) {
4914:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->in_ep_regs[ep->num]->diepctl;
4915:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4916:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		addr = &core_if->dev_if->out_ep_regs[ep->num]->doepctl;
4917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4918:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4919:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xfer_len = ep->data_per_frame;
4920:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xfer_count = 0;
4921:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->xfer_buff = ep->cur_pkt_addr;
4922:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	ep->dma_addr = ep->cur_pkt_dma_addr;
4923:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4924:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in) {
4925:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Program the transfer size and packet count
4926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      as follows: xfersize = N * maxpacket +
4927:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      short_packet pktcnt = N + (short_packet
4928:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 *      exist ? 1 : 0) 
4929:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		 */
4930:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.xfersize = ep->xfer_len;
4931:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.pktcnt =
4932:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
4933:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.mc = deptsiz.b.pktcnt;
4934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[ep->num]->dieptsiz,
4935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				deptsiz.d32);
4936:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4937:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* Write the DMA register */
4938:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
4939:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&
4940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					(core_if->dev_if->in_ep_regs[ep->num]->
4941:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 diepdma), (uint32_t) ep->dma_addr);
4942:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4943:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4944:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.pktcnt =
4945:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
4946:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
4947:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[ep->num]->
4949:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				doeptsiz, deptsiz.d32);
4950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4951:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->dma_enable) {
4952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WRITE_REG32(&
4953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					(core_if->dev_if->out_ep_regs[ep->num]->
4954:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 doepdma), (uint32_t) ep->dma_addr);
4955:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4956:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4958:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/** Enable endpoint, clear nak  */
4959:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4960:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.d32 = 0;
4961:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->bInterval == 1) {
4962:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dsts.d32 =
4963:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
4964:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep->next_frame = dsts.b.soffn + ep->bInterval;
4965:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4966:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (ep->next_frame & 0x1) {
4967:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.setd1pid = 1;
4968:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
4969:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.setd0pid = 1;
4970:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4971:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else {
4972:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		ep->next_frame += ep->bInterval;
4973:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (ep->next_frame & 0x1) {
4975:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.setd1pid = 1;
4976:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		} else {
4977:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			depctl.b.setd0pid = 1;
4978:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
4979:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4980:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.b.epena = 1;
4981:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.b.cnak = 1;
4982:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4983:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_MODIFY_REG32(addr, 0, depctl.d32);
4984:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	depctl.d32 = DWC_READ_REG32(addr);
4985:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4986:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (ep->is_in && core_if->dma_enable == 0) {
4987:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		write_isoc_frame_data(core_if, ep);
4988:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4989:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4990:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
4991:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif /* DWC_EN_ISOC */
4992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
4993:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static void dwc_otg_set_uninitialized(int32_t * p, int size)
4994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12148              		.loc 2 4994 0
 12149              		.cfi_startproc
 12150              		@ args = 0, pretend = 0, frame = 16
 12151              		@ frame_needed = 1, uses_anonymous_args = 0
 12152              		@ link register save eliminated.
 12153 0000 80B4     		push	{r7}
 12154              	.LCFI192:
 12155              		.cfi_def_cfa_offset 4
 12156              		.cfi_offset 7, -4
 12157 0002 85B0     		sub	sp, sp, #20
 12158              	.LCFI193:
 12159              		.cfi_def_cfa_offset 24
 12160 0004 00AF     		add	r7, sp, #0
 12161              	.LCFI194:
 12162              		.cfi_def_cfa_register 7
 12163 0006 7860     		str	r0, [r7, #4]
 12164 0008 3960     		str	r1, [r7, #0]
4995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
4996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < size; i++) {
 12165              		.loc 2 4996 0
 12166 000a 4FF00003 		mov	r3, #0
 12167 000e FB60     		str	r3, [r7, #12]
 12168 0010 0BE0     		b	.L473
 12169              	.L474:
4997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		p[i] = -1;
 12170              		.loc 2 4997 0 discriminator 2
 12171 0012 FB68     		ldr	r3, [r7, #12]
 12172 0014 4FEA8303 		lsl	r3, r3, #2
 12173 0018 7A68     		ldr	r2, [r7, #4]
 12174 001a D318     		adds	r3, r2, r3
 12175 001c 4FF0FF32 		mov	r2, #-1
 12176 0020 1A60     		str	r2, [r3, #0]
4996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < size; i++) {
 12177              		.loc 2 4996 0 discriminator 2
 12178 0022 FB68     		ldr	r3, [r7, #12]
 12179 0024 03F10103 		add	r3, r3, #1
 12180 0028 FB60     		str	r3, [r7, #12]
 12181              	.L473:
4996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < size; i++) {
 12182              		.loc 2 4996 0 is_stmt 0 discriminator 1
 12183 002a FA68     		ldr	r2, [r7, #12]
 12184 002c 3B68     		ldr	r3, [r7, #0]
 12185 002e 9A42     		cmp	r2, r3
 12186 0030 EFDB     		blt	.L474
4998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
4999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12187              		.loc 2 4999 0 is_stmt 1
 12188 0032 07F11407 		add	r7, r7, #20
 12189 0036 BD46     		mov	sp, r7
 12190 0038 80BC     		pop	{r7}
 12191 003a 7047     		bx	lr
 12192              		.cfi_endproc
 12193              	.LFE82:
 12195              		.section	.text.dwc_otg_param_initialized,"ax",%progbits
 12196              		.align	2
 12197              		.thumb
 12198              		.thumb_func
 12200              	dwc_otg_param_initialized:
 12201              	.LFB83:
5000:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5001:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static int dwc_otg_param_initialized(int32_t val)
5002:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12202              		.loc 2 5002 0
 12203              		.cfi_startproc
 12204              		@ args = 0, pretend = 0, frame = 8
 12205              		@ frame_needed = 1, uses_anonymous_args = 0
 12206              		@ link register save eliminated.
 12207 0000 80B4     		push	{r7}
 12208              	.LCFI195:
 12209              		.cfi_def_cfa_offset 4
 12210              		.cfi_offset 7, -4
 12211 0002 83B0     		sub	sp, sp, #12
 12212              	.LCFI196:
 12213              		.cfi_def_cfa_offset 16
 12214 0004 00AF     		add	r7, sp, #0
 12215              	.LCFI197:
 12216              		.cfi_def_cfa_register 7
 12217 0006 7860     		str	r0, [r7, #4]
5003:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return val != -1;
 12218              		.loc 2 5003 0
 12219 0008 7B68     		ldr	r3, [r7, #4]
 12220 000a B3F1FF3F 		cmp	r3, #-1
 12221 000e 0CBF     		ite	eq
 12222 0010 0023     		moveq	r3, #0
 12223 0012 0123     		movne	r3, #1
 12224 0014 DBB2     		uxtb	r3, r3
5004:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12225              		.loc 2 5004 0
 12226 0016 1846     		mov	r0, r3
 12227 0018 07F10C07 		add	r7, r7, #12
 12228 001c BD46     		mov	sp, r7
 12229 001e 80BC     		pop	{r7}
 12230 0020 7047     		bx	lr
 12231              		.cfi_endproc
 12232              	.LFE83:
 12234 0022 00BF     		.section	.text.dwc_otg_setup_params,"ax",%progbits
 12235              		.align	2
 12236              		.thumb
 12237              		.thumb_func
 12239              	dwc_otg_setup_params:
 12240              	.LFB84:
5005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5006:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** static int dwc_otg_setup_params(dwc_otg_core_if_t * core_if)
5007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12241              		.loc 2 5007 0
 12242              		.cfi_startproc
 12243              		@ args = 0, pretend = 0, frame = 16
 12244              		@ frame_needed = 1, uses_anonymous_args = 0
 12245 0000 80B5     		push	{r7, lr}
 12246              	.LCFI198:
 12247              		.cfi_def_cfa_offset 8
 12248              		.cfi_offset 7, -8
 12249              		.cfi_offset 14, -4
 12250 0002 84B0     		sub	sp, sp, #16
 12251              	.LCFI199:
 12252              		.cfi_def_cfa_offset 24
 12253 0004 00AF     		add	r7, sp, #0
 12254              	.LCFI200:
 12255              		.cfi_def_cfa_register 7
 12256 0006 7860     		str	r0, [r7, #4]
5008:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int i;
5009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params = DWC_ALLOC(sizeof(*core_if->core_params));
 12257              		.loc 2 5009 0
 12258 0008 4FF00000 		mov	r0, #0
 12259 000c 4FF48A71 		mov	r1, #276
 12260 0010 FFF7FEFF 		bl	__DWC_ALLOC
 12261 0014 0246     		mov	r2, r0
 12262 0016 7B68     		ldr	r3, [r7, #4]
 12263 0018 1A60     		str	r2, [r3, #0]
5010:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->core_params) {
 12264              		.loc 2 5010 0
 12265 001a 7B68     		ldr	r3, [r7, #4]
 12266 001c 1B68     		ldr	r3, [r3, #0]
 12267 001e 002B     		cmp	r3, #0
 12268 0020 04D1     		bne	.L478
5011:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_NO_MEMORY;
 12269              		.loc 2 5011 0
 12270 0022 4FF61643 		movw	r3, #64534
 12271 0026 CFF6FF73 		movt	r3, 65535
 12272 002a EDE0     		b	.L479
 12273              	.L478:
5012:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5013:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_uninitialized((int32_t *) core_if->core_params,
 12274              		.loc 2 5013 0
 12275 002c 7B68     		ldr	r3, [r7, #4]
 12276 002e 1B68     		ldr	r3, [r3, #0]
 12277 0030 1846     		mov	r0, r3
 12278 0032 4FF04501 		mov	r1, #69
 12279 0036 FFF7FEFF 		bl	dwc_otg_set_uninitialized
5014:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  sizeof(*core_if->core_params) /
5015:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  sizeof(int32_t));
5016:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_PRINTF("Setting default values for core params\n");
5017:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_otg_cap(core_if, dwc_param_otg_cap_default);
 12280              		.loc 2 5017 0
 12281 003a 7868     		ldr	r0, [r7, #4]
 12282 003c 4FF00001 		mov	r1, #0
 12283 0040 FFF7FEFF 		bl	dwc_otg_set_param_otg_cap
5018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_dma_enable(core_if, dwc_param_dma_enable_default);
 12284              		.loc 2 5018 0
 12285 0044 7868     		ldr	r0, [r7, #4]
 12286 0046 4FF00101 		mov	r1, #1
 12287 004a FFF7FEFF 		bl	dwc_otg_set_param_dma_enable
5019:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_dma_desc_enable(core_if,
 12288              		.loc 2 5019 0
 12289 004e 7868     		ldr	r0, [r7, #4]
 12290 0050 4FF00101 		mov	r1, #1
 12291 0054 FFF7FEFF 		bl	dwc_otg_set_param_dma_desc_enable
5020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					  dwc_param_dma_desc_enable_default);
5021:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_opt(core_if, dwc_param_opt_default);
 12292              		.loc 2 5021 0
 12293 0058 7868     		ldr	r0, [r7, #4]
 12294 005a 4FF00101 		mov	r1, #1
 12295 005e FFF7FEFF 		bl	dwc_otg_set_param_opt
5022:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_dma_burst_size(core_if,
 12296              		.loc 2 5022 0
 12297 0062 7868     		ldr	r0, [r7, #4]
 12298 0064 4FF02001 		mov	r1, #32
 12299 0068 FFF7FEFF 		bl	dwc_otg_set_param_dma_burst_size
5023:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 dwc_param_dma_burst_size_default);
5024:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_host_support_fs_ls_low_power(core_if,
 12300              		.loc 2 5024 0
 12301 006c 7868     		ldr	r0, [r7, #4]
 12302 006e 4FF00001 		mov	r1, #0
 12303 0072 FFF7FEFF 		bl	dwc_otg_set_param_host_support_fs_ls_low_power
5025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						       dwc_param_host_support_fs_ls_low_power_default);
5026:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_enable_dynamic_fifo(core_if,
 12304              		.loc 2 5026 0
 12305 0076 7868     		ldr	r0, [r7, #4]
 12306 0078 4FF00101 		mov	r1, #1
 12307 007c FFF7FEFF 		bl	dwc_otg_set_param_enable_dynamic_fifo
5027:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					      dwc_param_enable_dynamic_fifo_default);
5028:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_data_fifo_size(core_if,
 12308              		.loc 2 5028 0
 12309 0080 7868     		ldr	r0, [r7, #4]
 12310 0082 4FF40051 		mov	r1, #8192
 12311 0086 FFF7FEFF 		bl	dwc_otg_set_param_data_fifo_size
5029:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 dwc_param_data_fifo_size_default);
5030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_dev_rx_fifo_size(core_if,
 12312              		.loc 2 5030 0
 12313 008a 7868     		ldr	r0, [r7, #4]
 12314 008c 4FF48561 		mov	r1, #1064
 12315 0090 FFF7FEFF 		bl	dwc_otg_set_param_dev_rx_fifo_size
5031:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					   dwc_param_dev_rx_fifo_size_default);
5032:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_dev_nperio_tx_fifo_size(core_if,
 12316              		.loc 2 5032 0
 12317 0094 7868     		ldr	r0, [r7, #4]
 12318 0096 4FF48061 		mov	r1, #1024
 12319 009a FFF7FEFF 		bl	dwc_otg_set_param_dev_nperio_tx_fifo_size
5033:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						  dwc_param_dev_nperio_tx_fifo_size_default);
5034:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_host_rx_fifo_size(core_if,
 12320              		.loc 2 5034 0
 12321 009e 7868     		ldr	r0, [r7, #4]
 12322 00a0 4FF48061 		mov	r1, #1024
 12323 00a4 FFF7FEFF 		bl	dwc_otg_set_param_host_rx_fifo_size
5035:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    dwc_param_host_rx_fifo_size_default);
5036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_host_nperio_tx_fifo_size(core_if,
 12324              		.loc 2 5036 0
 12325 00a8 7868     		ldr	r0, [r7, #4]
 12326 00aa 4FF48061 		mov	r1, #1024
 12327 00ae FFF7FEFF 		bl	dwc_otg_set_param_host_nperio_tx_fifo_size
5037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						   dwc_param_host_nperio_tx_fifo_size_default);
5038:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_host_perio_tx_fifo_size(core_if,
 12328              		.loc 2 5038 0
 12329 00b2 7868     		ldr	r0, [r7, #4]
 12330 00b4 4FF48061 		mov	r1, #1024
 12331 00b8 FFF7FEFF 		bl	dwc_otg_set_param_host_perio_tx_fifo_size
5039:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						  dwc_param_host_perio_tx_fifo_size_default);
5040:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_max_transfer_size(core_if,
 12332              		.loc 2 5040 0
 12333 00bc 7868     		ldr	r0, [r7, #4]
 12334 00be 4FF6FF71 		movw	r1, #65535
 12335 00c2 FFF7FEFF 		bl	dwc_otg_set_param_max_transfer_size
5041:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    dwc_param_max_transfer_size_default);
5042:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_max_packet_count(core_if,
 12336              		.loc 2 5042 0
 12337 00c6 7868     		ldr	r0, [r7, #4]
 12338 00c8 40F2FF11 		movw	r1, #511
 12339 00cc FFF7FEFF 		bl	dwc_otg_set_param_max_packet_count
5043:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					   dwc_param_max_packet_count_default);
5044:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_host_channels(core_if,
 12340              		.loc 2 5044 0
 12341 00d0 7868     		ldr	r0, [r7, #4]
 12342 00d2 4FF00C01 		mov	r1, #12
 12343 00d6 FFF7FEFF 		bl	dwc_otg_set_param_host_channels
5045:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dwc_param_host_channels_default);
5046:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_dev_endpoints(core_if,
 12344              		.loc 2 5046 0
 12345 00da 7868     		ldr	r0, [r7, #4]
 12346 00dc 4FF00601 		mov	r1, #6
 12347 00e0 FFF7FEFF 		bl	dwc_otg_set_param_dev_endpoints
5047:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dwc_param_dev_endpoints_default);
5048:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_phy_type(core_if, dwc_param_phy_type_default);
 12348              		.loc 2 5048 0
 12349 00e4 7868     		ldr	r0, [r7, #4]
 12350 00e6 4FF00101 		mov	r1, #1
 12351 00ea FFF7FEFF 		bl	dwc_otg_set_param_phy_type
5049:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_speed(core_if, dwc_param_speed_default);
 12352              		.loc 2 5049 0
 12353 00ee 7868     		ldr	r0, [r7, #4]
 12354 00f0 4FF00001 		mov	r1, #0
 12355 00f4 FFF7FEFF 		bl	dwc_otg_set_param_speed
5050:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_host_ls_low_power_phy_clk(core_if,
 12356              		.loc 2 5050 0
 12357 00f8 7868     		ldr	r0, [r7, #4]
 12358 00fa 4FF00001 		mov	r1, #0
 12359 00fe FFF7FEFF 		bl	dwc_otg_set_param_host_ls_low_power_phy_clk
5051:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						    dwc_param_host_ls_low_power_phy_clk_default);
5052:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_phy_ulpi_ddr(core_if, dwc_param_phy_ulpi_ddr_default);
 12360              		.loc 2 5052 0
 12361 0102 7868     		ldr	r0, [r7, #4]
 12362 0104 4FF00001 		mov	r1, #0
 12363 0108 FFF7FEFF 		bl	dwc_otg_set_param_phy_ulpi_ddr
5053:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_phy_ulpi_ext_vbus(core_if,
 12364              		.loc 2 5053 0
 12365 010c 7868     		ldr	r0, [r7, #4]
 12366 010e 4FF00001 		mov	r1, #0
 12367 0112 FFF7FEFF 		bl	dwc_otg_set_param_phy_ulpi_ext_vbus
5054:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					    dwc_param_phy_ulpi_ext_vbus_default);
5055:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_phy_utmi_width(core_if,
 12368              		.loc 2 5055 0
 12369 0116 7868     		ldr	r0, [r7, #4]
 12370 0118 4FF01001 		mov	r1, #16
 12371 011c FFF7FEFF 		bl	dwc_otg_set_param_phy_utmi_width
5056:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					 dwc_param_phy_utmi_width_default);
5057:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_ts_dline(core_if, dwc_param_ts_dline_default);
 12372              		.loc 2 5057 0
 12373 0120 7868     		ldr	r0, [r7, #4]
 12374 0122 4FF00001 		mov	r1, #0
 12375 0126 FFF7FEFF 		bl	dwc_otg_set_param_ts_dline
5058:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_i2c_enable(core_if, dwc_param_i2c_enable_default);
 12376              		.loc 2 5058 0
 12377 012a 7868     		ldr	r0, [r7, #4]
 12378 012c 4FF00001 		mov	r1, #0
 12379 0130 FFF7FEFF 		bl	dwc_otg_set_param_i2c_enable
5059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_ulpi_fs_ls(core_if, dwc_param_ulpi_fs_ls_default);
 12380              		.loc 2 5059 0
 12381 0134 7868     		ldr	r0, [r7, #4]
 12382 0136 4FF00001 		mov	r1, #0
 12383 013a FFF7FEFF 		bl	dwc_otg_set_param_ulpi_fs_ls
5060:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_en_multiple_tx_fifo(core_if,
 12384              		.loc 2 5060 0
 12385 013e 7868     		ldr	r0, [r7, #4]
 12386 0140 4FF00101 		mov	r1, #1
 12387 0144 FFF7FEFF 		bl	dwc_otg_set_param_en_multiple_tx_fifo
5061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					      dwc_param_en_multiple_tx_fifo_default);
5062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < 15; i++) {
 12388              		.loc 2 5062 0
 12389 0148 4FF00003 		mov	r3, #0
 12390 014c FB60     		str	r3, [r7, #12]
 12391 014e 09E0     		b	.L480
 12392              	.L481:
5063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
 12393              		.loc 2 5063 0 discriminator 2
 12394 0150 7868     		ldr	r0, [r7, #4]
 12395 0152 4FF48071 		mov	r1, #256
 12396 0156 FA68     		ldr	r2, [r7, #12]
 12397 0158 FFF7FEFF 		bl	dwc_otg_set_param_dev_perio_tx_fifo_size
5062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < 15; i++) {
 12398              		.loc 2 5062 0 discriminator 2
 12399 015c FB68     		ldr	r3, [r7, #12]
 12400 015e 03F10103 		add	r3, r3, #1
 12401 0162 FB60     		str	r3, [r7, #12]
 12402              	.L480:
5062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < 15; i++) {
 12403              		.loc 2 5062 0 is_stmt 0 discriminator 1
 12404 0164 FB68     		ldr	r3, [r7, #12]
 12405 0166 0E2B     		cmp	r3, #14
 12406 0168 F2DD     		ble	.L481
5064:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 dwc_param_dev_perio_tx_fifo_size_default,
5065:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 							 i);
5066:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5067:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < 15; i++) {
 12407              		.loc 2 5068 0 is_stmt 1
 12408 016a 4FF00003 		mov	r3, #0
 12409 016e FB60     		str	r3, [r7, #12]
 12410 0170 09E0     		b	.L482
 12411              	.L483:
5069:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_set_param_dev_tx_fifo_size(core_if,
 12412              		.loc 2 5069 0 discriminator 2
 12413 0172 7868     		ldr	r0, [r7, #4]
 12414 0174 4FF48071 		mov	r1, #256
 12415 0178 FA68     		ldr	r2, [r7, #12]
 12416 017a FFF7FEFF 		bl	dwc_otg_set_param_dev_tx_fifo_size
5068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < 15; i++) {
 12417              		.loc 2 5068 0 discriminator 2
 12418 017e FB68     		ldr	r3, [r7, #12]
 12419 0180 03F10103 		add	r3, r3, #1
 12420 0184 FB60     		str	r3, [r7, #12]
 12421              	.L482:
5068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	for (i = 0; i < 15; i++) {
 12422              		.loc 2 5068 0 is_stmt 0 discriminator 1
 12423 0186 FB68     		ldr	r3, [r7, #12]
 12424 0188 0E2B     		cmp	r3, #14
 12425 018a F2DD     		ble	.L483
5070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						   dwc_param_dev_tx_fifo_size_default,
5071:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						   i);
5072:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5073:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_thr_ctl(core_if, dwc_param_thr_ctl_default);
 12426              		.loc 2 5073 0 is_stmt 1
 12427 018c 7868     		ldr	r0, [r7, #4]
 12428 018e 4FF00001 		mov	r1, #0
 12429 0192 FFF7FEFF 		bl	dwc_otg_set_param_thr_ctl
5074:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_mpi_enable(core_if, dwc_param_mpi_enable_default);
 12430              		.loc 2 5074 0
 12431 0196 7868     		ldr	r0, [r7, #4]
 12432 0198 4FF00001 		mov	r1, #0
 12433 019c FFF7FEFF 		bl	dwc_otg_set_param_mpi_enable
5075:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_pti_enable(core_if, dwc_param_pti_enable_default);
 12434              		.loc 2 5075 0
 12435 01a0 7868     		ldr	r0, [r7, #4]
 12436 01a2 4FF00001 		mov	r1, #0
 12437 01a6 FFF7FEFF 		bl	dwc_otg_set_param_pti_enable
5076:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_lpm_enable(core_if, dwc_param_lpm_enable_default);
 12438              		.loc 2 5076 0
 12439 01aa 7868     		ldr	r0, [r7, #4]
 12440 01ac 4FF00101 		mov	r1, #1
 12441 01b0 FFF7FEFF 		bl	dwc_otg_set_param_lpm_enable
5077:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_ic_usb_cap(core_if, dwc_param_ic_usb_cap_default);
 12442              		.loc 2 5077 0
 12443 01b4 7868     		ldr	r0, [r7, #4]
 12444 01b6 4FF00001 		mov	r1, #0
 12445 01ba FFF7FEFF 		bl	dwc_otg_set_param_ic_usb_cap
5078:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_tx_thr_length(core_if,
 12446              		.loc 2 5078 0
 12447 01be 7868     		ldr	r0, [r7, #4]
 12448 01c0 4FF04001 		mov	r1, #64
 12449 01c4 FFF7FEFF 		bl	dwc_otg_set_param_tx_thr_length
5079:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dwc_param_tx_thr_length_default);
5080:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_rx_thr_length(core_if,
 12450              		.loc 2 5080 0
 12451 01c8 7868     		ldr	r0, [r7, #4]
 12452 01ca 4FF04001 		mov	r1, #64
 12453 01ce FFF7FEFF 		bl	dwc_otg_set_param_rx_thr_length
5081:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dwc_param_rx_thr_length_default);
5082:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_ahb_thr_ratio(core_if,
 12454              		.loc 2 5082 0
 12455 01d2 7868     		ldr	r0, [r7, #4]
 12456 01d4 4FF00001 		mov	r1, #0
 12457 01d8 FFF7FEFF 		bl	dwc_otg_set_param_ahb_thr_ratio
5083:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					dwc_param_ahb_thr_ratio_default);
5084:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_power_down(core_if, dwc_param_power_down_default);
 12458              		.loc 2 5084 0
 12459 01dc 7868     		ldr	r0, [r7, #4]
 12460 01de 4FF00001 		mov	r1, #0
 12461 01e2 FFF7FEFF 		bl	dwc_otg_set_param_power_down
5085:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_reload_ctl(core_if, dwc_param_reload_ctl_default);
 12462              		.loc 2 5085 0
 12463 01e6 7868     		ldr	r0, [r7, #4]
 12464 01e8 4FF00001 		mov	r1, #0
 12465 01ec FFF7FEFF 		bl	dwc_otg_set_param_reload_ctl
5086:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_otg_ver(core_if, dwc_param_otg_ver_default);
 12466              		.loc 2 5086 0
 12467 01f0 7868     		ldr	r0, [r7, #4]
 12468 01f2 4FF00101 		mov	r1, #1
 12469 01f6 FFF7FEFF 		bl	dwc_otg_set_param_otg_ver
5087:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_set_param_adp_enable(core_if, dwc_param_adp_enable_default);
 12470              		.loc 2 5087 0
 12471 01fa 7868     		ldr	r0, [r7, #4]
 12472 01fc 4FF00001 		mov	r1, #0
 12473 0200 FFF7FEFF 		bl	dwc_otg_set_param_adp_enable
5088:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 12474              		.loc 2 5088 0
 12475 0204 4FF00003 		mov	r3, #0
 12476              	.L479:
5089:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12477              		.loc 2 5089 0
 12478 0208 1846     		mov	r0, r3
 12479 020a 07F11007 		add	r7, r7, #16
 12480 020e BD46     		mov	sp, r7
 12481 0210 80BD     		pop	{r7, pc}
 12482              		.cfi_endproc
 12483              	.LFE84:
 12485 0212 00BF     		.section	.text.dwc_otg_is_dma_enable,"ax",%progbits
 12486              		.align	2
 12487              		.global	dwc_otg_is_dma_enable
 12488              		.thumb
 12489              		.thumb_func
 12491              	dwc_otg_is_dma_enable:
 12492              	.LFB85:
5090:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5091:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint8_t dwc_otg_is_dma_enable(dwc_otg_core_if_t * core_if)
5092:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12493              		.loc 2 5092 0
 12494              		.cfi_startproc
 12495              		@ args = 0, pretend = 0, frame = 8
 12496              		@ frame_needed = 1, uses_anonymous_args = 0
 12497              		@ link register save eliminated.
 12498 0000 80B4     		push	{r7}
 12499              	.LCFI201:
 12500              		.cfi_def_cfa_offset 4
 12501              		.cfi_offset 7, -4
 12502 0002 83B0     		sub	sp, sp, #12
 12503              	.LCFI202:
 12504              		.cfi_def_cfa_offset 16
 12505 0004 00AF     		add	r7, sp, #0
 12506              	.LCFI203:
 12507              		.cfi_def_cfa_register 7
 12508 0006 7860     		str	r0, [r7, #4]
5093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->dma_enable;
 12509              		.loc 2 5093 0
 12510 0008 7B68     		ldr	r3, [r7, #4]
 12511 000a 93F84630 		ldrb	r3, [r3, #70]	@ zero_extendqisi2
5094:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12512              		.loc 2 5094 0
 12513 000e 1846     		mov	r0, r3
 12514 0010 07F10C07 		add	r7, r7, #12
 12515 0014 BD46     		mov	sp, r7
 12516 0016 80BC     		pop	{r7}
 12517 0018 7047     		bx	lr
 12518              		.cfi_endproc
 12519              	.LFE85:
 12521 001a 00BF     		.section	.text.dwc_otg_set_param_otg_cap,"ax",%progbits
 12522              		.align	2
 12523              		.global	dwc_otg_set_param_otg_cap
 12524              		.thumb
 12525              		.thumb_func
 12527              	dwc_otg_set_param_otg_cap:
 12528              	.LFB86:
5095:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5096:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /* Checks if the parameter is outside of its valid range of values */
5097:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #define DWC_OTG_PARAM_TEST(_param_, _low_, _high_) \
5098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		(((_param_) < (_low_)) || \
5099:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		((_param_) > (_high_)))
5100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /* Parameter access functions */
5102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_otg_cap(dwc_otg_core_if_t * core_if, int32_t val)
5103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12529              		.loc 2 5103 0
 12530              		.cfi_startproc
 12531              		@ args = 0, pretend = 0, frame = 16
 12532              		@ frame_needed = 1, uses_anonymous_args = 0
 12533 0000 80B5     		push	{r7, lr}
 12534              	.LCFI204:
 12535              		.cfi_def_cfa_offset 8
 12536              		.cfi_offset 7, -8
 12537              		.cfi_offset 14, -4
 12538 0002 84B0     		sub	sp, sp, #16
 12539              	.LCFI205:
 12540              		.cfi_def_cfa_offset 24
 12541 0004 00AF     		add	r7, sp, #0
 12542              	.LCFI206:
 12543              		.cfi_def_cfa_register 7
 12544 0006 7860     		str	r0, [r7, #4]
 12545 0008 3960     		str	r1, [r7, #0]
5104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int valid;
5105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 12546              		.loc 2 5105 0
 12547 000a 4FF00003 		mov	r3, #0
 12548 000e BB60     		str	r3, [r7, #8]
5106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 12549              		.loc 2 5106 0
 12550 0010 3B68     		ldr	r3, [r7, #0]
 12551 0012 002B     		cmp	r3, #0
 12552 0014 02DB     		blt	.L487
 12553              		.loc 2 5106 0 is_stmt 0 discriminator 1
 12554 0016 3B68     		ldr	r3, [r7, #0]
 12555 0018 022B     		cmp	r3, #2
 12556 001a 03DD     		ble	.L488
 12557              	.L487:
5107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for otg_cap parameter\n");
5108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("otg_cap parameter must be 0,1 or 2\n");
5109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 12558              		.loc 2 5109 0 is_stmt 1
 12559 001c 6FF47A73 		mvn	r3, #1000
 12560 0020 BB60     		str	r3, [r7, #8]
5110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		goto out;
 12561              		.loc 2 5110 0
 12562 0022 74E0     		b	.L489
 12563              	.L488:
5111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	valid = 1;
 12564              		.loc 2 5113 0
 12565 0024 4FF00103 		mov	r3, #1
 12566 0028 FB60     		str	r3, [r7, #12]
5114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	switch (val) {
 12567              		.loc 2 5114 0
 12568 002a 3B68     		ldr	r3, [r7, #0]
 12569 002c 012B     		cmp	r3, #1
 12570 002e 0FD0     		beq	.L492
 12571 0030 022B     		cmp	r3, #2
 12572 0032 31D0     		beq	.L501
 12573 0034 002B     		cmp	r3, #0
 12574 0036 34D1     		bne	.L490
 12575              	.L491:
5115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE:
5116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->hwcfg2.b.op_mode !=
 12576              		.loc 2 5116 0
 12577 0038 7B68     		ldr	r3, [r7, #4]
 12578 003a 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12579 003e 03F00703 		and	r3, r3, #7
 12580 0042 DBB2     		uxtb	r3, r3
 12581 0044 002B     		cmp	r3, #0
 12582 0046 29D0     		beq	.L502
5117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
5118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			valid = 0;
 12583              		.loc 2 5118 0
 12584 0048 4FF00003 		mov	r3, #0
 12585 004c FB60     		str	r3, [r7, #12]
5119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 12586              		.loc 2 5119 0
 12587 004e 25E0     		b	.L502
 12588              	.L492:
5120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE:
5121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((core_if->hwcfg2.b.op_mode !=
 12589              		.loc 2 5121 0
 12590 0050 7B68     		ldr	r3, [r7, #4]
 12591 0052 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12592 0056 03F00703 		and	r3, r3, #7
 12593 005a DBB2     		uxtb	r3, r3
 12594 005c 002B     		cmp	r3, #0
 12595 005e 1FD0     		beq	.L503
5122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
5123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    && (core_if->hwcfg2.b.op_mode !=
 12596              		.loc 2 5123 0
 12597 0060 7B68     		ldr	r3, [r7, #4]
 12598 0062 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12599 0066 03F00703 		and	r3, r3, #7
 12600 006a DBB2     		uxtb	r3, r3
 12601 006c 012B     		cmp	r3, #1
 12602 006e 17D0     		beq	.L503
5124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
5125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    && (core_if->hwcfg2.b.op_mode !=
 12603              		.loc 2 5125 0
 12604 0070 7B68     		ldr	r3, [r7, #4]
 12605 0072 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12606 0076 03F00703 		and	r3, r3, #7
 12607 007a DBB2     		uxtb	r3, r3
 12608 007c 032B     		cmp	r3, #3
 12609 007e 0FD0     		beq	.L503
5126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
5127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    && (core_if->hwcfg2.b.op_mode !=
 12610              		.loc 2 5127 0
 12611 0080 7B68     		ldr	r3, [r7, #4]
 12612 0082 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12613 0086 03F00703 		and	r3, r3, #7
 12614 008a DBB2     		uxtb	r3, r3
 12615 008c 052B     		cmp	r3, #5
 12616 008e 07D0     		beq	.L503
5128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) {
5129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			valid = 0;
 12617              		.loc 2 5129 0
 12618 0090 4FF00003 		mov	r3, #0
 12619 0094 FB60     		str	r3, [r7, #12]
5130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 12620              		.loc 2 5131 0
 12621 0096 03E0     		b	.L503
 12622              	.L501:
5132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE:
5133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		/* always valid */
5134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 12623              		.loc 2 5134 0
 12624 0098 00BF     		nop
 12625 009a 02E0     		b	.L490
 12626              	.L502:
5119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 12627              		.loc 2 5119 0
 12628 009c 00BF     		nop
 12629 009e 00E0     		b	.L490
 12630              	.L503:
5131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 12631              		.loc 2 5131 0
 12632 00a0 00BF     		nop
 12633              	.L490:
5135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!valid) {
 12634              		.loc 2 5136 0
 12635 00a2 FB68     		ldr	r3, [r7, #12]
 12636 00a4 002B     		cmp	r3, #0
 12637 00a6 2ED1     		bne	.L496
5137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
 12638              		.loc 2 5137 0
 12639 00a8 7B68     		ldr	r3, [r7, #4]
 12640 00aa 1B68     		ldr	r3, [r3, #0]
 12641 00ac 5B68     		ldr	r3, [r3, #4]
 12642 00ae 1846     		mov	r0, r3
 12643 00b0 FFF7FEFF 		bl	dwc_otg_param_initialized
5138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
5140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (((core_if->hwcfg2.b.op_mode ==
 12644              		.loc 2 5143 0
 12645 00b4 7B68     		ldr	r3, [r7, #4]
 12646 00b6 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12647 00ba 03F00703 		and	r3, r3, #7
 12648 00be DBB2     		uxtb	r3, r3
5142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 12649              		.loc 2 5142 0
 12650 00c0 002B     		cmp	r3, #0
 12651 00c2 17D0     		beq	.L497
5144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		       DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
5145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		      || (core_if->hwcfg2.b.op_mode ==
 12652              		.loc 2 5145 0
 12653 00c4 7B68     		ldr	r3, [r7, #4]
 12654 00c6 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12655 00ca 03F00703 		and	r3, r3, #7
 12656 00ce DBB2     		uxtb	r3, r3
 12657 00d0 012B     		cmp	r3, #1
 12658 00d2 0FD0     		beq	.L497
5146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			  DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
5147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		      || (core_if->hwcfg2.b.op_mode ==
 12659              		.loc 2 5147 0
 12660 00d4 7B68     		ldr	r3, [r7, #4]
 12661 00d6 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12662 00da 03F00703 		and	r3, r3, #7
 12663 00de DBB2     		uxtb	r3, r3
 12664 00e0 032B     		cmp	r3, #3
 12665 00e2 07D0     		beq	.L497
5148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
5149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		      || (core_if->hwcfg2.b.op_mode ==
 12666              		.loc 2 5149 0
 12667 00e4 7B68     		ldr	r3, [r7, #4]
 12668 00e6 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12669 00ea 03F00703 		and	r3, r3, #7
 12670 00ee DBB2     		uxtb	r3, r3
 12671 00f0 052B     		cmp	r3, #5
 12672 00f2 02D1     		bne	.L498
 12673              	.L497:
5142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 12674              		.loc 2 5142 0 discriminator 1
 12675 00f4 4FF00103 		mov	r3, #1
 12676 00f8 01E0     		b	.L499
 12677              	.L498:
5142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 12678              		.loc 2 5142 0 is_stmt 0
 12679 00fa 4FF00203 		mov	r3, #2
 12680              	.L499:
5142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 12681              		.loc 2 5142 0 discriminator 2
 12682 00fe 3B60     		str	r3, [r7, #0]
5150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) ?
5151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE :
5152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
5153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 12683              		.loc 2 5153 0 is_stmt 1 discriminator 2
 12684 0100 6FF47A73 		mvn	r3, #1000
 12685 0104 BB60     		str	r3, [r7, #8]
 12686              	.L496:
5154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->otg_cap = val;
 12687              		.loc 2 5156 0
 12688 0106 7B68     		ldr	r3, [r7, #4]
 12689 0108 1B68     		ldr	r3, [r3, #0]
 12690 010a 3A68     		ldr	r2, [r7, #0]
 12691 010c 5A60     		str	r2, [r3, #4]
 12692              	.L489:
5157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** out:
5158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 12693              		.loc 2 5158 0
 12694 010e BB68     		ldr	r3, [r7, #8]
5159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12695              		.loc 2 5159 0
 12696 0110 1846     		mov	r0, r3
 12697 0112 07F11007 		add	r7, r7, #16
 12698 0116 BD46     		mov	sp, r7
 12699 0118 80BD     		pop	{r7, pc}
 12700              		.cfi_endproc
 12701              	.LFE86:
 12703 011a 00BF     		.section	.text.dwc_otg_get_param_otg_cap,"ax",%progbits
 12704              		.align	2
 12705              		.global	dwc_otg_get_param_otg_cap
 12706              		.thumb
 12707              		.thumb_func
 12709              	dwc_otg_get_param_otg_cap:
 12710              	.LFB87:
5160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_otg_cap(dwc_otg_core_if_t * core_if)
5162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12711              		.loc 2 5162 0
 12712              		.cfi_startproc
 12713              		@ args = 0, pretend = 0, frame = 8
 12714              		@ frame_needed = 1, uses_anonymous_args = 0
 12715              		@ link register save eliminated.
 12716 0000 80B4     		push	{r7}
 12717              	.LCFI207:
 12718              		.cfi_def_cfa_offset 4
 12719              		.cfi_offset 7, -4
 12720 0002 83B0     		sub	sp, sp, #12
 12721              	.LCFI208:
 12722              		.cfi_def_cfa_offset 16
 12723 0004 00AF     		add	r7, sp, #0
 12724              	.LCFI209:
 12725              		.cfi_def_cfa_register 7
 12726 0006 7860     		str	r0, [r7, #4]
5163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->otg_cap;
 12727              		.loc 2 5163 0
 12728 0008 7B68     		ldr	r3, [r7, #4]
 12729 000a 1B68     		ldr	r3, [r3, #0]
 12730 000c 5B68     		ldr	r3, [r3, #4]
5164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12731              		.loc 2 5164 0
 12732 000e 1846     		mov	r0, r3
 12733 0010 07F10C07 		add	r7, r7, #12
 12734 0014 BD46     		mov	sp, r7
 12735 0016 80BC     		pop	{r7}
 12736 0018 7047     		bx	lr
 12737              		.cfi_endproc
 12738              	.LFE87:
 12740 001a 00BF     		.section	.text.dwc_otg_set_param_opt,"ax",%progbits
 12741              		.align	2
 12742              		.global	dwc_otg_set_param_opt
 12743              		.thumb
 12744              		.thumb_func
 12746              	dwc_otg_set_param_opt:
 12747              	.LFB88:
5165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_opt(dwc_otg_core_if_t * core_if, int32_t val)
5167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12748              		.loc 2 5167 0
 12749              		.cfi_startproc
 12750              		@ args = 0, pretend = 0, frame = 8
 12751              		@ frame_needed = 1, uses_anonymous_args = 0
 12752              		@ link register save eliminated.
 12753 0000 80B4     		push	{r7}
 12754              	.LCFI210:
 12755              		.cfi_def_cfa_offset 4
 12756              		.cfi_offset 7, -4
 12757 0002 83B0     		sub	sp, sp, #12
 12758              	.LCFI211:
 12759              		.cfi_def_cfa_offset 16
 12760 0004 00AF     		add	r7, sp, #0
 12761              	.LCFI212:
 12762              		.cfi_def_cfa_register 7
 12763 0006 7860     		str	r0, [r7, #4]
 12764 0008 3960     		str	r1, [r7, #0]
5168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 12765              		.loc 2 5168 0
 12766 000a 3B68     		ldr	r3, [r7, #0]
 12767 000c 002B     		cmp	r3, #0
 12768 000e 02DB     		blt	.L507
 12769              		.loc 2 5168 0 is_stmt 0 discriminator 1
 12770 0010 3B68     		ldr	r3, [r7, #0]
 12771 0012 012B     		cmp	r3, #1
 12772 0014 02DD     		ble	.L508
 12773              	.L507:
5169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for opt parameter\n");
5170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 12774              		.loc 2 5170 0 is_stmt 1
 12775 0016 6FF47A73 		mvn	r3, #1000
 12776 001a 05E0     		b	.L509
 12777              	.L508:
5171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->opt = val;
 12778              		.loc 2 5172 0
 12779 001c 7B68     		ldr	r3, [r7, #4]
 12780 001e 1B68     		ldr	r3, [r3, #0]
 12781 0020 3A68     		ldr	r2, [r7, #0]
 12782 0022 1A60     		str	r2, [r3, #0]
5173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 12783              		.loc 2 5173 0
 12784 0024 4FF00003 		mov	r3, #0
 12785              	.L509:
5174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12786              		.loc 2 5174 0
 12787 0028 1846     		mov	r0, r3
 12788 002a 07F10C07 		add	r7, r7, #12
 12789 002e BD46     		mov	sp, r7
 12790 0030 80BC     		pop	{r7}
 12791 0032 7047     		bx	lr
 12792              		.cfi_endproc
 12793              	.LFE88:
 12795              		.section	.text.dwc_otg_get_param_opt,"ax",%progbits
 12796              		.align	2
 12797              		.global	dwc_otg_get_param_opt
 12798              		.thumb
 12799              		.thumb_func
 12801              	dwc_otg_get_param_opt:
 12802              	.LFB89:
5175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_opt(dwc_otg_core_if_t * core_if)
5177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12803              		.loc 2 5177 0
 12804              		.cfi_startproc
 12805              		@ args = 0, pretend = 0, frame = 8
 12806              		@ frame_needed = 1, uses_anonymous_args = 0
 12807              		@ link register save eliminated.
 12808 0000 80B4     		push	{r7}
 12809              	.LCFI213:
 12810              		.cfi_def_cfa_offset 4
 12811              		.cfi_offset 7, -4
 12812 0002 83B0     		sub	sp, sp, #12
 12813              	.LCFI214:
 12814              		.cfi_def_cfa_offset 16
 12815 0004 00AF     		add	r7, sp, #0
 12816              	.LCFI215:
 12817              		.cfi_def_cfa_register 7
 12818 0006 7860     		str	r0, [r7, #4]
5178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->opt;
 12819              		.loc 2 5178 0
 12820 0008 7B68     		ldr	r3, [r7, #4]
 12821 000a 1B68     		ldr	r3, [r3, #0]
 12822 000c 1B68     		ldr	r3, [r3, #0]
5179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12823              		.loc 2 5179 0
 12824 000e 1846     		mov	r0, r3
 12825 0010 07F10C07 		add	r7, r7, #12
 12826 0014 BD46     		mov	sp, r7
 12827 0016 80BC     		pop	{r7}
 12828 0018 7047     		bx	lr
 12829              		.cfi_endproc
 12830              	.LFE89:
 12832 001a 00BF     		.section	.text.dwc_otg_set_param_dma_enable,"ax",%progbits
 12833              		.align	2
 12834              		.global	dwc_otg_set_param_dma_enable
 12835              		.thumb
 12836              		.thumb_func
 12838              	dwc_otg_set_param_dma_enable:
 12839              	.LFB90:
5180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dma_enable(dwc_otg_core_if_t * core_if, int32_t val)
5182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12840              		.loc 2 5182 0
 12841              		.cfi_startproc
 12842              		@ args = 0, pretend = 0, frame = 16
 12843              		@ frame_needed = 1, uses_anonymous_args = 0
 12844 0000 80B5     		push	{r7, lr}
 12845              	.LCFI216:
 12846              		.cfi_def_cfa_offset 8
 12847              		.cfi_offset 7, -8
 12848              		.cfi_offset 14, -4
 12849 0002 84B0     		sub	sp, sp, #16
 12850              	.LCFI217:
 12851              		.cfi_def_cfa_offset 24
 12852 0004 00AF     		add	r7, sp, #0
 12853              	.LCFI218:
 12854              		.cfi_def_cfa_register 7
 12855 0006 7860     		str	r0, [r7, #4]
 12856 0008 3960     		str	r1, [r7, #0]
5183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 12857              		.loc 2 5183 0
 12858 000a 4FF00003 		mov	r3, #0
 12859 000e FB60     		str	r3, [r7, #12]
5184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 12860              		.loc 2 5184 0
 12861 0010 3B68     		ldr	r3, [r7, #0]
 12862 0012 002B     		cmp	r3, #0
 12863 0014 02DB     		blt	.L513
 12864              		.loc 2 5184 0 is_stmt 0 discriminator 1
 12865 0016 3B68     		ldr	r3, [r7, #0]
 12866 0018 012B     		cmp	r3, #1
 12867 001a 02DD     		ble	.L514
 12868              	.L513:
5185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for dma enable\n");
5186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 12869              		.loc 2 5186 0 is_stmt 1
 12870 001c 6FF47A73 		mvn	r3, #1000
 12871 0020 23E0     		b	.L515
 12872              	.L514:
5187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == 1) && (core_if->hwcfg2.b.architecture == 0)) {
 12873              		.loc 2 5189 0
 12874 0022 3B68     		ldr	r3, [r7, #0]
 12875 0024 012B     		cmp	r3, #1
 12876 0026 13D1     		bne	.L516
 12877              		.loc 2 5189 0 is_stmt 0 discriminator 1
 12878 0028 7B68     		ldr	r3, [r7, #4]
 12879 002a 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 12880 002e 03F01803 		and	r3, r3, #24
 12881 0032 DBB2     		uxtb	r3, r3
 12882 0034 002B     		cmp	r3, #0
 12883 0036 0BD1     		bne	.L516
5190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->dma_enable)) {
 12884              		.loc 2 5190 0 is_stmt 1
 12885 0038 7B68     		ldr	r3, [r7, #4]
 12886 003a 1B68     		ldr	r3, [r3, #0]
 12887 003c 9B68     		ldr	r3, [r3, #8]
 12888 003e 1846     		mov	r0, r3
 12889 0040 FFF7FEFF 		bl	dwc_otg_param_initialized
5191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for dma_enable paremter. Check HW configuration.\n",
5193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 12890              		.loc 2 5195 0
 12891 0044 4FF00003 		mov	r3, #0
 12892 0048 3B60     		str	r3, [r7, #0]
5196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 12893              		.loc 2 5196 0
 12894 004a 6FF47A73 		mvn	r3, #1000
 12895 004e FB60     		str	r3, [r7, #12]
 12896              	.L516:
5197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dma_enable = val;
 12897              		.loc 2 5199 0
 12898 0050 7B68     		ldr	r3, [r7, #4]
 12899 0052 1B68     		ldr	r3, [r3, #0]
 12900 0054 3A68     		ldr	r2, [r7, #0]
 12901 0056 9A60     		str	r2, [r3, #8]
5200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val == 0) {
 12902              		.loc 2 5200 0
 12903 0058 3B68     		ldr	r3, [r7, #0]
 12904 005a 002B     		cmp	r3, #0
 12905 005c 04D1     		bne	.L517
5201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		dwc_otg_set_param_dma_desc_enable(core_if, 0);
 12906              		.loc 2 5201 0
 12907 005e 7868     		ldr	r0, [r7, #4]
 12908 0060 4FF00001 		mov	r1, #0
 12909 0064 FFF7FEFF 		bl	dwc_otg_set_param_dma_desc_enable
 12910              	.L517:
5202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 12911              		.loc 2 5203 0
 12912 0068 FB68     		ldr	r3, [r7, #12]
 12913              	.L515:
5204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12914              		.loc 2 5204 0
 12915 006a 1846     		mov	r0, r3
 12916 006c 07F11007 		add	r7, r7, #16
 12917 0070 BD46     		mov	sp, r7
 12918 0072 80BD     		pop	{r7, pc}
 12919              		.cfi_endproc
 12920              	.LFE90:
 12922              		.section	.text.dwc_otg_get_param_dma_enable,"ax",%progbits
 12923              		.align	2
 12924              		.global	dwc_otg_get_param_dma_enable
 12925              		.thumb
 12926              		.thumb_func
 12928              	dwc_otg_get_param_dma_enable:
 12929              	.LFB91:
5205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dma_enable(dwc_otg_core_if_t * core_if)
5207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12930              		.loc 2 5207 0
 12931              		.cfi_startproc
 12932              		@ args = 0, pretend = 0, frame = 8
 12933              		@ frame_needed = 1, uses_anonymous_args = 0
 12934              		@ link register save eliminated.
 12935 0000 80B4     		push	{r7}
 12936              	.LCFI219:
 12937              		.cfi_def_cfa_offset 4
 12938              		.cfi_offset 7, -4
 12939 0002 83B0     		sub	sp, sp, #12
 12940              	.LCFI220:
 12941              		.cfi_def_cfa_offset 16
 12942 0004 00AF     		add	r7, sp, #0
 12943              	.LCFI221:
 12944              		.cfi_def_cfa_register 7
 12945 0006 7860     		str	r0, [r7, #4]
5208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dma_enable;
 12946              		.loc 2 5208 0
 12947 0008 7B68     		ldr	r3, [r7, #4]
 12948 000a 1B68     		ldr	r3, [r3, #0]
 12949 000c 9B68     		ldr	r3, [r3, #8]
5209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 12950              		.loc 2 5209 0
 12951 000e 1846     		mov	r0, r3
 12952 0010 07F10C07 		add	r7, r7, #12
 12953 0014 BD46     		mov	sp, r7
 12954 0016 80BC     		pop	{r7}
 12955 0018 7047     		bx	lr
 12956              		.cfi_endproc
 12957              	.LFE91:
 12959 001a 00BF     		.section	.text.dwc_otg_set_param_dma_desc_enable,"ax",%progbits
 12960              		.align	2
 12961              		.global	dwc_otg_set_param_dma_desc_enable
 12962              		.thumb
 12963              		.thumb_func
 12965              	dwc_otg_set_param_dma_desc_enable:
 12966              	.LFB92:
5210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dma_desc_enable(dwc_otg_core_if_t * core_if, int32_t val)
5212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 12967              		.loc 2 5212 0
 12968              		.cfi_startproc
 12969              		@ args = 0, pretend = 0, frame = 16
 12970              		@ frame_needed = 1, uses_anonymous_args = 0
 12971 0000 80B5     		push	{r7, lr}
 12972              	.LCFI222:
 12973              		.cfi_def_cfa_offset 8
 12974              		.cfi_offset 7, -8
 12975              		.cfi_offset 14, -4
 12976 0002 84B0     		sub	sp, sp, #16
 12977              	.LCFI223:
 12978              		.cfi_def_cfa_offset 24
 12979 0004 00AF     		add	r7, sp, #0
 12980              	.LCFI224:
 12981              		.cfi_def_cfa_register 7
 12982 0006 7860     		str	r0, [r7, #4]
 12983 0008 3960     		str	r1, [r7, #0]
5213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 12984              		.loc 2 5213 0
 12985 000a 4FF00003 		mov	r3, #0
 12986 000e FB60     		str	r3, [r7, #12]
5214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 12987              		.loc 2 5214 0
 12988 0010 3B68     		ldr	r3, [r7, #0]
 12989 0012 002B     		cmp	r3, #0
 12990 0014 02DB     		blt	.L521
 12991              		.loc 2 5214 0 is_stmt 0 discriminator 1
 12992 0016 3B68     		ldr	r3, [r7, #0]
 12993 0018 012B     		cmp	r3, #1
 12994 001a 02DD     		ble	.L522
 12995              	.L521:
5215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for dma_enable\n");
5216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("dma_desc_enable must be 0 or 1\n");
5217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 12996              		.loc 2 5217 0 is_stmt 1
 12997 001c 6FF47A73 		mvn	r3, #1000
 12998 0020 21E0     		b	.L523
 12999              	.L522:
5218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == 1)
 13000              		.loc 2 5220 0
 13001 0022 3B68     		ldr	r3, [r7, #0]
 13002 0024 012B     		cmp	r3, #1
 13003 0026 19D1     		bne	.L524
5221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    && ((dwc_otg_get_param_dma_enable(core_if) == 0)
 13004              		.loc 2 5221 0
 13005 0028 7868     		ldr	r0, [r7, #4]
 13006 002a FFF7FEFF 		bl	dwc_otg_get_param_dma_enable
 13007 002e 0346     		mov	r3, r0
 13008 0030 002B     		cmp	r3, #0
 13009 0032 07D0     		beq	.L525
5222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		|| (core_if->hwcfg4.b.desc_dma == 0))) {
 13010              		.loc 2 5222 0
 13011 0034 7B68     		ldr	r3, [r7, #4]
 13012 0036 93F85B30 		ldrb	r3, [r3, #91]	@ zero_extendqisi2
 13013 003a 03F04003 		and	r3, r3, #64
 13014 003e DBB2     		uxtb	r3, r3
 13015 0040 002B     		cmp	r3, #0
 13016 0042 0BD1     		bne	.L524
 13017              	.L525:
5223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->dma_desc_enable)) {
 13018              		.loc 2 5224 0
 13019 0044 7B68     		ldr	r3, [r7, #4]
 13020 0046 1B68     		ldr	r3, [r3, #0]
 13021 0048 DB68     		ldr	r3, [r3, #12]
 13022 004a 1846     		mov	r0, r3
 13023 004c FFF7FEFF 		bl	dwc_otg_param_initialized
5225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for dma_desc_enable paremter. Check HW configuration.\n",
5227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 13024              		.loc 2 5229 0
 13025 0050 4FF00003 		mov	r3, #0
 13026 0054 3B60     		str	r3, [r7, #0]
5230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13027              		.loc 2 5230 0
 13028 0056 6FF47A73 		mvn	r3, #1000
 13029 005a FB60     		str	r3, [r7, #12]
 13030              	.L524:
5231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dma_desc_enable = val;
 13031              		.loc 2 5232 0
 13032 005c 7B68     		ldr	r3, [r7, #4]
 13033 005e 1B68     		ldr	r3, [r3, #0]
 13034 0060 3A68     		ldr	r2, [r7, #0]
 13035 0062 DA60     		str	r2, [r3, #12]
5233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13036              		.loc 2 5233 0
 13037 0064 FB68     		ldr	r3, [r7, #12]
 13038              	.L523:
5234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13039              		.loc 2 5234 0
 13040 0066 1846     		mov	r0, r3
 13041 0068 07F11007 		add	r7, r7, #16
 13042 006c BD46     		mov	sp, r7
 13043 006e 80BD     		pop	{r7, pc}
 13044              		.cfi_endproc
 13045              	.LFE92:
 13047              		.section	.text.dwc_otg_get_param_dma_desc_enable,"ax",%progbits
 13048              		.align	2
 13049              		.global	dwc_otg_get_param_dma_desc_enable
 13050              		.thumb
 13051              		.thumb_func
 13053              	dwc_otg_get_param_dma_desc_enable:
 13054              	.LFB93:
5235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dma_desc_enable(dwc_otg_core_if_t * core_if)
5237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13055              		.loc 2 5237 0
 13056              		.cfi_startproc
 13057              		@ args = 0, pretend = 0, frame = 8
 13058              		@ frame_needed = 1, uses_anonymous_args = 0
 13059              		@ link register save eliminated.
 13060 0000 80B4     		push	{r7}
 13061              	.LCFI225:
 13062              		.cfi_def_cfa_offset 4
 13063              		.cfi_offset 7, -4
 13064 0002 83B0     		sub	sp, sp, #12
 13065              	.LCFI226:
 13066              		.cfi_def_cfa_offset 16
 13067 0004 00AF     		add	r7, sp, #0
 13068              	.LCFI227:
 13069              		.cfi_def_cfa_register 7
 13070 0006 7860     		str	r0, [r7, #4]
5238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dma_desc_enable;
 13071              		.loc 2 5238 0
 13072 0008 7B68     		ldr	r3, [r7, #4]
 13073 000a 1B68     		ldr	r3, [r3, #0]
 13074 000c DB68     		ldr	r3, [r3, #12]
5239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13075              		.loc 2 5239 0
 13076 000e 1846     		mov	r0, r3
 13077 0010 07F10C07 		add	r7, r7, #12
 13078 0014 BD46     		mov	sp, r7
 13079 0016 80BC     		pop	{r7}
 13080 0018 7047     		bx	lr
 13081              		.cfi_endproc
 13082              	.LFE93:
 13084 001a 00BF     		.section	.text.dwc_otg_set_param_host_support_fs_ls_low_power,"ax",%progbits
 13085              		.align	2
 13086              		.global	dwc_otg_set_param_host_support_fs_ls_low_power
 13087              		.thumb
 13088              		.thumb_func
 13090              	dwc_otg_set_param_host_support_fs_ls_low_power:
 13091              	.LFB94:
5240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_host_support_fs_ls_low_power(dwc_otg_core_if_t * core_if,
5242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						   int32_t val)
5243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13092              		.loc 2 5243 0
 13093              		.cfi_startproc
 13094              		@ args = 0, pretend = 0, frame = 8
 13095              		@ frame_needed = 1, uses_anonymous_args = 0
 13096              		@ link register save eliminated.
 13097 0000 80B4     		push	{r7}
 13098              	.LCFI228:
 13099              		.cfi_def_cfa_offset 4
 13100              		.cfi_offset 7, -4
 13101 0002 83B0     		sub	sp, sp, #12
 13102              	.LCFI229:
 13103              		.cfi_def_cfa_offset 16
 13104 0004 00AF     		add	r7, sp, #0
 13105              	.LCFI230:
 13106              		.cfi_def_cfa_register 7
 13107 0006 7860     		str	r0, [r7, #4]
 13108 0008 3960     		str	r1, [r7, #0]
5244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 13109              		.loc 2 5244 0
 13110 000a 3B68     		ldr	r3, [r7, #0]
 13111 000c 002B     		cmp	r3, #0
 13112 000e 02DB     		blt	.L529
 13113              		.loc 2 5244 0 is_stmt 0 discriminator 1
 13114 0010 3B68     		ldr	r3, [r7, #0]
 13115 0012 012B     		cmp	r3, #1
 13116 0014 02DD     		ble	.L530
 13117              	.L529:
5245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for host_support_fs_low_power\n");
5246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("host_support_fs_low_power must be 0 or 1\n");
5247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13118              		.loc 2 5247 0 is_stmt 1
 13119 0016 6FF47A73 		mvn	r3, #1000
 13120 001a 05E0     		b	.L531
 13121              	.L530:
5248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->host_support_fs_ls_low_power = val;
 13122              		.loc 2 5249 0
 13123 001c 7B68     		ldr	r3, [r7, #4]
 13124 001e 1B68     		ldr	r3, [r3, #0]
 13125 0020 3A68     		ldr	r2, [r7, #0]
 13126 0022 9A61     		str	r2, [r3, #24]
5250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 13127              		.loc 2 5250 0
 13128 0024 4FF00003 		mov	r3, #0
 13129              	.L531:
5251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13130              		.loc 2 5251 0
 13131 0028 1846     		mov	r0, r3
 13132 002a 07F10C07 		add	r7, r7, #12
 13133 002e BD46     		mov	sp, r7
 13134 0030 80BC     		pop	{r7}
 13135 0032 7047     		bx	lr
 13136              		.cfi_endproc
 13137              	.LFE94:
 13139              		.section	.text.dwc_otg_get_param_host_support_fs_ls_low_power,"ax",%progbits
 13140              		.align	2
 13141              		.global	dwc_otg_get_param_host_support_fs_ls_low_power
 13142              		.thumb
 13143              		.thumb_func
 13145              	dwc_otg_get_param_host_support_fs_ls_low_power:
 13146              	.LFB95:
5252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_host_support_fs_ls_low_power(dwc_otg_core_if_t *
5254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						       core_if)
5255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13147              		.loc 2 5255 0
 13148              		.cfi_startproc
 13149              		@ args = 0, pretend = 0, frame = 8
 13150              		@ frame_needed = 1, uses_anonymous_args = 0
 13151              		@ link register save eliminated.
 13152 0000 80B4     		push	{r7}
 13153              	.LCFI231:
 13154              		.cfi_def_cfa_offset 4
 13155              		.cfi_offset 7, -4
 13156 0002 83B0     		sub	sp, sp, #12
 13157              	.LCFI232:
 13158              		.cfi_def_cfa_offset 16
 13159 0004 00AF     		add	r7, sp, #0
 13160              	.LCFI233:
 13161              		.cfi_def_cfa_register 7
 13162 0006 7860     		str	r0, [r7, #4]
5256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->host_support_fs_ls_low_power;
 13163              		.loc 2 5256 0
 13164 0008 7B68     		ldr	r3, [r7, #4]
 13165 000a 1B68     		ldr	r3, [r3, #0]
 13166 000c 9B69     		ldr	r3, [r3, #24]
5257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13167              		.loc 2 5257 0
 13168 000e 1846     		mov	r0, r3
 13169 0010 07F10C07 		add	r7, r7, #12
 13170 0014 BD46     		mov	sp, r7
 13171 0016 80BC     		pop	{r7}
 13172 0018 7047     		bx	lr
 13173              		.cfi_endproc
 13174              	.LFE95:
 13176 001a 00BF     		.section	.text.dwc_otg_set_param_enable_dynamic_fifo,"ax",%progbits
 13177              		.align	2
 13178              		.global	dwc_otg_set_param_enable_dynamic_fifo
 13179              		.thumb
 13180              		.thumb_func
 13182              	dwc_otg_set_param_enable_dynamic_fifo:
 13183              	.LFB96:
5258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if,
5260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					  int32_t val)
5261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13184              		.loc 2 5261 0
 13185              		.cfi_startproc
 13186              		@ args = 0, pretend = 0, frame = 16
 13187              		@ frame_needed = 1, uses_anonymous_args = 0
 13188 0000 80B5     		push	{r7, lr}
 13189              	.LCFI234:
 13190              		.cfi_def_cfa_offset 8
 13191              		.cfi_offset 7, -8
 13192              		.cfi_offset 14, -4
 13193 0002 84B0     		sub	sp, sp, #16
 13194              	.LCFI235:
 13195              		.cfi_def_cfa_offset 24
 13196 0004 00AF     		add	r7, sp, #0
 13197              	.LCFI236:
 13198              		.cfi_def_cfa_register 7
 13199 0006 7860     		str	r0, [r7, #4]
 13200 0008 3960     		str	r1, [r7, #0]
5262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 13201              		.loc 2 5262 0
 13202 000a 4FF00003 		mov	r3, #0
 13203 000e FB60     		str	r3, [r7, #12]
5263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 13204              		.loc 2 5263 0
 13205 0010 3B68     		ldr	r3, [r7, #0]
 13206 0012 002B     		cmp	r3, #0
 13207 0014 02DB     		blt	.L535
 13208              		.loc 2 5263 0 is_stmt 0 discriminator 1
 13209 0016 3B68     		ldr	r3, [r7, #0]
 13210 0018 012B     		cmp	r3, #1
 13211 001a 02DD     		ble	.L536
 13212              	.L535:
5264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for enable_dynamic_fifo\n");
5265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("enable_dynamic_fifo must be 0 or 1\n");
5266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13213              		.loc 2 5266 0 is_stmt 1
 13214 001c 6FF47A73 		mvn	r3, #1000
 13215 0020 1BE0     		b	.L537
 13216              	.L536:
5267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == 1) && (core_if->hwcfg2.b.dynamic_fifo == 0)) {
 13217              		.loc 2 5269 0
 13218 0022 3B68     		ldr	r3, [r7, #0]
 13219 0024 012B     		cmp	r3, #1
 13220 0026 13D1     		bne	.L538
 13221              		.loc 2 5269 0 is_stmt 0 discriminator 1
 13222 0028 7B68     		ldr	r3, [r7, #4]
 13223 002a 93F85230 		ldrb	r3, [r3, #82]	@ zero_extendqisi2
 13224 002e 03F00803 		and	r3, r3, #8
 13225 0032 DBB2     		uxtb	r3, r3
 13226 0034 002B     		cmp	r3, #0
 13227 0036 0BD1     		bne	.L538
5270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->enable_dynamic_fifo)) {
 13228              		.loc 2 5271 0 is_stmt 1
 13229 0038 7B68     		ldr	r3, [r7, #4]
 13230 003a 1B68     		ldr	r3, [r3, #0]
 13231 003c 1B6A     		ldr	r3, [r3, #32]
 13232 003e 1846     		mov	r0, r3
 13233 0040 FFF7FEFF 		bl	dwc_otg_param_initialized
5272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for enable_dynamic_fifo paremter. Check HW configuration.\n",
5274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 13234              		.loc 2 5276 0
 13235 0044 4FF00003 		mov	r3, #0
 13236 0048 3B60     		str	r3, [r7, #0]
5277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13237              		.loc 2 5277 0
 13238 004a 6FF47A73 		mvn	r3, #1000
 13239 004e FB60     		str	r3, [r7, #12]
 13240              	.L538:
5278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->enable_dynamic_fifo = val;
 13241              		.loc 2 5279 0
 13242 0050 7B68     		ldr	r3, [r7, #4]
 13243 0052 1B68     		ldr	r3, [r3, #0]
 13244 0054 3A68     		ldr	r2, [r7, #0]
 13245 0056 1A62     		str	r2, [r3, #32]
5280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13246              		.loc 2 5280 0
 13247 0058 FB68     		ldr	r3, [r7, #12]
 13248              	.L537:
5281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13249              		.loc 2 5281 0
 13250 005a 1846     		mov	r0, r3
 13251 005c 07F11007 		add	r7, r7, #16
 13252 0060 BD46     		mov	sp, r7
 13253 0062 80BD     		pop	{r7, pc}
 13254              		.cfi_endproc
 13255              	.LFE96:
 13257              		.section	.text.dwc_otg_get_param_enable_dynamic_fifo,"ax",%progbits
 13258              		.align	2
 13259              		.global	dwc_otg_get_param_enable_dynamic_fifo
 13260              		.thumb
 13261              		.thumb_func
 13263              	dwc_otg_get_param_enable_dynamic_fifo:
 13264              	.LFB97:
5282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if)
5284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13265              		.loc 2 5284 0
 13266              		.cfi_startproc
 13267              		@ args = 0, pretend = 0, frame = 8
 13268              		@ frame_needed = 1, uses_anonymous_args = 0
 13269              		@ link register save eliminated.
 13270 0000 80B4     		push	{r7}
 13271              	.LCFI237:
 13272              		.cfi_def_cfa_offset 4
 13273              		.cfi_offset 7, -4
 13274 0002 83B0     		sub	sp, sp, #12
 13275              	.LCFI238:
 13276              		.cfi_def_cfa_offset 16
 13277 0004 00AF     		add	r7, sp, #0
 13278              	.LCFI239:
 13279              		.cfi_def_cfa_register 7
 13280 0006 7860     		str	r0, [r7, #4]
5285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->enable_dynamic_fifo;
 13281              		.loc 2 5285 0
 13282 0008 7B68     		ldr	r3, [r7, #4]
 13283 000a 1B68     		ldr	r3, [r3, #0]
 13284 000c 1B6A     		ldr	r3, [r3, #32]
5286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13285              		.loc 2 5286 0
 13286 000e 1846     		mov	r0, r3
 13287 0010 07F10C07 		add	r7, r7, #12
 13288 0014 BD46     		mov	sp, r7
 13289 0016 80BC     		pop	{r7}
 13290 0018 7047     		bx	lr
 13291              		.cfi_endproc
 13292              	.LFE97:
 13294 001a 00BF     		.section	.text.dwc_otg_set_param_data_fifo_size,"ax",%progbits
 13295              		.align	2
 13296              		.global	dwc_otg_set_param_data_fifo_size
 13297              		.thumb
 13298              		.thumb_func
 13300              	dwc_otg_set_param_data_fifo_size:
 13301              	.LFB98:
5287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_data_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
5289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13302              		.loc 2 5289 0
 13303              		.cfi_startproc
 13304              		@ args = 0, pretend = 0, frame = 16
 13305              		@ frame_needed = 1, uses_anonymous_args = 0
 13306 0000 80B5     		push	{r7, lr}
 13307              	.LCFI240:
 13308              		.cfi_def_cfa_offset 8
 13309              		.cfi_offset 7, -8
 13310              		.cfi_offset 14, -4
 13311 0002 84B0     		sub	sp, sp, #16
 13312              	.LCFI241:
 13313              		.cfi_def_cfa_offset 24
 13314 0004 00AF     		add	r7, sp, #0
 13315              	.LCFI242:
 13316              		.cfi_def_cfa_register 7
 13317 0006 7860     		str	r0, [r7, #4]
 13318 0008 3960     		str	r1, [r7, #0]
5290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 13319              		.loc 2 5290 0
 13320 000a 4FF00003 		mov	r3, #0
 13321 000e FB60     		str	r3, [r7, #12]
5291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 32, 32768)) {
 13322              		.loc 2 5291 0
 13323 0010 3B68     		ldr	r3, [r7, #0]
 13324 0012 1F2B     		cmp	r3, #31
 13325 0014 03DD     		ble	.L542
 13326              		.loc 2 5291 0 is_stmt 0 discriminator 1
 13327 0016 3B68     		ldr	r3, [r7, #0]
 13328 0018 B3F5004F 		cmp	r3, #32768
 13329 001c 02DD     		ble	.L543
 13330              	.L542:
5292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for data_fifo_size\n");
5293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("data_fifo_size must be 32-32768\n");
5294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13331              		.loc 2 5294 0 is_stmt 1
 13332 001e 6FF47A73 		mvn	r3, #1000
 13333 0022 18E0     		b	.L544
 13334              	.L543:
5295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > core_if->hwcfg3.b.dfifo_depth) {
 13335              		.loc 2 5297 0
 13336 0024 7B68     		ldr	r3, [r7, #4]
 13337 0026 B3F85630 		ldrh	r3, [r3, #86]
 13338 002a 1A46     		mov	r2, r3
 13339 002c 3B68     		ldr	r3, [r7, #0]
 13340 002e 9A42     		cmp	r2, r3
 13341 0030 0CDA     		bge	.L545
5298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->data_fifo_size)) {
 13342              		.loc 2 5299 0
 13343 0032 7B68     		ldr	r3, [r7, #4]
 13344 0034 1B68     		ldr	r3, [r3, #0]
 13345 0036 5B6A     		ldr	r3, [r3, #36]
 13346 0038 1846     		mov	r0, r3
 13347 003a FFF7FEFF 		bl	dwc_otg_param_initialized
5300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for data_fifo_size parameter. Check HW configuration.\n",
5302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = core_if->hwcfg3.b.dfifo_depth;
 13348              		.loc 2 5304 0
 13349 003e 7B68     		ldr	r3, [r7, #4]
 13350 0040 B3F85630 		ldrh	r3, [r3, #86]
 13351 0044 3B60     		str	r3, [r7, #0]
5305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13352              		.loc 2 5305 0
 13353 0046 6FF47A73 		mvn	r3, #1000
 13354 004a FB60     		str	r3, [r7, #12]
 13355              	.L545:
5306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->data_fifo_size = val;
 13356              		.loc 2 5308 0
 13357 004c 7B68     		ldr	r3, [r7, #4]
 13358 004e 1B68     		ldr	r3, [r3, #0]
 13359 0050 3A68     		ldr	r2, [r7, #0]
 13360 0052 5A62     		str	r2, [r3, #36]
5309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13361              		.loc 2 5309 0
 13362 0054 FB68     		ldr	r3, [r7, #12]
 13363              	.L544:
5310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13364              		.loc 2 5310 0
 13365 0056 1846     		mov	r0, r3
 13366 0058 07F11007 		add	r7, r7, #16
 13367 005c BD46     		mov	sp, r7
 13368 005e 80BD     		pop	{r7, pc}
 13369              		.cfi_endproc
 13370              	.LFE98:
 13372              		.section	.text.dwc_otg_get_param_data_fifo_size,"ax",%progbits
 13373              		.align	2
 13374              		.global	dwc_otg_get_param_data_fifo_size
 13375              		.thumb
 13376              		.thumb_func
 13378              	dwc_otg_get_param_data_fifo_size:
 13379              	.LFB99:
5311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_data_fifo_size(dwc_otg_core_if_t * core_if)
5313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13380              		.loc 2 5313 0
 13381              		.cfi_startproc
 13382              		@ args = 0, pretend = 0, frame = 8
 13383              		@ frame_needed = 1, uses_anonymous_args = 0
 13384              		@ link register save eliminated.
 13385 0000 80B4     		push	{r7}
 13386              	.LCFI243:
 13387              		.cfi_def_cfa_offset 4
 13388              		.cfi_offset 7, -4
 13389 0002 83B0     		sub	sp, sp, #12
 13390              	.LCFI244:
 13391              		.cfi_def_cfa_offset 16
 13392 0004 00AF     		add	r7, sp, #0
 13393              	.LCFI245:
 13394              		.cfi_def_cfa_register 7
 13395 0006 7860     		str	r0, [r7, #4]
5314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->data_fifo_size;
 13396              		.loc 2 5314 0
 13397 0008 7B68     		ldr	r3, [r7, #4]
 13398 000a 1B68     		ldr	r3, [r3, #0]
 13399 000c 5B6A     		ldr	r3, [r3, #36]
5315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13400              		.loc 2 5315 0
 13401 000e 1846     		mov	r0, r3
 13402 0010 07F10C07 		add	r7, r7, #12
 13403 0014 BD46     		mov	sp, r7
 13404 0016 80BC     		pop	{r7}
 13405 0018 7047     		bx	lr
 13406              		.cfi_endproc
 13407              	.LFE99:
 13409 001a 00BF     		.section	.text.dwc_otg_set_param_dev_rx_fifo_size,"ax",%progbits
 13410              		.align	2
 13411              		.global	dwc_otg_set_param_dev_rx_fifo_size
 13412              		.thumb
 13413              		.thumb_func
 13415              	dwc_otg_set_param_dev_rx_fifo_size:
 13416              	.LFB100:
5316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
5318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13417              		.loc 2 5318 0
 13418              		.cfi_startproc
 13419              		@ args = 0, pretend = 0, frame = 16
 13420              		@ frame_needed = 1, uses_anonymous_args = 0
 13421 0000 90B5     		push	{r4, r7, lr}
 13422              	.LCFI246:
 13423              		.cfi_def_cfa_offset 12
 13424              		.cfi_offset 4, -12
 13425              		.cfi_offset 7, -8
 13426              		.cfi_offset 14, -4
 13427 0002 85B0     		sub	sp, sp, #20
 13428              	.LCFI247:
 13429              		.cfi_def_cfa_offset 32
 13430 0004 00AF     		add	r7, sp, #0
 13431              	.LCFI248:
 13432              		.cfi_def_cfa_register 7
 13433 0006 7860     		str	r0, [r7, #4]
 13434 0008 3960     		str	r1, [r7, #0]
5319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 13435              		.loc 2 5319 0
 13436 000a 4FF00003 		mov	r3, #0
 13437 000e FB60     		str	r3, [r7, #12]
5320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 13438              		.loc 2 5320 0
 13439 0010 3B68     		ldr	r3, [r7, #0]
 13440 0012 0F2B     		cmp	r3, #15
 13441 0014 03DD     		ble	.L549
 13442              		.loc 2 5320 0 is_stmt 0 discriminator 1
 13443 0016 3B68     		ldr	r3, [r7, #0]
 13444 0018 B3F5004F 		cmp	r3, #32768
 13445 001c 02DD     		ble	.L550
 13446              	.L549:
5321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for dev_rx_fifo_size\n");
5322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("dev_rx_fifo_size must be 16-32768\n");
5323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13447              		.loc 2 5323 0 is_stmt 1
 13448 001e 6FF47A73 		mvn	r3, #1000
 13449 0022 21E0     		b	.L551
 13450              	.L550:
5324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 13451              		.loc 2 5326 0
 13452 0024 3C68     		ldr	r4, [r7, #0]
 13453 0026 7B68     		ldr	r3, [r7, #4]
 13454 0028 5B68     		ldr	r3, [r3, #4]
 13455 002a 03F12403 		add	r3, r3, #36
 13456 002e 1846     		mov	r0, r3
 13457 0030 FFF7FEFF 		bl	DWC_READ_REG32
 13458 0034 0346     		mov	r3, r0
 13459 0036 9C42     		cmp	r4, r3
 13460 0038 11D9     		bls	.L552
5327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->dev_rx_fifo_size)) {
 13461              		.loc 2 5327 0
 13462 003a 7B68     		ldr	r3, [r7, #4]
 13463 003c 1B68     		ldr	r3, [r3, #0]
 13464 003e 9B6A     		ldr	r3, [r3, #40]
 13465 0040 1846     		mov	r0, r3
 13466 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
5328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("%d invalid for dev_rx_fifo_size parameter\n", val);
5329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 13467              		.loc 2 5330 0
 13468 0046 7B68     		ldr	r3, [r7, #4]
 13469 0048 5B68     		ldr	r3, [r3, #4]
 13470 004a 03F12403 		add	r3, r3, #36
 13471 004e 1846     		mov	r0, r3
 13472 0050 FFF7FEFF 		bl	DWC_READ_REG32
 13473 0054 0346     		mov	r3, r0
 13474 0056 3B60     		str	r3, [r7, #0]
5331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13475              		.loc 2 5331 0
 13476 0058 6FF47A73 		mvn	r3, #1000
 13477 005c FB60     		str	r3, [r7, #12]
 13478              	.L552:
5332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dev_rx_fifo_size = val;
 13479              		.loc 2 5334 0
 13480 005e 7B68     		ldr	r3, [r7, #4]
 13481 0060 1B68     		ldr	r3, [r3, #0]
 13482 0062 3A68     		ldr	r2, [r7, #0]
 13483 0064 9A62     		str	r2, [r3, #40]
5335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13484              		.loc 2 5335 0
 13485 0066 FB68     		ldr	r3, [r7, #12]
 13486              	.L551:
5336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13487              		.loc 2 5336 0
 13488 0068 1846     		mov	r0, r3
 13489 006a 07F11407 		add	r7, r7, #20
 13490 006e BD46     		mov	sp, r7
 13491 0070 90BD     		pop	{r4, r7, pc}
 13492              		.cfi_endproc
 13493              	.LFE100:
 13495 0072 00BF     		.section	.text.dwc_otg_get_param_dev_rx_fifo_size,"ax",%progbits
 13496              		.align	2
 13497              		.global	dwc_otg_get_param_dev_rx_fifo_size
 13498              		.thumb
 13499              		.thumb_func
 13501              	dwc_otg_get_param_dev_rx_fifo_size:
 13502              	.LFB101:
5337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if)
5339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13503              		.loc 2 5339 0
 13504              		.cfi_startproc
 13505              		@ args = 0, pretend = 0, frame = 8
 13506              		@ frame_needed = 1, uses_anonymous_args = 0
 13507              		@ link register save eliminated.
 13508 0000 80B4     		push	{r7}
 13509              	.LCFI249:
 13510              		.cfi_def_cfa_offset 4
 13511              		.cfi_offset 7, -4
 13512 0002 83B0     		sub	sp, sp, #12
 13513              	.LCFI250:
 13514              		.cfi_def_cfa_offset 16
 13515 0004 00AF     		add	r7, sp, #0
 13516              	.LCFI251:
 13517              		.cfi_def_cfa_register 7
 13518 0006 7860     		str	r0, [r7, #4]
5340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dev_rx_fifo_size;
 13519              		.loc 2 5340 0
 13520 0008 7B68     		ldr	r3, [r7, #4]
 13521 000a 1B68     		ldr	r3, [r3, #0]
 13522 000c 9B6A     		ldr	r3, [r3, #40]
5341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13523              		.loc 2 5341 0
 13524 000e 1846     		mov	r0, r3
 13525 0010 07F10C07 		add	r7, r7, #12
 13526 0014 BD46     		mov	sp, r7
 13527 0016 80BC     		pop	{r7}
 13528 0018 7047     		bx	lr
 13529              		.cfi_endproc
 13530              	.LFE101:
 13532 001a 00BF     		.section	.text.dwc_otg_set_param_dev_nperio_tx_fifo_size,"ax",%progbits
 13533              		.align	2
 13534              		.global	dwc_otg_set_param_dev_nperio_tx_fifo_size
 13535              		.thumb
 13536              		.thumb_func
 13538              	dwc_otg_set_param_dev_nperio_tx_fifo_size:
 13539              	.LFB102:
5342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
5344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					      int32_t val)
5345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13540              		.loc 2 5345 0
 13541              		.cfi_startproc
 13542              		@ args = 0, pretend = 0, frame = 16
 13543              		@ frame_needed = 1, uses_anonymous_args = 0
 13544 0000 90B5     		push	{r4, r7, lr}
 13545              	.LCFI252:
 13546              		.cfi_def_cfa_offset 12
 13547              		.cfi_offset 4, -12
 13548              		.cfi_offset 7, -8
 13549              		.cfi_offset 14, -4
 13550 0002 85B0     		sub	sp, sp, #20
 13551              	.LCFI253:
 13552              		.cfi_def_cfa_offset 32
 13553 0004 00AF     		add	r7, sp, #0
 13554              	.LCFI254:
 13555              		.cfi_def_cfa_register 7
 13556 0006 7860     		str	r0, [r7, #4]
 13557 0008 3960     		str	r1, [r7, #0]
5346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 13558              		.loc 2 5346 0
 13559 000a 4FF00003 		mov	r3, #0
 13560 000e FB60     		str	r3, [r7, #12]
5347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 13561              		.loc 2 5348 0
 13562 0010 3B68     		ldr	r3, [r7, #0]
 13563 0012 0F2B     		cmp	r3, #15
 13564 0014 03DD     		ble	.L556
 13565              		.loc 2 5348 0 is_stmt 0 discriminator 1
 13566 0016 3B68     		ldr	r3, [r7, #0]
 13567 0018 B3F5004F 		cmp	r3, #32768
 13568 001c 02DD     		ble	.L557
 13569              	.L556:
5349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for dev_nperio_tx_fifo\n");
5350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("dev_nperio_tx_fifo must be 16-32768\n");
5351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13570              		.loc 2 5351 0 is_stmt 1
 13571 001e 6FF47A73 		mvn	r3, #1000
 13572 0022 25E0     		b	.L558
 13573              	.L557:
5352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 13574              		.loc 2 5354 0
 13575 0024 3C68     		ldr	r4, [r7, #0]
 13576 0026 7B68     		ldr	r3, [r7, #4]
 13577 0028 5B68     		ldr	r3, [r3, #4]
 13578 002a 03F12803 		add	r3, r3, #40
 13579 002e 1846     		mov	r0, r3
 13580 0030 FFF7FEFF 		bl	DWC_READ_REG32
 13581 0034 0346     		mov	r3, r0
 13582 0036 4FEA1343 		lsr	r3, r3, #16
 13583 003a 9C42     		cmp	r4, r3
 13584 003c 13D9     		bls	.L559
5355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->dev_nperio_tx_fifo_size)) {
 13585              		.loc 2 5356 0
 13586 003e 7B68     		ldr	r3, [r7, #4]
 13587 0040 1B68     		ldr	r3, [r3, #0]
 13588 0042 DB6A     		ldr	r3, [r3, #44]
 13589 0044 1846     		mov	r0, r3
 13590 0046 FFF7FEFF 		bl	dwc_otg_param_initialized
5357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n",
5359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 13591              		.loc 2 5362 0
 13592 004a 7B68     		ldr	r3, [r7, #4]
 13593 004c 5B68     		ldr	r3, [r3, #4]
 13594 004e 03F12803 		add	r3, r3, #40
 13595 0052 1846     		mov	r0, r3
 13596 0054 FFF7FEFF 		bl	DWC_READ_REG32
 13597 0058 0346     		mov	r3, r0
 13598 005a 4FEA1343 		lsr	r3, r3, #16
5361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 13599              		.loc 2 5361 0
 13600 005e 3B60     		str	r3, [r7, #0]
5363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     16);
5364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13601              		.loc 2 5364 0
 13602 0060 6FF47A73 		mvn	r3, #1000
 13603 0064 FB60     		str	r3, [r7, #12]
 13604              	.L559:
5365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dev_nperio_tx_fifo_size = val;
 13605              		.loc 2 5367 0
 13606 0066 7B68     		ldr	r3, [r7, #4]
 13607 0068 1B68     		ldr	r3, [r3, #0]
 13608 006a 3A68     		ldr	r2, [r7, #0]
 13609 006c DA62     		str	r2, [r3, #44]
5368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13610              		.loc 2 5368 0
 13611 006e FB68     		ldr	r3, [r7, #12]
 13612              	.L558:
5369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13613              		.loc 2 5369 0
 13614 0070 1846     		mov	r0, r3
 13615 0072 07F11407 		add	r7, r7, #20
 13616 0076 BD46     		mov	sp, r7
 13617 0078 90BD     		pop	{r4, r7, pc}
 13618              		.cfi_endproc
 13619              	.LFE102:
 13621              		.section	.text.dwc_otg_get_param_dev_nperio_tx_fifo_size,"ax",%progbits
 13622              		.align	2
 13623              		.global	dwc_otg_get_param_dev_nperio_tx_fifo_size
 13624              		.thumb
 13625              		.thumb_func
 13627              	dwc_otg_get_param_dev_nperio_tx_fifo_size:
 13628              	.LFB103:
5370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
5372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13629              		.loc 2 5372 0
 13630              		.cfi_startproc
 13631              		@ args = 0, pretend = 0, frame = 8
 13632              		@ frame_needed = 1, uses_anonymous_args = 0
 13633              		@ link register save eliminated.
 13634 0000 80B4     		push	{r7}
 13635              	.LCFI255:
 13636              		.cfi_def_cfa_offset 4
 13637              		.cfi_offset 7, -4
 13638 0002 83B0     		sub	sp, sp, #12
 13639              	.LCFI256:
 13640              		.cfi_def_cfa_offset 16
 13641 0004 00AF     		add	r7, sp, #0
 13642              	.LCFI257:
 13643              		.cfi_def_cfa_register 7
 13644 0006 7860     		str	r0, [r7, #4]
5373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dev_nperio_tx_fifo_size;
 13645              		.loc 2 5373 0
 13646 0008 7B68     		ldr	r3, [r7, #4]
 13647 000a 1B68     		ldr	r3, [r3, #0]
 13648 000c DB6A     		ldr	r3, [r3, #44]
5374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13649              		.loc 2 5374 0
 13650 000e 1846     		mov	r0, r3
 13651 0010 07F10C07 		add	r7, r7, #12
 13652 0014 BD46     		mov	sp, r7
 13653 0016 80BC     		pop	{r7}
 13654 0018 7047     		bx	lr
 13655              		.cfi_endproc
 13656              	.LFE103:
 13658 001a 00BF     		.section	.text.dwc_otg_set_param_host_rx_fifo_size,"ax",%progbits
 13659              		.align	2
 13660              		.global	dwc_otg_set_param_host_rx_fifo_size
 13661              		.thumb
 13662              		.thumb_func
 13664              	dwc_otg_set_param_host_rx_fifo_size:
 13665              	.LFB104:
5375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if,
5377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					int32_t val)
5378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13666              		.loc 2 5378 0
 13667              		.cfi_startproc
 13668              		@ args = 0, pretend = 0, frame = 16
 13669              		@ frame_needed = 1, uses_anonymous_args = 0
 13670 0000 90B5     		push	{r4, r7, lr}
 13671              	.LCFI258:
 13672              		.cfi_def_cfa_offset 12
 13673              		.cfi_offset 4, -12
 13674              		.cfi_offset 7, -8
 13675              		.cfi_offset 14, -4
 13676 0002 85B0     		sub	sp, sp, #20
 13677              	.LCFI259:
 13678              		.cfi_def_cfa_offset 32
 13679 0004 00AF     		add	r7, sp, #0
 13680              	.LCFI260:
 13681              		.cfi_def_cfa_register 7
 13682 0006 7860     		str	r0, [r7, #4]
 13683 0008 3960     		str	r1, [r7, #0]
5379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 13684              		.loc 2 5379 0
 13685 000a 4FF00003 		mov	r3, #0
 13686 000e FB60     		str	r3, [r7, #12]
5380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 13687              		.loc 2 5381 0
 13688 0010 3B68     		ldr	r3, [r7, #0]
 13689 0012 0F2B     		cmp	r3, #15
 13690 0014 03DD     		ble	.L563
 13691              		.loc 2 5381 0 is_stmt 0 discriminator 1
 13692 0016 3B68     		ldr	r3, [r7, #0]
 13693 0018 B3F5004F 		cmp	r3, #32768
 13694 001c 02DD     		ble	.L564
 13695              	.L563:
5382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for host_rx_fifo_size\n");
5383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("host_rx_fifo_size must be 16-32768\n");
5384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13696              		.loc 2 5384 0 is_stmt 1
 13697 001e 6FF47A73 		mvn	r3, #1000
 13698 0022 21E0     		b	.L565
 13699              	.L564:
5385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 13700              		.loc 2 5387 0
 13701 0024 3C68     		ldr	r4, [r7, #0]
 13702 0026 7B68     		ldr	r3, [r7, #4]
 13703 0028 5B68     		ldr	r3, [r3, #4]
 13704 002a 03F12403 		add	r3, r3, #36
 13705 002e 1846     		mov	r0, r3
 13706 0030 FFF7FEFF 		bl	DWC_READ_REG32
 13707 0034 0346     		mov	r3, r0
 13708 0036 9C42     		cmp	r4, r3
 13709 0038 11D9     		bls	.L566
5388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->host_rx_fifo_size)) {
 13710              		.loc 2 5389 0
 13711 003a 7B68     		ldr	r3, [r7, #4]
 13712 003c 1B68     		ldr	r3, [r3, #0]
 13713 003e DB6E     		ldr	r3, [r3, #108]
 13714 0040 1846     		mov	r0, r3
 13715 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
5390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for host_rx_fifo_size. Check HW configuration.\n",
5392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 13716              		.loc 2 5394 0
 13717 0046 7B68     		ldr	r3, [r7, #4]
 13718 0048 5B68     		ldr	r3, [r3, #4]
 13719 004a 03F12403 		add	r3, r3, #36
 13720 004e 1846     		mov	r0, r3
 13721 0050 FFF7FEFF 		bl	DWC_READ_REG32
 13722 0054 0346     		mov	r3, r0
 13723 0056 3B60     		str	r3, [r7, #0]
5395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13724              		.loc 2 5395 0
 13725 0058 6FF47A73 		mvn	r3, #1000
 13726 005c FB60     		str	r3, [r7, #12]
 13727              	.L566:
5396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->host_rx_fifo_size = val;
 13728              		.loc 2 5398 0
 13729 005e 7B68     		ldr	r3, [r7, #4]
 13730 0060 1B68     		ldr	r3, [r3, #0]
 13731 0062 3A68     		ldr	r2, [r7, #0]
 13732 0064 DA66     		str	r2, [r3, #108]
5399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13733              		.loc 2 5399 0
 13734 0066 FB68     		ldr	r3, [r7, #12]
 13735              	.L565:
5400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13736              		.loc 2 5401 0
 13737 0068 1846     		mov	r0, r3
 13738 006a 07F11407 		add	r7, r7, #20
 13739 006e BD46     		mov	sp, r7
 13740 0070 90BD     		pop	{r4, r7, pc}
 13741              		.cfi_endproc
 13742              	.LFE104:
 13744 0072 00BF     		.section	.text.dwc_otg_get_param_host_rx_fifo_size,"ax",%progbits
 13745              		.align	2
 13746              		.global	dwc_otg_get_param_host_rx_fifo_size
 13747              		.thumb
 13748              		.thumb_func
 13750              	dwc_otg_get_param_host_rx_fifo_size:
 13751              	.LFB105:
5402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if)
5404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13752              		.loc 2 5404 0
 13753              		.cfi_startproc
 13754              		@ args = 0, pretend = 0, frame = 8
 13755              		@ frame_needed = 1, uses_anonymous_args = 0
 13756              		@ link register save eliminated.
 13757 0000 80B4     		push	{r7}
 13758              	.LCFI261:
 13759              		.cfi_def_cfa_offset 4
 13760              		.cfi_offset 7, -4
 13761 0002 83B0     		sub	sp, sp, #12
 13762              	.LCFI262:
 13763              		.cfi_def_cfa_offset 16
 13764 0004 00AF     		add	r7, sp, #0
 13765              	.LCFI263:
 13766              		.cfi_def_cfa_register 7
 13767 0006 7860     		str	r0, [r7, #4]
5405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->host_rx_fifo_size;
 13768              		.loc 2 5405 0
 13769 0008 7B68     		ldr	r3, [r7, #4]
 13770 000a 1B68     		ldr	r3, [r3, #0]
 13771 000c DB6E     		ldr	r3, [r3, #108]
5406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13772              		.loc 2 5406 0
 13773 000e 1846     		mov	r0, r3
 13774 0010 07F10C07 		add	r7, r7, #12
 13775 0014 BD46     		mov	sp, r7
 13776 0016 80BC     		pop	{r7}
 13777 0018 7047     		bx	lr
 13778              		.cfi_endproc
 13779              	.LFE105:
 13781 001a 00BF     		.section	.text.dwc_otg_set_param_host_nperio_tx_fifo_size,"ax",%progbits
 13782              		.align	2
 13783              		.global	dwc_otg_set_param_host_nperio_tx_fifo_size
 13784              		.thumb
 13785              		.thumb_func
 13787              	dwc_otg_set_param_host_nperio_tx_fifo_size:
 13788              	.LFB106:
5407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
5409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					       int32_t val)
5410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13789              		.loc 2 5410 0
 13790              		.cfi_startproc
 13791              		@ args = 0, pretend = 0, frame = 16
 13792              		@ frame_needed = 1, uses_anonymous_args = 0
 13793 0000 90B5     		push	{r4, r7, lr}
 13794              	.LCFI264:
 13795              		.cfi_def_cfa_offset 12
 13796              		.cfi_offset 4, -12
 13797              		.cfi_offset 7, -8
 13798              		.cfi_offset 14, -4
 13799 0002 85B0     		sub	sp, sp, #20
 13800              	.LCFI265:
 13801              		.cfi_def_cfa_offset 32
 13802 0004 00AF     		add	r7, sp, #0
 13803              	.LCFI266:
 13804              		.cfi_def_cfa_register 7
 13805 0006 7860     		str	r0, [r7, #4]
 13806 0008 3960     		str	r1, [r7, #0]
5411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 13807              		.loc 2 5411 0
 13808 000a 4FF00003 		mov	r3, #0
 13809 000e FB60     		str	r3, [r7, #12]
5412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 13810              		.loc 2 5413 0
 13811 0010 3B68     		ldr	r3, [r7, #0]
 13812 0012 0F2B     		cmp	r3, #15
 13813 0014 03DD     		ble	.L570
 13814              		.loc 2 5413 0 is_stmt 0 discriminator 1
 13815 0016 3B68     		ldr	r3, [r7, #0]
 13816 0018 B3F5004F 		cmp	r3, #32768
 13817 001c 02DD     		ble	.L571
 13818              	.L570:
5414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for host_nperio_tx_fifo_size\n");
5415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("host_nperio_tx_fifo_size must be 16-32768\n");
5416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13819              		.loc 2 5416 0 is_stmt 1
 13820 001e 6FF47A73 		mvn	r3, #1000
 13821 0022 25E0     		b	.L572
 13822              	.L571:
5417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 13823              		.loc 2 5419 0
 13824 0024 3C68     		ldr	r4, [r7, #0]
 13825 0026 7B68     		ldr	r3, [r7, #4]
 13826 0028 5B68     		ldr	r3, [r3, #4]
 13827 002a 03F12803 		add	r3, r3, #40
 13828 002e 1846     		mov	r0, r3
 13829 0030 FFF7FEFF 		bl	DWC_READ_REG32
 13830 0034 0346     		mov	r3, r0
 13831 0036 4FEA1343 		lsr	r3, r3, #16
 13832 003a 9C42     		cmp	r4, r3
 13833 003c 13D9     		bls	.L573
5420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->host_nperio_tx_fifo_size)) {
 13834              		.loc 2 5421 0
 13835 003e 7B68     		ldr	r3, [r7, #4]
 13836 0040 1B68     		ldr	r3, [r3, #0]
 13837 0042 1B6F     		ldr	r3, [r3, #112]
 13838 0044 1846     		mov	r0, r3
 13839 0046 FFF7FEFF 		bl	dwc_otg_param_initialized
5422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n",
5424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 13840              		.loc 2 5427 0
 13841 004a 7B68     		ldr	r3, [r7, #4]
 13842 004c 5B68     		ldr	r3, [r3, #4]
 13843 004e 03F12803 		add	r3, r3, #40
 13844 0052 1846     		mov	r0, r3
 13845 0054 FFF7FEFF 		bl	DWC_READ_REG32
 13846 0058 0346     		mov	r3, r0
 13847 005a 4FEA1343 		lsr	r3, r3, #16
5426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 13848              		.loc 2 5426 0
 13849 005e 3B60     		str	r3, [r7, #0]
5428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     16);
5429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13850              		.loc 2 5429 0
 13851 0060 6FF47A73 		mvn	r3, #1000
 13852 0064 FB60     		str	r3, [r7, #12]
 13853              	.L573:
5430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->host_nperio_tx_fifo_size = val;
 13854              		.loc 2 5432 0
 13855 0066 7B68     		ldr	r3, [r7, #4]
 13856 0068 1B68     		ldr	r3, [r3, #0]
 13857 006a 3A68     		ldr	r2, [r7, #0]
 13858 006c 1A67     		str	r2, [r3, #112]
5433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13859              		.loc 2 5433 0
 13860 006e FB68     		ldr	r3, [r7, #12]
 13861              	.L572:
5434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13862              		.loc 2 5434 0
 13863 0070 1846     		mov	r0, r3
 13864 0072 07F11407 		add	r7, r7, #20
 13865 0076 BD46     		mov	sp, r7
 13866 0078 90BD     		pop	{r4, r7, pc}
 13867              		.cfi_endproc
 13868              	.LFE106:
 13870              		.section	.text.dwc_otg_get_param_host_nperio_tx_fifo_size,"ax",%progbits
 13871              		.align	2
 13872              		.global	dwc_otg_get_param_host_nperio_tx_fifo_size
 13873              		.thumb
 13874              		.thumb_func
 13876              	dwc_otg_get_param_host_nperio_tx_fifo_size:
 13877              	.LFB107:
5435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
5437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13878              		.loc 2 5437 0
 13879              		.cfi_startproc
 13880              		@ args = 0, pretend = 0, frame = 8
 13881              		@ frame_needed = 1, uses_anonymous_args = 0
 13882              		@ link register save eliminated.
 13883 0000 80B4     		push	{r7}
 13884              	.LCFI267:
 13885              		.cfi_def_cfa_offset 4
 13886              		.cfi_offset 7, -4
 13887 0002 83B0     		sub	sp, sp, #12
 13888              	.LCFI268:
 13889              		.cfi_def_cfa_offset 16
 13890 0004 00AF     		add	r7, sp, #0
 13891              	.LCFI269:
 13892              		.cfi_def_cfa_register 7
 13893 0006 7860     		str	r0, [r7, #4]
5438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->host_nperio_tx_fifo_size;
 13894              		.loc 2 5438 0
 13895 0008 7B68     		ldr	r3, [r7, #4]
 13896 000a 1B68     		ldr	r3, [r3, #0]
 13897 000c 1B6F     		ldr	r3, [r3, #112]
5439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13898              		.loc 2 5439 0
 13899 000e 1846     		mov	r0, r3
 13900 0010 07F10C07 		add	r7, r7, #12
 13901 0014 BD46     		mov	sp, r7
 13902 0016 80BC     		pop	{r7}
 13903 0018 7047     		bx	lr
 13904              		.cfi_endproc
 13905              	.LFE107:
 13907 001a 00BF     		.section	.text.dwc_otg_set_param_host_perio_tx_fifo_size,"ax",%progbits
 13908              		.align	2
 13909              		.global	dwc_otg_set_param_host_perio_tx_fifo_size
 13910              		.thumb
 13911              		.thumb_func
 13913              	dwc_otg_set_param_host_perio_tx_fifo_size:
 13914              	.LFB108:
5440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
5442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					      int32_t val)
5443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 13915              		.loc 2 5443 0
 13916              		.cfi_startproc
 13917              		@ args = 0, pretend = 0, frame = 16
 13918              		@ frame_needed = 1, uses_anonymous_args = 0
 13919 0000 90B5     		push	{r4, r7, lr}
 13920              	.LCFI270:
 13921              		.cfi_def_cfa_offset 12
 13922              		.cfi_offset 4, -12
 13923              		.cfi_offset 7, -8
 13924              		.cfi_offset 14, -4
 13925 0002 85B0     		sub	sp, sp, #20
 13926              	.LCFI271:
 13927              		.cfi_def_cfa_offset 32
 13928 0004 00AF     		add	r7, sp, #0
 13929              	.LCFI272:
 13930              		.cfi_def_cfa_register 7
 13931 0006 7860     		str	r0, [r7, #4]
 13932 0008 3960     		str	r1, [r7, #0]
5444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 13933              		.loc 2 5444 0
 13934 000a 4FF00003 		mov	r3, #0
 13935 000e FB60     		str	r3, [r7, #12]
5445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 13936              		.loc 2 5445 0
 13937 0010 3B68     		ldr	r3, [r7, #0]
 13938 0012 0F2B     		cmp	r3, #15
 13939 0014 03DD     		ble	.L577
 13940              		.loc 2 5445 0 is_stmt 0 discriminator 1
 13941 0016 3B68     		ldr	r3, [r7, #0]
 13942 0018 B3F5004F 		cmp	r3, #32768
 13943 001c 02DD     		ble	.L578
 13944              	.L577:
5446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for host_perio_tx_fifo_size\n");
5447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("host_perio_tx_fifo_size must be 16-32768\n");
5448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 13945              		.loc 2 5448 0 is_stmt 1
 13946 001e 6FF47A73 		mvn	r3, #1000
 13947 0022 25E0     		b	.L579
 13948              	.L578:
5449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val >
 13949              		.loc 2 5451 0
 13950 0024 3C68     		ldr	r4, [r7, #0]
5452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    ((DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >> 16))) {
 13951              		.loc 2 5452 0
 13952 0026 7B68     		ldr	r3, [r7, #4]
 13953 0028 5B68     		ldr	r3, [r3, #4]
 13954 002a 03F58073 		add	r3, r3, #256
 13955 002e 1846     		mov	r0, r3
 13956 0030 FFF7FEFF 		bl	DWC_READ_REG32
 13957 0034 0346     		mov	r3, r0
 13958 0036 4FEA1343 		lsr	r3, r3, #16
5451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val >
 13959              		.loc 2 5451 0
 13960 003a 9C42     		cmp	r4, r3
 13961 003c 13D9     		bls	.L580
5453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->host_perio_tx_fifo_size)) {
 13962              		.loc 2 5454 0
 13963 003e 7B68     		ldr	r3, [r7, #4]
 13964 0040 1B68     		ldr	r3, [r3, #0]
 13965 0042 5B6F     		ldr	r3, [r3, #116]
 13966 0044 1846     		mov	r0, r3
 13967 0046 FFF7FEFF 		bl	dwc_otg_param_initialized
5455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n",
5457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >>
 13968              		.loc 2 5460 0
 13969 004a 7B68     		ldr	r3, [r7, #4]
 13970 004c 5B68     		ldr	r3, [r3, #4]
 13971 004e 03F58073 		add	r3, r3, #256
 13972 0052 1846     		mov	r0, r3
 13973 0054 FFF7FEFF 		bl	DWC_READ_REG32
 13974 0058 0346     		mov	r3, r0
 13975 005a 4FEA1343 		lsr	r3, r3, #16
5459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 13976              		.loc 2 5459 0
 13977 005e 3B60     		str	r3, [r7, #0]
5461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     16);
5462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 13978              		.loc 2 5462 0
 13979 0060 6FF47A73 		mvn	r3, #1000
 13980 0064 FB60     		str	r3, [r7, #12]
 13981              	.L580:
5463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->host_perio_tx_fifo_size = val;
 13982              		.loc 2 5465 0
 13983 0066 7B68     		ldr	r3, [r7, #4]
 13984 0068 1B68     		ldr	r3, [r3, #0]
 13985 006a 3A68     		ldr	r2, [r7, #0]
 13986 006c 5A67     		str	r2, [r3, #116]
5466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 13987              		.loc 2 5466 0
 13988 006e FB68     		ldr	r3, [r7, #12]
 13989              	.L579:
5467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 13990              		.loc 2 5467 0
 13991 0070 1846     		mov	r0, r3
 13992 0072 07F11407 		add	r7, r7, #20
 13993 0076 BD46     		mov	sp, r7
 13994 0078 90BD     		pop	{r4, r7, pc}
 13995              		.cfi_endproc
 13996              	.LFE108:
 13998 007a 00BF     		.section	.text.dwc_otg_get_param_host_perio_tx_fifo_size,"ax",%progbits
 13999              		.align	2
 14000              		.global	dwc_otg_get_param_host_perio_tx_fifo_size
 14001              		.thumb
 14002              		.thumb_func
 14004              	dwc_otg_get_param_host_perio_tx_fifo_size:
 14005              	.LFB109:
5468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if)
5470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14006              		.loc 2 5470 0
 14007              		.cfi_startproc
 14008              		@ args = 0, pretend = 0, frame = 8
 14009              		@ frame_needed = 1, uses_anonymous_args = 0
 14010              		@ link register save eliminated.
 14011 0000 80B4     		push	{r7}
 14012              	.LCFI273:
 14013              		.cfi_def_cfa_offset 4
 14014              		.cfi_offset 7, -4
 14015 0002 83B0     		sub	sp, sp, #12
 14016              	.LCFI274:
 14017              		.cfi_def_cfa_offset 16
 14018 0004 00AF     		add	r7, sp, #0
 14019              	.LCFI275:
 14020              		.cfi_def_cfa_register 7
 14021 0006 7860     		str	r0, [r7, #4]
5471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->host_perio_tx_fifo_size;
 14022              		.loc 2 5471 0
 14023 0008 7B68     		ldr	r3, [r7, #4]
 14024 000a 1B68     		ldr	r3, [r3, #0]
 14025 000c 5B6F     		ldr	r3, [r3, #116]
5472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14026              		.loc 2 5472 0
 14027 000e 1846     		mov	r0, r3
 14028 0010 07F10C07 		add	r7, r7, #12
 14029 0014 BD46     		mov	sp, r7
 14030 0016 80BC     		pop	{r7}
 14031 0018 7047     		bx	lr
 14032              		.cfi_endproc
 14033              	.LFE109:
 14035 001a 00BF     		.section	.text.dwc_otg_set_param_max_transfer_size,"ax",%progbits
 14036              		.align	2
 14037              		.global	dwc_otg_set_param_max_transfer_size
 14038              		.thumb
 14039              		.thumb_func
 14041              	dwc_otg_set_param_max_transfer_size:
 14042              	.LFB110:
5473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_max_transfer_size(dwc_otg_core_if_t * core_if,
5475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					int32_t val)
5476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14043              		.loc 2 5476 0
 14044              		.cfi_startproc
 14045              		@ args = 0, pretend = 0, frame = 16
 14046              		@ frame_needed = 1, uses_anonymous_args = 0
 14047 0000 80B5     		push	{r7, lr}
 14048              	.LCFI276:
 14049              		.cfi_def_cfa_offset 8
 14050              		.cfi_offset 7, -8
 14051              		.cfi_offset 14, -4
 14052 0002 84B0     		sub	sp, sp, #16
 14053              	.LCFI277:
 14054              		.cfi_def_cfa_offset 24
 14055 0004 00AF     		add	r7, sp, #0
 14056              	.LCFI278:
 14057              		.cfi_def_cfa_register 7
 14058 0006 7860     		str	r0, [r7, #4]
 14059 0008 3960     		str	r1, [r7, #0]
5477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 14060              		.loc 2 5477 0
 14061 000a 4FF00003 		mov	r3, #0
 14062 000e FB60     		str	r3, [r7, #12]
5478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 2047, 524288)) {
 14063              		.loc 2 5479 0
 14064 0010 3A68     		ldr	r2, [r7, #0]
 14065 0012 40F2FE73 		movw	r3, #2046
 14066 0016 9A42     		cmp	r2, r3
 14067 0018 03DD     		ble	.L584
 14068              		.loc 2 5479 0 is_stmt 0 discriminator 1
 14069 001a 3B68     		ldr	r3, [r7, #0]
 14070 001c B3F5002F 		cmp	r3, #524288
 14071 0020 02DD     		ble	.L585
 14072              	.L584:
5480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for max_transfer_size\n");
5481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("max_transfer_size must be 2047-524288\n");
5482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 14073              		.loc 2 5482 0 is_stmt 1
 14074 0022 6FF47A73 		mvn	r3, #1000
 14075 0026 2BE0     		b	.L586
 14076              	.L585:
5483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val >= (1 << (core_if->hwcfg3.b.xfer_size_cntr_width + 11))) {
 14077              		.loc 2 5485 0
 14078 0028 7B68     		ldr	r3, [r7, #4]
 14079 002a 93F85430 		ldrb	r3, [r3, #84]
 14080 002e C3F30303 		ubfx	r3, r3, #0, #4
 14081 0032 DBB2     		uxtb	r3, r3
 14082 0034 03F10B03 		add	r3, r3, #11
 14083 0038 4FF00102 		mov	r2, #1
 14084 003c 02FA03F2 		lsl	r2, r2, r3
 14085 0040 3B68     		ldr	r3, [r7, #0]
 14086 0042 9A42     		cmp	r2, r3
 14087 0044 17DC     		bgt	.L587
5486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->max_transfer_size)) {
 14088              		.loc 2 5487 0
 14089 0046 7B68     		ldr	r3, [r7, #4]
 14090 0048 1B68     		ldr	r3, [r3, #0]
 14091 004a 9B6F     		ldr	r3, [r3, #120]
 14092 004c 1846     		mov	r0, r3
 14093 004e FFF7FEFF 		bl	dwc_otg_param_initialized
5488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for max_transfer_size. Check HW configuration.\n",
5490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 11)) -
 14094              		.loc 2 5493 0
 14095 0052 7B68     		ldr	r3, [r7, #4]
 14096 0054 93F85430 		ldrb	r3, [r3, #84]
 14097 0058 C3F30213 		ubfx	r3, r3, #4, #3
 14098 005c DBB2     		uxtb	r3, r3
 14099 005e 03F10B03 		add	r3, r3, #11
 14100 0062 4FF00102 		mov	r2, #1
 14101 0066 02FA03F3 		lsl	r3, r2, r3
5492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 14102              		.loc 2 5492 0
 14103 006a 03F1FF33 		add	r3, r3, #-1
 14104 006e 3B60     		str	r3, [r7, #0]
5494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     1);
5495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 14105              		.loc 2 5495 0
 14106 0070 6FF47A73 		mvn	r3, #1000
 14107 0074 FB60     		str	r3, [r7, #12]
 14108              	.L587:
5496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->max_transfer_size = val;
 14109              		.loc 2 5498 0
 14110 0076 7B68     		ldr	r3, [r7, #4]
 14111 0078 1B68     		ldr	r3, [r3, #0]
 14112 007a 3A68     		ldr	r2, [r7, #0]
 14113 007c 9A67     		str	r2, [r3, #120]
5499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 14114              		.loc 2 5499 0
 14115 007e FB68     		ldr	r3, [r7, #12]
 14116              	.L586:
5500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14117              		.loc 2 5500 0
 14118 0080 1846     		mov	r0, r3
 14119 0082 07F11007 		add	r7, r7, #16
 14120 0086 BD46     		mov	sp, r7
 14121 0088 80BD     		pop	{r7, pc}
 14122              		.cfi_endproc
 14123              	.LFE110:
 14125              		.section	.text.dwc_otg_get_param_max_transfer_size,"ax",%progbits
 14126              		.align	2
 14127              		.global	dwc_otg_get_param_max_transfer_size
 14128              		.thumb
 14129              		.thumb_func
 14131              	dwc_otg_get_param_max_transfer_size:
 14132              	.LFB111:
5501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_max_transfer_size(dwc_otg_core_if_t * core_if)
5503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14133              		.loc 2 5503 0
 14134              		.cfi_startproc
 14135              		@ args = 0, pretend = 0, frame = 8
 14136              		@ frame_needed = 1, uses_anonymous_args = 0
 14137              		@ link register save eliminated.
 14138 0000 80B4     		push	{r7}
 14139              	.LCFI279:
 14140              		.cfi_def_cfa_offset 4
 14141              		.cfi_offset 7, -4
 14142 0002 83B0     		sub	sp, sp, #12
 14143              	.LCFI280:
 14144              		.cfi_def_cfa_offset 16
 14145 0004 00AF     		add	r7, sp, #0
 14146              	.LCFI281:
 14147              		.cfi_def_cfa_register 7
 14148 0006 7860     		str	r0, [r7, #4]
5504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->max_transfer_size;
 14149              		.loc 2 5504 0
 14150 0008 7B68     		ldr	r3, [r7, #4]
 14151 000a 1B68     		ldr	r3, [r3, #0]
 14152 000c 9B6F     		ldr	r3, [r3, #120]
5505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14153              		.loc 2 5505 0
 14154 000e 1846     		mov	r0, r3
 14155 0010 07F10C07 		add	r7, r7, #12
 14156 0014 BD46     		mov	sp, r7
 14157 0016 80BC     		pop	{r7}
 14158 0018 7047     		bx	lr
 14159              		.cfi_endproc
 14160              	.LFE111:
 14162 001a 00BF     		.section	.text.dwc_otg_set_param_max_packet_count,"ax",%progbits
 14163              		.align	2
 14164              		.global	dwc_otg_set_param_max_packet_count
 14165              		.thumb
 14166              		.thumb_func
 14168              	dwc_otg_set_param_max_packet_count:
 14169              	.LFB112:
5506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_max_packet_count(dwc_otg_core_if_t * core_if, int32_t val)
5508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14170              		.loc 2 5508 0
 14171              		.cfi_startproc
 14172              		@ args = 0, pretend = 0, frame = 16
 14173              		@ frame_needed = 1, uses_anonymous_args = 0
 14174 0000 80B5     		push	{r7, lr}
 14175              	.LCFI282:
 14176              		.cfi_def_cfa_offset 8
 14177              		.cfi_offset 7, -8
 14178              		.cfi_offset 14, -4
 14179 0002 84B0     		sub	sp, sp, #16
 14180              	.LCFI283:
 14181              		.cfi_def_cfa_offset 24
 14182 0004 00AF     		add	r7, sp, #0
 14183              	.LCFI284:
 14184              		.cfi_def_cfa_register 7
 14185 0006 7860     		str	r0, [r7, #4]
 14186 0008 3960     		str	r1, [r7, #0]
5509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 14187              		.loc 2 5509 0
 14188 000a 4FF00003 		mov	r3, #0
 14189 000e FB60     		str	r3, [r7, #12]
5510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 15, 511)) {
 14190              		.loc 2 5511 0
 14191 0010 3B68     		ldr	r3, [r7, #0]
 14192 0012 0E2B     		cmp	r3, #14
 14193 0014 04DD     		ble	.L591
 14194              		.loc 2 5511 0 is_stmt 0 discriminator 1
 14195 0016 3A68     		ldr	r2, [r7, #0]
 14196 0018 40F2FF13 		movw	r3, #511
 14197 001c 9A42     		cmp	r2, r3
 14198 001e 02DD     		ble	.L592
 14199              	.L591:
5512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for max_packet_count\n");
5513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("max_packet_count must be 15-511\n");
5514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 14200              		.loc 2 5514 0 is_stmt 1
 14201 0020 6FF47A73 		mvn	r3, #1000
 14202 0024 2BE0     		b	.L593
 14203              	.L592:
5515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > (1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4))) {
 14204              		.loc 2 5517 0
 14205 0026 7B68     		ldr	r3, [r7, #4]
 14206 0028 93F85430 		ldrb	r3, [r3, #84]
 14207 002c C3F30213 		ubfx	r3, r3, #4, #3
 14208 0030 DBB2     		uxtb	r3, r3
 14209 0032 03F10403 		add	r3, r3, #4
 14210 0036 4FF00102 		mov	r2, #1
 14211 003a 02FA03F2 		lsl	r2, r2, r3
 14212 003e 3B68     		ldr	r3, [r7, #0]
 14213 0040 9A42     		cmp	r2, r3
 14214 0042 17DA     		bge	.L594
5518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->max_packet_count)) {
 14215              		.loc 2 5519 0
 14216 0044 7B68     		ldr	r3, [r7, #4]
 14217 0046 1B68     		ldr	r3, [r3, #0]
 14218 0048 DB6F     		ldr	r3, [r3, #124]
 14219 004a 1846     		mov	r0, r3
 14220 004c FFF7FEFF 		bl	dwc_otg_param_initialized
5520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for max_packet_count. Check HW configuration.\n",
5522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4)) - 1);
 14221              		.loc 2 5525 0
 14222 0050 7B68     		ldr	r3, [r7, #4]
 14223 0052 93F85430 		ldrb	r3, [r3, #84]
 14224 0056 C3F30213 		ubfx	r3, r3, #4, #3
 14225 005a DBB2     		uxtb	r3, r3
 14226 005c 03F10403 		add	r3, r3, #4
 14227 0060 4FF00102 		mov	r2, #1
 14228 0064 02FA03F3 		lsl	r3, r2, r3
5524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 14229              		.loc 2 5524 0
 14230 0068 03F1FF33 		add	r3, r3, #-1
 14231 006c 3B60     		str	r3, [r7, #0]
5526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 14232              		.loc 2 5526 0
 14233 006e 6FF47A73 		mvn	r3, #1000
 14234 0072 FB60     		str	r3, [r7, #12]
 14235              	.L594:
5527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->max_packet_count = val;
 14236              		.loc 2 5529 0
 14237 0074 7B68     		ldr	r3, [r7, #4]
 14238 0076 1B68     		ldr	r3, [r3, #0]
 14239 0078 3A68     		ldr	r2, [r7, #0]
 14240 007a DA67     		str	r2, [r3, #124]
5530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 14241              		.loc 2 5530 0
 14242 007c FB68     		ldr	r3, [r7, #12]
 14243              	.L593:
5531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14244              		.loc 2 5531 0
 14245 007e 1846     		mov	r0, r3
 14246 0080 07F11007 		add	r7, r7, #16
 14247 0084 BD46     		mov	sp, r7
 14248 0086 80BD     		pop	{r7, pc}
 14249              		.cfi_endproc
 14250              	.LFE112:
 14252              		.section	.text.dwc_otg_get_param_max_packet_count,"ax",%progbits
 14253              		.align	2
 14254              		.global	dwc_otg_get_param_max_packet_count
 14255              		.thumb
 14256              		.thumb_func
 14258              	dwc_otg_get_param_max_packet_count:
 14259              	.LFB113:
5532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_max_packet_count(dwc_otg_core_if_t * core_if)
5534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14260              		.loc 2 5534 0
 14261              		.cfi_startproc
 14262              		@ args = 0, pretend = 0, frame = 8
 14263              		@ frame_needed = 1, uses_anonymous_args = 0
 14264              		@ link register save eliminated.
 14265 0000 80B4     		push	{r7}
 14266              	.LCFI285:
 14267              		.cfi_def_cfa_offset 4
 14268              		.cfi_offset 7, -4
 14269 0002 83B0     		sub	sp, sp, #12
 14270              	.LCFI286:
 14271              		.cfi_def_cfa_offset 16
 14272 0004 00AF     		add	r7, sp, #0
 14273              	.LCFI287:
 14274              		.cfi_def_cfa_register 7
 14275 0006 7860     		str	r0, [r7, #4]
5535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->max_packet_count;
 14276              		.loc 2 5535 0
 14277 0008 7B68     		ldr	r3, [r7, #4]
 14278 000a 1B68     		ldr	r3, [r3, #0]
 14279 000c DB6F     		ldr	r3, [r3, #124]
5536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14280              		.loc 2 5536 0
 14281 000e 1846     		mov	r0, r3
 14282 0010 07F10C07 		add	r7, r7, #12
 14283 0014 BD46     		mov	sp, r7
 14284 0016 80BC     		pop	{r7}
 14285 0018 7047     		bx	lr
 14286              		.cfi_endproc
 14287              	.LFE113:
 14289 001a 00BF     		.section	.text.dwc_otg_set_param_host_channels,"ax",%progbits
 14290              		.align	2
 14291              		.global	dwc_otg_set_param_host_channels
 14292              		.thumb
 14293              		.thumb_func
 14295              	dwc_otg_set_param_host_channels:
 14296              	.LFB114:
5537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_host_channels(dwc_otg_core_if_t * core_if, int32_t val)
5539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14297              		.loc 2 5539 0
 14298              		.cfi_startproc
 14299              		@ args = 0, pretend = 0, frame = 16
 14300              		@ frame_needed = 1, uses_anonymous_args = 0
 14301 0000 80B5     		push	{r7, lr}
 14302              	.LCFI288:
 14303              		.cfi_def_cfa_offset 8
 14304              		.cfi_offset 7, -8
 14305              		.cfi_offset 14, -4
 14306 0002 84B0     		sub	sp, sp, #16
 14307              	.LCFI289:
 14308              		.cfi_def_cfa_offset 24
 14309 0004 00AF     		add	r7, sp, #0
 14310              	.LCFI290:
 14311              		.cfi_def_cfa_register 7
 14312 0006 7860     		str	r0, [r7, #4]
 14313 0008 3960     		str	r1, [r7, #0]
5540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 14314              		.loc 2 5540 0
 14315 000a 4FF00003 		mov	r3, #0
 14316 000e FB60     		str	r3, [r7, #12]
5541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 1, 16)) {
 14317              		.loc 2 5542 0
 14318 0010 3B68     		ldr	r3, [r7, #0]
 14319 0012 002B     		cmp	r3, #0
 14320 0014 02DD     		ble	.L598
 14321              		.loc 2 5542 0 is_stmt 0 discriminator 1
 14322 0016 3B68     		ldr	r3, [r7, #0]
 14323 0018 102B     		cmp	r3, #16
 14324 001a 02DD     		ble	.L599
 14325              	.L598:
5543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for host_channels\n");
5544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("host_channels must be 1-16\n");
5545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 14326              		.loc 2 5545 0 is_stmt 1
 14327 001c 6FF47A73 		mvn	r3, #1000
 14328 0020 21E0     		b	.L600
 14329              	.L599:
5546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > (core_if->hwcfg2.b.num_host_chan + 1)) {
 14330              		.loc 2 5548 0
 14331 0022 7B68     		ldr	r3, [r7, #4]
 14332 0024 1B6D     		ldr	r3, [r3, #80]
 14333 0026 C3F38333 		ubfx	r3, r3, #14, #4
 14334 002a DBB2     		uxtb	r3, r3
 14335 002c 03F10102 		add	r2, r3, #1
 14336 0030 3B68     		ldr	r3, [r7, #0]
 14337 0032 9A42     		cmp	r2, r3
 14338 0034 11DA     		bge	.L601
5549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->host_channels)) {
 14339              		.loc 2 5550 0
 14340 0036 7B68     		ldr	r3, [r7, #4]
 14341 0038 1B68     		ldr	r3, [r3, #0]
 14342 003a D3F88030 		ldr	r3, [r3, #128]
 14343 003e 1846     		mov	r0, r3
 14344 0040 FFF7FEFF 		bl	dwc_otg_param_initialized
5551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for host_channels. Check HW configurations.\n",
5553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = (core_if->hwcfg2.b.num_host_chan + 1);
 14345              		.loc 2 5555 0
 14346 0044 7B68     		ldr	r3, [r7, #4]
 14347 0046 1B6D     		ldr	r3, [r3, #80]
 14348 0048 C3F38333 		ubfx	r3, r3, #14, #4
 14349 004c DBB2     		uxtb	r3, r3
 14350 004e 03F10103 		add	r3, r3, #1
 14351 0052 3B60     		str	r3, [r7, #0]
5556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 14352              		.loc 2 5556 0
 14353 0054 6FF47A73 		mvn	r3, #1000
 14354 0058 FB60     		str	r3, [r7, #12]
 14355              	.L601:
5557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->host_channels = val;
 14356              		.loc 2 5559 0
 14357 005a 7B68     		ldr	r3, [r7, #4]
 14358 005c 1B68     		ldr	r3, [r3, #0]
 14359 005e 3A68     		ldr	r2, [r7, #0]
 14360 0060 C3F88020 		str	r2, [r3, #128]
5560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 14361              		.loc 2 5560 0
 14362 0064 FB68     		ldr	r3, [r7, #12]
 14363              	.L600:
5561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14364              		.loc 2 5561 0
 14365 0066 1846     		mov	r0, r3
 14366 0068 07F11007 		add	r7, r7, #16
 14367 006c BD46     		mov	sp, r7
 14368 006e 80BD     		pop	{r7, pc}
 14369              		.cfi_endproc
 14370              	.LFE114:
 14372              		.section	.text.dwc_otg_get_param_host_channels,"ax",%progbits
 14373              		.align	2
 14374              		.global	dwc_otg_get_param_host_channels
 14375              		.thumb
 14376              		.thumb_func
 14378              	dwc_otg_get_param_host_channels:
 14379              	.LFB115:
5562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_host_channels(dwc_otg_core_if_t * core_if)
5564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14380              		.loc 2 5564 0
 14381              		.cfi_startproc
 14382              		@ args = 0, pretend = 0, frame = 8
 14383              		@ frame_needed = 1, uses_anonymous_args = 0
 14384              		@ link register save eliminated.
 14385 0000 80B4     		push	{r7}
 14386              	.LCFI291:
 14387              		.cfi_def_cfa_offset 4
 14388              		.cfi_offset 7, -4
 14389 0002 83B0     		sub	sp, sp, #12
 14390              	.LCFI292:
 14391              		.cfi_def_cfa_offset 16
 14392 0004 00AF     		add	r7, sp, #0
 14393              	.LCFI293:
 14394              		.cfi_def_cfa_register 7
 14395 0006 7860     		str	r0, [r7, #4]
5565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->host_channels;
 14396              		.loc 2 5565 0
 14397 0008 7B68     		ldr	r3, [r7, #4]
 14398 000a 1B68     		ldr	r3, [r3, #0]
 14399 000c D3F88030 		ldr	r3, [r3, #128]
5566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14400              		.loc 2 5566 0
 14401 0010 1846     		mov	r0, r3
 14402 0012 07F10C07 		add	r7, r7, #12
 14403 0016 BD46     		mov	sp, r7
 14404 0018 80BC     		pop	{r7}
 14405 001a 7047     		bx	lr
 14406              		.cfi_endproc
 14407              	.LFE115:
 14409              		.section	.text.dwc_otg_set_param_dev_endpoints,"ax",%progbits
 14410              		.align	2
 14411              		.global	dwc_otg_set_param_dev_endpoints
 14412              		.thumb
 14413              		.thumb_func
 14415              	dwc_otg_set_param_dev_endpoints:
 14416              	.LFB116:
5567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dev_endpoints(dwc_otg_core_if_t * core_if, int32_t val)
5569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14417              		.loc 2 5569 0
 14418              		.cfi_startproc
 14419              		@ args = 0, pretend = 0, frame = 16
 14420              		@ frame_needed = 1, uses_anonymous_args = 0
 14421 0000 80B5     		push	{r7, lr}
 14422              	.LCFI294:
 14423              		.cfi_def_cfa_offset 8
 14424              		.cfi_offset 7, -8
 14425              		.cfi_offset 14, -4
 14426 0002 84B0     		sub	sp, sp, #16
 14427              	.LCFI295:
 14428              		.cfi_def_cfa_offset 24
 14429 0004 00AF     		add	r7, sp, #0
 14430              	.LCFI296:
 14431              		.cfi_def_cfa_register 7
 14432 0006 7860     		str	r0, [r7, #4]
 14433 0008 3960     		str	r1, [r7, #0]
5570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 14434              		.loc 2 5570 0
 14435 000a 4FF00003 		mov	r3, #0
 14436 000e FB60     		str	r3, [r7, #12]
5571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 1, 15)) {
 14437              		.loc 2 5572 0
 14438 0010 3B68     		ldr	r3, [r7, #0]
 14439 0012 002B     		cmp	r3, #0
 14440 0014 02DD     		ble	.L605
 14441              		.loc 2 5572 0 is_stmt 0 discriminator 1
 14442 0016 3B68     		ldr	r3, [r7, #0]
 14443 0018 0F2B     		cmp	r3, #15
 14444 001a 02DD     		ble	.L606
 14445              	.L605:
5573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for dev_endpoints\n");
5574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("dev_endpoints must be 1-15\n");
5575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 14446              		.loc 2 5575 0 is_stmt 1
 14447 001c 6FF47A73 		mvn	r3, #1000
 14448 0020 20E0     		b	.L607
 14449              	.L606:
5576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val > (core_if->hwcfg2.b.num_dev_ep)) {
 14450              		.loc 2 5578 0
 14451 0022 7B68     		ldr	r3, [r7, #4]
 14452 0024 93F85130 		ldrb	r3, [r3, #81]
 14453 0028 C3F38303 		ubfx	r3, r3, #2, #4
 14454 002c DBB2     		uxtb	r3, r3
 14455 002e 1A46     		mov	r2, r3
 14456 0030 3B68     		ldr	r3, [r7, #0]
 14457 0032 9A42     		cmp	r2, r3
 14458 0034 10DA     		bge	.L608
5579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->dev_endpoints)) {
 14459              		.loc 2 5580 0
 14460 0036 7B68     		ldr	r3, [r7, #4]
 14461 0038 1B68     		ldr	r3, [r3, #0]
 14462 003a D3F88430 		ldr	r3, [r3, #132]
 14463 003e 1846     		mov	r0, r3
 14464 0040 FFF7FEFF 		bl	dwc_otg_param_initialized
5581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for dev_endpoints. Check HW configurations.\n",
5583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = core_if->hwcfg2.b.num_dev_ep;
 14465              		.loc 2 5585 0
 14466 0044 7B68     		ldr	r3, [r7, #4]
 14467 0046 93F85130 		ldrb	r3, [r3, #81]
 14468 004a C3F38303 		ubfx	r3, r3, #2, #4
 14469 004e DBB2     		uxtb	r3, r3
 14470 0050 3B60     		str	r3, [r7, #0]
5586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 14471              		.loc 2 5586 0
 14472 0052 6FF47A73 		mvn	r3, #1000
 14473 0056 FB60     		str	r3, [r7, #12]
 14474              	.L608:
5587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dev_endpoints = val;
 14475              		.loc 2 5589 0
 14476 0058 7B68     		ldr	r3, [r7, #4]
 14477 005a 1B68     		ldr	r3, [r3, #0]
 14478 005c 3A68     		ldr	r2, [r7, #0]
 14479 005e C3F88420 		str	r2, [r3, #132]
5590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 14480              		.loc 2 5590 0
 14481 0062 FB68     		ldr	r3, [r7, #12]
 14482              	.L607:
5591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14483              		.loc 2 5591 0
 14484 0064 1846     		mov	r0, r3
 14485 0066 07F11007 		add	r7, r7, #16
 14486 006a BD46     		mov	sp, r7
 14487 006c 80BD     		pop	{r7, pc}
 14488              		.cfi_endproc
 14489              	.LFE116:
 14491 006e 00BF     		.section	.text.dwc_otg_get_param_dev_endpoints,"ax",%progbits
 14492              		.align	2
 14493              		.global	dwc_otg_get_param_dev_endpoints
 14494              		.thumb
 14495              		.thumb_func
 14497              	dwc_otg_get_param_dev_endpoints:
 14498              	.LFB117:
5592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dev_endpoints(dwc_otg_core_if_t * core_if)
5594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14499              		.loc 2 5594 0
 14500              		.cfi_startproc
 14501              		@ args = 0, pretend = 0, frame = 8
 14502              		@ frame_needed = 1, uses_anonymous_args = 0
 14503              		@ link register save eliminated.
 14504 0000 80B4     		push	{r7}
 14505              	.LCFI297:
 14506              		.cfi_def_cfa_offset 4
 14507              		.cfi_offset 7, -4
 14508 0002 83B0     		sub	sp, sp, #12
 14509              	.LCFI298:
 14510              		.cfi_def_cfa_offset 16
 14511 0004 00AF     		add	r7, sp, #0
 14512              	.LCFI299:
 14513              		.cfi_def_cfa_register 7
 14514 0006 7860     		str	r0, [r7, #4]
5595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dev_endpoints;
 14515              		.loc 2 5595 0
 14516 0008 7B68     		ldr	r3, [r7, #4]
 14517 000a 1B68     		ldr	r3, [r3, #0]
 14518 000c D3F88430 		ldr	r3, [r3, #132]
5596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14519              		.loc 2 5596 0
 14520 0010 1846     		mov	r0, r3
 14521 0012 07F10C07 		add	r7, r7, #12
 14522 0016 BD46     		mov	sp, r7
 14523 0018 80BC     		pop	{r7}
 14524 001a 7047     		bx	lr
 14525              		.cfi_endproc
 14526              	.LFE117:
 14528              		.section	.text.dwc_otg_set_param_phy_type,"ax",%progbits
 14529              		.align	2
 14530              		.global	dwc_otg_set_param_phy_type
 14531              		.thumb
 14532              		.thumb_func
 14534              	dwc_otg_set_param_phy_type:
 14535              	.LFB118:
5597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_phy_type(dwc_otg_core_if_t * core_if, int32_t val)
5599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14536              		.loc 2 5599 0
 14537              		.cfi_startproc
 14538              		@ args = 0, pretend = 0, frame = 16
 14539              		@ frame_needed = 1, uses_anonymous_args = 0
 14540 0000 80B5     		push	{r7, lr}
 14541              	.LCFI300:
 14542              		.cfi_def_cfa_offset 8
 14543              		.cfi_offset 7, -8
 14544              		.cfi_offset 14, -4
 14545 0002 84B0     		sub	sp, sp, #16
 14546              	.LCFI301:
 14547              		.cfi_def_cfa_offset 24
 14548 0004 00AF     		add	r7, sp, #0
 14549              	.LCFI302:
 14550              		.cfi_def_cfa_register 7
 14551 0006 7860     		str	r0, [r7, #4]
 14552 0008 3960     		str	r1, [r7, #0]
5600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 14553              		.loc 2 5600 0
 14554 000a 4FF00003 		mov	r3, #0
 14555 000e FB60     		str	r3, [r7, #12]
5601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int valid = 0;
 14556              		.loc 2 5601 0
 14557 0010 4FF00003 		mov	r3, #0
 14558 0014 BB60     		str	r3, [r7, #8]
5602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 14559              		.loc 2 5603 0
 14560 0016 3B68     		ldr	r3, [r7, #0]
 14561 0018 002B     		cmp	r3, #0
 14562 001a 02DB     		blt	.L612
 14563              		.loc 2 5603 0 is_stmt 0 discriminator 1
 14564 001c 3B68     		ldr	r3, [r7, #0]
 14565 001e 022B     		cmp	r3, #2
 14566 0020 02DD     		ble	.L613
 14567              	.L612:
5604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for phy_type\n");
5605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("phy_type must be 0,1 or 2\n");
5606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 14568              		.loc 2 5606 0 is_stmt 1
 14569 0022 6FF47A73 		mvn	r3, #1000
 14570 0026 6DE0     		b	.L614
 14571              	.L613:
5607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifndef NO_FS_PHY_HW_CHECKS
5609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 14572              		.loc 2 5609 0
 14573 0028 3B68     		ldr	r3, [r7, #0]
 14574 002a 012B     		cmp	r3, #1
 14575 002c 13D1     		bne	.L615
5610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 14576              		.loc 2 5610 0 discriminator 1
 14577 002e 7B68     		ldr	r3, [r7, #4]
 14578 0030 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 14579 0034 23F03F03 		bic	r3, r3, #63
 14580 0038 DBB2     		uxtb	r3, r3
5609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 14581              		.loc 2 5609 0 discriminator 1
 14582 003a 402B     		cmp	r3, #64
 14583 003c 07D0     		beq	.L616
5611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
 14584              		.loc 2 5611 0
 14585 003e 7B68     		ldr	r3, [r7, #4]
 14586 0040 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 14587 0044 23F03F03 		bic	r3, r3, #63
 14588 0048 DBB2     		uxtb	r3, r3
5610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 14589              		.loc 2 5610 0
 14590 004a C02B     		cmp	r3, #192
 14591 004c 03D1     		bne	.L615
 14592              	.L616:
5612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		valid = 1;
 14593              		.loc 2 5612 0
 14594 004e 4FF00103 		mov	r3, #1
 14595 0052 BB60     		str	r3, [r7, #8]
 14596 0054 24E0     		b	.L617
 14597              	.L615:
5613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 14598              		.loc 2 5613 0
 14599 0056 3B68     		ldr	r3, [r7, #0]
 14600 0058 022B     		cmp	r3, #2
 14601 005a 13D1     		bne	.L618
5614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 14602              		.loc 2 5614 0 discriminator 1
 14603 005c 7B68     		ldr	r3, [r7, #4]
 14604 005e 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 14605 0062 23F03F03 		bic	r3, r3, #63
 14606 0066 DBB2     		uxtb	r3, r3
5613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 14607              		.loc 2 5613 0 discriminator 1
 14608 0068 802B     		cmp	r3, #128
 14609 006a 07D0     		beq	.L619
5615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
 14610              		.loc 2 5615 0
 14611 006c 7B68     		ldr	r3, [r7, #4]
 14612 006e 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 14613 0072 23F03F03 		bic	r3, r3, #63
 14614 0076 DBB2     		uxtb	r3, r3
5614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 14615              		.loc 2 5614 0
 14616 0078 C02B     		cmp	r3, #192
 14617 007a 03D1     		bne	.L618
 14618              	.L619:
5616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		valid = 1;
 14619              		.loc 2 5616 0
 14620 007c 4FF00103 		mov	r3, #1
 14621 0080 BB60     		str	r3, [r7, #8]
 14622 0082 0DE0     		b	.L617
 14623              	.L618:
5617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 14624              		.loc 2 5617 0
 14625 0084 3B68     		ldr	r3, [r7, #0]
 14626 0086 002B     		cmp	r3, #0
 14627 0088 0AD1     		bne	.L617
5618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   (core_if->hwcfg2.b.fs_phy_type == 1)) {
 14628              		.loc 2 5618 0 discriminator 1
 14629 008a 7B68     		ldr	r3, [r7, #4]
 14630 008c 93F85130 		ldrb	r3, [r3, #81]	@ zero_extendqisi2
 14631 0090 03F00303 		and	r3, r3, #3
 14632 0094 DBB2     		uxtb	r3, r3
5617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 14633              		.loc 2 5617 0 discriminator 1
 14634 0096 012B     		cmp	r3, #1
 14635 0098 02D1     		bne	.L617
5619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		valid = 1;
 14636              		.loc 2 5619 0
 14637 009a 4FF00103 		mov	r3, #1
 14638 009e BB60     		str	r3, [r7, #8]
 14639              	.L617:
5620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!valid) {
 14640              		.loc 2 5621 0
 14641 00a0 BB68     		ldr	r3, [r7, #8]
 14642 00a2 002B     		cmp	r3, #0
 14643 00a4 28D1     		bne	.L620
5622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->phy_type)) {
 14644              		.loc 2 5622 0
 14645 00a6 7B68     		ldr	r3, [r7, #4]
 14646 00a8 1B68     		ldr	r3, [r3, #0]
 14647 00aa D3F88830 		ldr	r3, [r3, #136]
 14648 00ae 1846     		mov	r0, r3
 14649 00b0 FFF7FEFF 		bl	dwc_otg_param_initialized
5623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for phy_type. Check HW configurations.\n",
5625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (core_if->hwcfg2.b.hs_phy_type) {
 14650              		.loc 2 5627 0
 14651 00b4 7B68     		ldr	r3, [r7, #4]
 14652 00b6 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 14653 00ba 23F03F03 		bic	r3, r3, #63
 14654 00be DBB2     		uxtb	r3, r3
 14655 00c0 002B     		cmp	r3, #0
 14656 00c2 16D0     		beq	.L621
5628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 14657              		.loc 2 5628 0
 14658 00c4 7B68     		ldr	r3, [r7, #4]
 14659 00c6 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 14660 00ca 23F03F03 		bic	r3, r3, #63
 14661 00ce DBB2     		uxtb	r3, r3
 14662 00d0 C02B     		cmp	r3, #192
 14663 00d2 07D0     		beq	.L622
5629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    (core_if->hwcfg2.b.hs_phy_type == 1)) {
 14664              		.loc 2 5629 0 discriminator 1
 14665 00d4 7B68     		ldr	r3, [r7, #4]
 14666 00d6 93F85030 		ldrb	r3, [r3, #80]	@ zero_extendqisi2
 14667 00da 23F03F03 		bic	r3, r3, #63
 14668 00de DBB2     		uxtb	r3, r3
5628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 14669              		.loc 2 5628 0 discriminator 1
 14670 00e0 402B     		cmp	r3, #64
 14671 00e2 03D1     		bne	.L623
 14672              	.L622:
5630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				val = DWC_PHY_TYPE_PARAM_UTMI;
 14673              		.loc 2 5630 0
 14674 00e4 4FF00103 		mov	r3, #1
 14675 00e8 3B60     		str	r3, [r7, #0]
 14676 00ea 02E0     		b	.L621
 14677              	.L623:
5631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			} else {
5632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				val = DWC_PHY_TYPE_PARAM_ULPI;
 14678              		.loc 2 5632 0
 14679 00ec 4FF00203 		mov	r3, #2
 14680 00f0 3B60     		str	r3, [r7, #0]
 14681              	.L621:
5633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			}
5634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 14682              		.loc 2 5635 0
 14683 00f2 6FF47A73 		mvn	r3, #1000
 14684 00f6 FB60     		str	r3, [r7, #12]
 14685              	.L620:
5636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
5638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->phy_type = val;
 14686              		.loc 2 5638 0
 14687 00f8 7B68     		ldr	r3, [r7, #4]
 14688 00fa 1B68     		ldr	r3, [r3, #0]
 14689 00fc 3A68     		ldr	r2, [r7, #0]
 14690 00fe C3F88820 		str	r2, [r3, #136]
5639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 14691              		.loc 2 5639 0
 14692 0102 FB68     		ldr	r3, [r7, #12]
 14693              	.L614:
5640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14694              		.loc 2 5640 0
 14695 0104 1846     		mov	r0, r3
 14696 0106 07F11007 		add	r7, r7, #16
 14697 010a BD46     		mov	sp, r7
 14698 010c 80BD     		pop	{r7, pc}
 14699              		.cfi_endproc
 14700              	.LFE118:
 14702 010e 00BF     		.section	.text.dwc_otg_get_param_phy_type,"ax",%progbits
 14703              		.align	2
 14704              		.global	dwc_otg_get_param_phy_type
 14705              		.thumb
 14706              		.thumb_func
 14708              	dwc_otg_get_param_phy_type:
 14709              	.LFB119:
5641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_phy_type(dwc_otg_core_if_t * core_if)
5643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14710              		.loc 2 5643 0
 14711              		.cfi_startproc
 14712              		@ args = 0, pretend = 0, frame = 8
 14713              		@ frame_needed = 1, uses_anonymous_args = 0
 14714              		@ link register save eliminated.
 14715 0000 80B4     		push	{r7}
 14716              	.LCFI303:
 14717              		.cfi_def_cfa_offset 4
 14718              		.cfi_offset 7, -4
 14719 0002 83B0     		sub	sp, sp, #12
 14720              	.LCFI304:
 14721              		.cfi_def_cfa_offset 16
 14722 0004 00AF     		add	r7, sp, #0
 14723              	.LCFI305:
 14724              		.cfi_def_cfa_register 7
 14725 0006 7860     		str	r0, [r7, #4]
5644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->phy_type;
 14726              		.loc 2 5644 0
 14727 0008 7B68     		ldr	r3, [r7, #4]
 14728 000a 1B68     		ldr	r3, [r3, #0]
 14729 000c D3F88830 		ldr	r3, [r3, #136]
5645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14730              		.loc 2 5645 0
 14731 0010 1846     		mov	r0, r3
 14732 0012 07F10C07 		add	r7, r7, #12
 14733 0016 BD46     		mov	sp, r7
 14734 0018 80BC     		pop	{r7}
 14735 001a 7047     		bx	lr
 14736              		.cfi_endproc
 14737              	.LFE119:
 14739              		.section	.text.dwc_otg_set_param_speed,"ax",%progbits
 14740              		.align	2
 14741              		.global	dwc_otg_set_param_speed
 14742              		.thumb
 14743              		.thumb_func
 14745              	dwc_otg_set_param_speed:
 14746              	.LFB120:
5646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_speed(dwc_otg_core_if_t * core_if, int32_t val)
5648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14747              		.loc 2 5648 0
 14748              		.cfi_startproc
 14749              		@ args = 0, pretend = 0, frame = 16
 14750              		@ frame_needed = 1, uses_anonymous_args = 0
 14751 0000 80B5     		push	{r7, lr}
 14752              	.LCFI306:
 14753              		.cfi_def_cfa_offset 8
 14754              		.cfi_offset 7, -8
 14755              		.cfi_offset 14, -4
 14756 0002 84B0     		sub	sp, sp, #16
 14757              	.LCFI307:
 14758              		.cfi_def_cfa_offset 24
 14759 0004 00AF     		add	r7, sp, #0
 14760              	.LCFI308:
 14761              		.cfi_def_cfa_register 7
 14762 0006 7860     		str	r0, [r7, #4]
 14763 0008 3960     		str	r1, [r7, #0]
5649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 14764              		.loc 2 5649 0
 14765 000a 4FF00003 		mov	r3, #0
 14766 000e FB60     		str	r3, [r7, #12]
5650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 14767              		.loc 2 5650 0
 14768 0010 3B68     		ldr	r3, [r7, #0]
 14769 0012 002B     		cmp	r3, #0
 14770 0014 02DB     		blt	.L627
 14771              		.loc 2 5650 0 is_stmt 0 discriminator 1
 14772 0016 3B68     		ldr	r3, [r7, #0]
 14773 0018 012B     		cmp	r3, #1
 14774 001a 02DD     		ble	.L628
 14775              	.L627:
5651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for speed parameter\n");
5652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("max_speed parameter must be 0 or 1\n");
5653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 14776              		.loc 2 5653 0 is_stmt 1
 14777 001c 6FF47A73 		mvn	r3, #1000
 14778 0020 20E0     		b	.L629
 14779              	.L628:
5654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == 0)
 14780              		.loc 2 5655 0
 14781 0022 3B68     		ldr	r3, [r7, #0]
 14782 0024 002B     		cmp	r3, #0
 14783 0026 18D1     		bne	.L630
5656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    && dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS) {
 14784              		.loc 2 5656 0
 14785 0028 7868     		ldr	r0, [r7, #4]
 14786 002a FFF7FEFF 		bl	dwc_otg_get_param_phy_type
 14787 002e 0346     		mov	r3, r0
 14788 0030 002B     		cmp	r3, #0
 14789 0032 12D1     		bne	.L630
5657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->speed)) {
 14790              		.loc 2 5657 0
 14791 0034 7B68     		ldr	r3, [r7, #4]
 14792 0036 1B68     		ldr	r3, [r3, #0]
 14793 0038 5B69     		ldr	r3, [r3, #20]
 14794 003a 1846     		mov	r0, r3
 14795 003c FFF7FEFF 		bl	dwc_otg_param_initialized
5658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for speed paremter. Check HW configuration.\n",
5660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (dwc_otg_get_param_phy_type(core_if) ==
 14796              		.loc 2 5663 0
 14797 0040 7868     		ldr	r0, [r7, #4]
 14798 0042 FFF7FEFF 		bl	dwc_otg_get_param_phy_type
 14799 0046 0346     		mov	r3, r0
5664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     DWC_PHY_TYPE_PARAM_FS ? 1 : 0);
 14800              		.loc 2 5664 0
 14801 0048 002B     		cmp	r3, #0
 14802 004a 14BF     		ite	ne
 14803 004c 0023     		movne	r3, #0
 14804 004e 0123     		moveq	r3, #1
 14805 0050 DBB2     		uxtb	r3, r3
5662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 14806              		.loc 2 5662 0
 14807 0052 3B60     		str	r3, [r7, #0]
5665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 14808              		.loc 2 5665 0
 14809 0054 6FF47A73 		mvn	r3, #1000
 14810 0058 FB60     		str	r3, [r7, #12]
 14811              	.L630:
5666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->speed = val;
 14812              		.loc 2 5667 0
 14813 005a 7B68     		ldr	r3, [r7, #4]
 14814 005c 1B68     		ldr	r3, [r3, #0]
 14815 005e 3A68     		ldr	r2, [r7, #0]
 14816 0060 5A61     		str	r2, [r3, #20]
5668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 14817              		.loc 2 5668 0
 14818 0062 FB68     		ldr	r3, [r7, #12]
 14819              	.L629:
5669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14820              		.loc 2 5669 0
 14821 0064 1846     		mov	r0, r3
 14822 0066 07F11007 		add	r7, r7, #16
 14823 006a BD46     		mov	sp, r7
 14824 006c 80BD     		pop	{r7, pc}
 14825              		.cfi_endproc
 14826              	.LFE120:
 14828 006e 00BF     		.section	.text.dwc_otg_get_param_speed,"ax",%progbits
 14829              		.align	2
 14830              		.global	dwc_otg_get_param_speed
 14831              		.thumb
 14832              		.thumb_func
 14834              	dwc_otg_get_param_speed:
 14835              	.LFB121:
5670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_speed(dwc_otg_core_if_t * core_if)
5672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14836              		.loc 2 5672 0
 14837              		.cfi_startproc
 14838              		@ args = 0, pretend = 0, frame = 8
 14839              		@ frame_needed = 1, uses_anonymous_args = 0
 14840              		@ link register save eliminated.
 14841 0000 80B4     		push	{r7}
 14842              	.LCFI309:
 14843              		.cfi_def_cfa_offset 4
 14844              		.cfi_offset 7, -4
 14845 0002 83B0     		sub	sp, sp, #12
 14846              	.LCFI310:
 14847              		.cfi_def_cfa_offset 16
 14848 0004 00AF     		add	r7, sp, #0
 14849              	.LCFI311:
 14850              		.cfi_def_cfa_register 7
 14851 0006 7860     		str	r0, [r7, #4]
5673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->speed;
 14852              		.loc 2 5673 0
 14853 0008 7B68     		ldr	r3, [r7, #4]
 14854 000a 1B68     		ldr	r3, [r3, #0]
 14855 000c 5B69     		ldr	r3, [r3, #20]
5674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14856              		.loc 2 5674 0
 14857 000e 1846     		mov	r0, r3
 14858 0010 07F10C07 		add	r7, r7, #12
 14859 0014 BD46     		mov	sp, r7
 14860 0016 80BC     		pop	{r7}
 14861 0018 7047     		bx	lr
 14862              		.cfi_endproc
 14863              	.LFE121:
 14865 001a 00BF     		.section	.text.dwc_otg_set_param_host_ls_low_power_phy_clk,"ax",%progbits
 14866              		.align	2
 14867              		.global	dwc_otg_set_param_host_ls_low_power_phy_clk
 14868              		.thumb
 14869              		.thumb_func
 14871              	dwc_otg_set_param_host_ls_low_power_phy_clk:
 14872              	.LFB122:
5675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if,
5677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						int32_t val)
5678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14873              		.loc 2 5678 0
 14874              		.cfi_startproc
 14875              		@ args = 0, pretend = 0, frame = 16
 14876              		@ frame_needed = 1, uses_anonymous_args = 0
 14877 0000 80B5     		push	{r7, lr}
 14878              	.LCFI312:
 14879              		.cfi_def_cfa_offset 8
 14880              		.cfi_offset 7, -8
 14881              		.cfi_offset 14, -4
 14882 0002 84B0     		sub	sp, sp, #16
 14883              	.LCFI313:
 14884              		.cfi_def_cfa_offset 24
 14885 0004 00AF     		add	r7, sp, #0
 14886              	.LCFI314:
 14887              		.cfi_def_cfa_register 7
 14888 0006 7860     		str	r0, [r7, #4]
 14889 0008 3960     		str	r1, [r7, #0]
5679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 14890              		.loc 2 5679 0
 14891 000a 4FF00003 		mov	r3, #0
 14892 000e FB60     		str	r3, [r7, #12]
5680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 14893              		.loc 2 5681 0
 14894 0010 3B68     		ldr	r3, [r7, #0]
 14895 0012 002B     		cmp	r3, #0
 14896 0014 02DB     		blt	.L634
 14897              		.loc 2 5681 0 is_stmt 0 discriminator 1
 14898 0016 3B68     		ldr	r3, [r7, #0]
 14899 0018 012B     		cmp	r3, #1
 14900 001a 02DD     		ble	.L635
 14901              	.L634:
5682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN
5683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ("Wrong value for host_ls_low_power_phy_clk parameter\n");
5684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("host_ls_low_power_phy_clk must be 0 or 1\n");
5685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 14902              		.loc 2 5685 0 is_stmt 1
 14903 001c 6FF47A73 		mvn	r3, #1000
 14904 0020 20E0     		b	.L636
 14905              	.L635:
5686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ)
 14906              		.loc 2 5688 0
 14907 0022 3B68     		ldr	r3, [r7, #0]
 14908 0024 002B     		cmp	r3, #0
 14909 0026 18D1     		bne	.L637
5689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    && (dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS)) {
 14910              		.loc 2 5689 0
 14911 0028 7868     		ldr	r0, [r7, #4]
 14912 002a FFF7FEFF 		bl	dwc_otg_get_param_phy_type
 14913 002e 0346     		mov	r3, r0
 14914 0030 002B     		cmp	r3, #0
 14915 0032 12D1     		bne	.L637
5690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->host_ls_low_power_phy_clk)) {
 14916              		.loc 2 5691 0
 14917 0034 7B68     		ldr	r3, [r7, #4]
 14918 0036 1B68     		ldr	r3, [r3, #0]
 14919 0038 DB69     		ldr	r3, [r3, #28]
 14920 003a 1846     		mov	r0, r3
 14921 003c FFF7FEFF 		bl	dwc_otg_param_initialized
5692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n",
5694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
5697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (dwc_otg_get_param_phy_type(core_if) ==
 14922              		.loc 2 5697 0
 14923 0040 7868     		ldr	r0, [r7, #4]
 14924 0042 FFF7FEFF 		bl	dwc_otg_get_param_phy_type
 14925 0046 0346     		mov	r3, r0
5698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		     DWC_PHY_TYPE_PARAM_FS) ?
5699:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ :
 14926              		.loc 2 5699 0
 14927 0048 002B     		cmp	r3, #0
 14928 004a 14BF     		ite	ne
 14929 004c 0023     		movne	r3, #0
 14930 004e 0123     		moveq	r3, #1
 14931 0050 DBB2     		uxtb	r3, r3
5696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val =
 14932              		.loc 2 5696 0
 14933 0052 3B60     		str	r3, [r7, #0]
5700:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ;
5701:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 14934              		.loc 2 5701 0
 14935 0054 6FF47A73 		mvn	r3, #1000
 14936 0058 FB60     		str	r3, [r7, #12]
 14937              	.L637:
5702:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5703:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5704:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->host_ls_low_power_phy_clk = val;
 14938              		.loc 2 5704 0
 14939 005a 7B68     		ldr	r3, [r7, #4]
 14940 005c 1B68     		ldr	r3, [r3, #0]
 14941 005e 3A68     		ldr	r2, [r7, #0]
 14942 0060 DA61     		str	r2, [r3, #28]
5705:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 14943              		.loc 2 5705 0
 14944 0062 FB68     		ldr	r3, [r7, #12]
 14945              	.L636:
5706:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14946              		.loc 2 5706 0
 14947 0064 1846     		mov	r0, r3
 14948 0066 07F11007 		add	r7, r7, #16
 14949 006a BD46     		mov	sp, r7
 14950 006c 80BD     		pop	{r7, pc}
 14951              		.cfi_endproc
 14952              	.LFE122:
 14954 006e 00BF     		.section	.text.dwc_otg_get_param_host_ls_low_power_phy_clk,"ax",%progbits
 14955              		.align	2
 14956              		.global	dwc_otg_get_param_host_ls_low_power_phy_clk
 14957              		.thumb
 14958              		.thumb_func
 14960              	dwc_otg_get_param_host_ls_low_power_phy_clk:
 14961              	.LFB123:
5707:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5708:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if)
5709:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14962              		.loc 2 5709 0
 14963              		.cfi_startproc
 14964              		@ args = 0, pretend = 0, frame = 8
 14965              		@ frame_needed = 1, uses_anonymous_args = 0
 14966              		@ link register save eliminated.
 14967 0000 80B4     		push	{r7}
 14968              	.LCFI315:
 14969              		.cfi_def_cfa_offset 4
 14970              		.cfi_offset 7, -4
 14971 0002 83B0     		sub	sp, sp, #12
 14972              	.LCFI316:
 14973              		.cfi_def_cfa_offset 16
 14974 0004 00AF     		add	r7, sp, #0
 14975              	.LCFI317:
 14976              		.cfi_def_cfa_register 7
 14977 0006 7860     		str	r0, [r7, #4]
5710:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->host_ls_low_power_phy_clk;
 14978              		.loc 2 5710 0
 14979 0008 7B68     		ldr	r3, [r7, #4]
 14980 000a 1B68     		ldr	r3, [r3, #0]
 14981 000c DB69     		ldr	r3, [r3, #28]
5711:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 14982              		.loc 2 5711 0
 14983 000e 1846     		mov	r0, r3
 14984 0010 07F10C07 		add	r7, r7, #12
 14985 0014 BD46     		mov	sp, r7
 14986 0016 80BC     		pop	{r7}
 14987 0018 7047     		bx	lr
 14988              		.cfi_endproc
 14989              	.LFE123:
 14991 001a 00BF     		.section	.text.dwc_otg_set_param_phy_ulpi_ddr,"ax",%progbits
 14992              		.align	2
 14993              		.global	dwc_otg_set_param_phy_ulpi_ddr
 14994              		.thumb
 14995              		.thumb_func
 14997              	dwc_otg_set_param_phy_ulpi_ddr:
 14998              	.LFB124:
5712:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5713:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if, int32_t val)
5714:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 14999              		.loc 2 5714 0
 15000              		.cfi_startproc
 15001              		@ args = 0, pretend = 0, frame = 8
 15002              		@ frame_needed = 1, uses_anonymous_args = 0
 15003              		@ link register save eliminated.
 15004 0000 80B4     		push	{r7}
 15005              	.LCFI318:
 15006              		.cfi_def_cfa_offset 4
 15007              		.cfi_offset 7, -4
 15008 0002 83B0     		sub	sp, sp, #12
 15009              	.LCFI319:
 15010              		.cfi_def_cfa_offset 16
 15011 0004 00AF     		add	r7, sp, #0
 15012              	.LCFI320:
 15013              		.cfi_def_cfa_register 7
 15014 0006 7860     		str	r0, [r7, #4]
 15015 0008 3960     		str	r1, [r7, #0]
5715:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 15016              		.loc 2 5715 0
 15017 000a 3B68     		ldr	r3, [r7, #0]
 15018 000c 002B     		cmp	r3, #0
 15019 000e 02DB     		blt	.L641
 15020              		.loc 2 5715 0 is_stmt 0 discriminator 1
 15021 0010 3B68     		ldr	r3, [r7, #0]
 15022 0012 012B     		cmp	r3, #1
 15023 0014 02DD     		ble	.L642
 15024              	.L641:
5716:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for phy_ulpi_ddr\n");
5717:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("phy_upli_ddr must be 0 or 1\n");
5718:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15025              		.loc 2 5718 0 is_stmt 1
 15026 0016 6FF47A73 		mvn	r3, #1000
 15027 001a 06E0     		b	.L643
 15028              	.L642:
5719:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5720:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5721:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->phy_ulpi_ddr = val;
 15029              		.loc 2 5721 0
 15030 001c 7B68     		ldr	r3, [r7, #4]
 15031 001e 1B68     		ldr	r3, [r3, #0]
 15032 0020 3A68     		ldr	r2, [r7, #0]
 15033 0022 C3F89020 		str	r2, [r3, #144]
5722:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 15034              		.loc 2 5722 0
 15035 0026 4FF00003 		mov	r3, #0
 15036              	.L643:
5723:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15037              		.loc 2 5723 0
 15038 002a 1846     		mov	r0, r3
 15039 002c 07F10C07 		add	r7, r7, #12
 15040 0030 BD46     		mov	sp, r7
 15041 0032 80BC     		pop	{r7}
 15042 0034 7047     		bx	lr
 15043              		.cfi_endproc
 15044              	.LFE124:
 15046 0036 00BF     		.section	.text.dwc_otg_get_param_phy_ulpi_ddr,"ax",%progbits
 15047              		.align	2
 15048              		.global	dwc_otg_get_param_phy_ulpi_ddr
 15049              		.thumb
 15050              		.thumb_func
 15052              	dwc_otg_get_param_phy_ulpi_ddr:
 15053              	.LFB125:
5724:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5725:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if)
5726:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15054              		.loc 2 5726 0
 15055              		.cfi_startproc
 15056              		@ args = 0, pretend = 0, frame = 8
 15057              		@ frame_needed = 1, uses_anonymous_args = 0
 15058              		@ link register save eliminated.
 15059 0000 80B4     		push	{r7}
 15060              	.LCFI321:
 15061              		.cfi_def_cfa_offset 4
 15062              		.cfi_offset 7, -4
 15063 0002 83B0     		sub	sp, sp, #12
 15064              	.LCFI322:
 15065              		.cfi_def_cfa_offset 16
 15066 0004 00AF     		add	r7, sp, #0
 15067              	.LCFI323:
 15068              		.cfi_def_cfa_register 7
 15069 0006 7860     		str	r0, [r7, #4]
5727:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->phy_ulpi_ddr;
 15070              		.loc 2 5727 0
 15071 0008 7B68     		ldr	r3, [r7, #4]
 15072 000a 1B68     		ldr	r3, [r3, #0]
 15073 000c D3F89030 		ldr	r3, [r3, #144]
5728:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15074              		.loc 2 5728 0
 15075 0010 1846     		mov	r0, r3
 15076 0012 07F10C07 		add	r7, r7, #12
 15077 0016 BD46     		mov	sp, r7
 15078 0018 80BC     		pop	{r7}
 15079 001a 7047     		bx	lr
 15080              		.cfi_endproc
 15081              	.LFE125:
 15083              		.section	.text.dwc_otg_set_param_phy_ulpi_ext_vbus,"ax",%progbits
 15084              		.align	2
 15085              		.global	dwc_otg_set_param_phy_ulpi_ext_vbus
 15086              		.thumb
 15087              		.thumb_func
 15089              	dwc_otg_set_param_phy_ulpi_ext_vbus:
 15090              	.LFB126:
5729:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5730:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if,
5731:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					int32_t val)
5732:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15091              		.loc 2 5732 0
 15092              		.cfi_startproc
 15093              		@ args = 0, pretend = 0, frame = 8
 15094              		@ frame_needed = 1, uses_anonymous_args = 0
 15095              		@ link register save eliminated.
 15096 0000 80B4     		push	{r7}
 15097              	.LCFI324:
 15098              		.cfi_def_cfa_offset 4
 15099              		.cfi_offset 7, -4
 15100 0002 83B0     		sub	sp, sp, #12
 15101              	.LCFI325:
 15102              		.cfi_def_cfa_offset 16
 15103 0004 00AF     		add	r7, sp, #0
 15104              	.LCFI326:
 15105              		.cfi_def_cfa_register 7
 15106 0006 7860     		str	r0, [r7, #4]
 15107 0008 3960     		str	r1, [r7, #0]
5733:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 15108              		.loc 2 5733 0
 15109 000a 3B68     		ldr	r3, [r7, #0]
 15110 000c 002B     		cmp	r3, #0
 15111 000e 02DB     		blt	.L647
 15112              		.loc 2 5733 0 is_stmt 0 discriminator 1
 15113 0010 3B68     		ldr	r3, [r7, #0]
 15114 0012 012B     		cmp	r3, #1
 15115 0014 02DD     		ble	.L648
 15116              	.L647:
5734:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for phy_ulpi_ext_vbus\n");
5735:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("phy_ulpi_ext_vbus must be 0 or 1\n");
5736:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15117              		.loc 2 5736 0 is_stmt 1
 15118 0016 6FF47A73 		mvn	r3, #1000
 15119 001a 06E0     		b	.L649
 15120              	.L648:
5737:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5738:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5739:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->phy_ulpi_ext_vbus = val;
 15121              		.loc 2 5739 0
 15122 001c 7B68     		ldr	r3, [r7, #4]
 15123 001e 1B68     		ldr	r3, [r3, #0]
 15124 0020 3A68     		ldr	r2, [r7, #0]
 15125 0022 C3F89420 		str	r2, [r3, #148]
5740:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 15126              		.loc 2 5740 0
 15127 0026 4FF00003 		mov	r3, #0
 15128              	.L649:
5741:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15129              		.loc 2 5741 0
 15130 002a 1846     		mov	r0, r3
 15131 002c 07F10C07 		add	r7, r7, #12
 15132 0030 BD46     		mov	sp, r7
 15133 0032 80BC     		pop	{r7}
 15134 0034 7047     		bx	lr
 15135              		.cfi_endproc
 15136              	.LFE126:
 15138 0036 00BF     		.section	.text.dwc_otg_get_param_phy_ulpi_ext_vbus,"ax",%progbits
 15139              		.align	2
 15140              		.global	dwc_otg_get_param_phy_ulpi_ext_vbus
 15141              		.thumb
 15142              		.thumb_func
 15144              	dwc_otg_get_param_phy_ulpi_ext_vbus:
 15145              	.LFB127:
5742:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5743:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if)
5744:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15146              		.loc 2 5744 0
 15147              		.cfi_startproc
 15148              		@ args = 0, pretend = 0, frame = 8
 15149              		@ frame_needed = 1, uses_anonymous_args = 0
 15150              		@ link register save eliminated.
 15151 0000 80B4     		push	{r7}
 15152              	.LCFI327:
 15153              		.cfi_def_cfa_offset 4
 15154              		.cfi_offset 7, -4
 15155 0002 83B0     		sub	sp, sp, #12
 15156              	.LCFI328:
 15157              		.cfi_def_cfa_offset 16
 15158 0004 00AF     		add	r7, sp, #0
 15159              	.LCFI329:
 15160              		.cfi_def_cfa_register 7
 15161 0006 7860     		str	r0, [r7, #4]
5745:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->phy_ulpi_ext_vbus;
 15162              		.loc 2 5745 0
 15163 0008 7B68     		ldr	r3, [r7, #4]
 15164 000a 1B68     		ldr	r3, [r3, #0]
 15165 000c D3F89430 		ldr	r3, [r3, #148]
5746:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15166              		.loc 2 5746 0
 15167 0010 1846     		mov	r0, r3
 15168 0012 07F10C07 		add	r7, r7, #12
 15169 0016 BD46     		mov	sp, r7
 15170 0018 80BC     		pop	{r7}
 15171 001a 7047     		bx	lr
 15172              		.cfi_endproc
 15173              	.LFE127:
 15175              		.section	.text.dwc_otg_set_param_phy_utmi_width,"ax",%progbits
 15176              		.align	2
 15177              		.global	dwc_otg_set_param_phy_utmi_width
 15178              		.thumb
 15179              		.thumb_func
 15181              	dwc_otg_set_param_phy_utmi_width:
 15182              	.LFB128:
5747:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5748:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_phy_utmi_width(dwc_otg_core_if_t * core_if, int32_t val)
5749:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15183              		.loc 2 5749 0
 15184              		.cfi_startproc
 15185              		@ args = 0, pretend = 0, frame = 8
 15186              		@ frame_needed = 1, uses_anonymous_args = 0
 15187              		@ link register save eliminated.
 15188 0000 80B4     		push	{r7}
 15189              	.LCFI330:
 15190              		.cfi_def_cfa_offset 4
 15191              		.cfi_offset 7, -4
 15192 0002 83B0     		sub	sp, sp, #12
 15193              	.LCFI331:
 15194              		.cfi_def_cfa_offset 16
 15195 0004 00AF     		add	r7, sp, #0
 15196              	.LCFI332:
 15197              		.cfi_def_cfa_register 7
 15198 0006 7860     		str	r0, [r7, #4]
 15199 0008 3960     		str	r1, [r7, #0]
5750:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 8, 8) && DWC_OTG_PARAM_TEST(val, 16, 16)) {
 15200              		.loc 2 5750 0
 15201 000a 3B68     		ldr	r3, [r7, #0]
 15202 000c 072B     		cmp	r3, #7
 15203 000e 02DD     		ble	.L653
 15204              		.loc 2 5750 0 is_stmt 0 discriminator 2
 15205 0010 3B68     		ldr	r3, [r7, #0]
 15206 0012 082B     		cmp	r3, #8
 15207 0014 08DD     		ble	.L654
 15208              	.L653:
 15209              		.loc 2 5750 0 discriminator 1
 15210 0016 3B68     		ldr	r3, [r7, #0]
 15211 0018 0F2B     		cmp	r3, #15
 15212 001a 02DD     		ble	.L655
 15213 001c 3B68     		ldr	r3, [r7, #0]
 15214 001e 102B     		cmp	r3, #16
 15215 0020 02DD     		ble	.L654
 15216              	.L655:
5751:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for phy_utmi_width\n");
5752:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("phy_utmi_width must be 8 or 16\n");
5753:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15217              		.loc 2 5753 0 is_stmt 1
 15218 0022 6FF47A73 		mvn	r3, #1000
 15219 0026 06E0     		b	.L656
 15220              	.L654:
5754:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5755:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5756:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->phy_utmi_width = val;
 15221              		.loc 2 5756 0
 15222 0028 7B68     		ldr	r3, [r7, #4]
 15223 002a 1B68     		ldr	r3, [r3, #0]
 15224 002c 3A68     		ldr	r2, [r7, #0]
 15225 002e C3F88C20 		str	r2, [r3, #140]
5757:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 15226              		.loc 2 5757 0
 15227 0032 4FF00003 		mov	r3, #0
 15228              	.L656:
5758:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15229              		.loc 2 5758 0
 15230 0036 1846     		mov	r0, r3
 15231 0038 07F10C07 		add	r7, r7, #12
 15232 003c BD46     		mov	sp, r7
 15233 003e 80BC     		pop	{r7}
 15234 0040 7047     		bx	lr
 15235              		.cfi_endproc
 15236              	.LFE128:
 15238 0042 00BF     		.section	.text.dwc_otg_get_param_phy_utmi_width,"ax",%progbits
 15239              		.align	2
 15240              		.global	dwc_otg_get_param_phy_utmi_width
 15241              		.thumb
 15242              		.thumb_func
 15244              	dwc_otg_get_param_phy_utmi_width:
 15245              	.LFB129:
5759:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5760:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_phy_utmi_width(dwc_otg_core_if_t * core_if)
5761:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15246              		.loc 2 5761 0
 15247              		.cfi_startproc
 15248              		@ args = 0, pretend = 0, frame = 8
 15249              		@ frame_needed = 1, uses_anonymous_args = 0
 15250              		@ link register save eliminated.
 15251 0000 80B4     		push	{r7}
 15252              	.LCFI333:
 15253              		.cfi_def_cfa_offset 4
 15254              		.cfi_offset 7, -4
 15255 0002 83B0     		sub	sp, sp, #12
 15256              	.LCFI334:
 15257              		.cfi_def_cfa_offset 16
 15258 0004 00AF     		add	r7, sp, #0
 15259              	.LCFI335:
 15260              		.cfi_def_cfa_register 7
 15261 0006 7860     		str	r0, [r7, #4]
5762:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->phy_utmi_width;
 15262              		.loc 2 5762 0
 15263 0008 7B68     		ldr	r3, [r7, #4]
 15264 000a 1B68     		ldr	r3, [r3, #0]
 15265 000c D3F88C30 		ldr	r3, [r3, #140]
5763:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15266              		.loc 2 5763 0
 15267 0010 1846     		mov	r0, r3
 15268 0012 07F10C07 		add	r7, r7, #12
 15269 0016 BD46     		mov	sp, r7
 15270 0018 80BC     		pop	{r7}
 15271 001a 7047     		bx	lr
 15272              		.cfi_endproc
 15273              	.LFE129:
 15275              		.section	.text.dwc_otg_set_param_ulpi_fs_ls,"ax",%progbits
 15276              		.align	2
 15277              		.global	dwc_otg_set_param_ulpi_fs_ls
 15278              		.thumb
 15279              		.thumb_func
 15281              	dwc_otg_set_param_ulpi_fs_ls:
 15282              	.LFB130:
5764:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5765:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if, int32_t val)
5766:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15283              		.loc 2 5766 0
 15284              		.cfi_startproc
 15285              		@ args = 0, pretend = 0, frame = 8
 15286              		@ frame_needed = 1, uses_anonymous_args = 0
 15287              		@ link register save eliminated.
 15288 0000 80B4     		push	{r7}
 15289              	.LCFI336:
 15290              		.cfi_def_cfa_offset 4
 15291              		.cfi_offset 7, -4
 15292 0002 83B0     		sub	sp, sp, #12
 15293              	.LCFI337:
 15294              		.cfi_def_cfa_offset 16
 15295 0004 00AF     		add	r7, sp, #0
 15296              	.LCFI338:
 15297              		.cfi_def_cfa_register 7
 15298 0006 7860     		str	r0, [r7, #4]
 15299 0008 3960     		str	r1, [r7, #0]
5767:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 15300              		.loc 2 5767 0
 15301 000a 3B68     		ldr	r3, [r7, #0]
 15302 000c 002B     		cmp	r3, #0
 15303 000e 02DB     		blt	.L660
 15304              		.loc 2 5767 0 is_stmt 0 discriminator 1
 15305 0010 3B68     		ldr	r3, [r7, #0]
 15306 0012 012B     		cmp	r3, #1
 15307 0014 02DD     		ble	.L661
 15308              	.L660:
5768:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for ulpi_fs_ls\n");
5769:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("ulpi_fs_ls must be 0 or 1\n");
5770:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15309              		.loc 2 5770 0 is_stmt 1
 15310 0016 6FF47A73 		mvn	r3, #1000
 15311 001a 06E0     		b	.L662
 15312              	.L661:
5771:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5772:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5773:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->ulpi_fs_ls = val;
 15313              		.loc 2 5773 0
 15314 001c 7B68     		ldr	r3, [r7, #4]
 15315 001e 1B68     		ldr	r3, [r3, #0]
 15316 0020 3A68     		ldr	r2, [r7, #0]
 15317 0022 C3F89C20 		str	r2, [r3, #156]
5774:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 15318              		.loc 2 5774 0
 15319 0026 4FF00003 		mov	r3, #0
 15320              	.L662:
5775:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15321              		.loc 2 5775 0
 15322 002a 1846     		mov	r0, r3
 15323 002c 07F10C07 		add	r7, r7, #12
 15324 0030 BD46     		mov	sp, r7
 15325 0032 80BC     		pop	{r7}
 15326 0034 7047     		bx	lr
 15327              		.cfi_endproc
 15328              	.LFE130:
 15330 0036 00BF     		.section	.text.dwc_otg_get_param_ulpi_fs_ls,"ax",%progbits
 15331              		.align	2
 15332              		.global	dwc_otg_get_param_ulpi_fs_ls
 15333              		.thumb
 15334              		.thumb_func
 15336              	dwc_otg_get_param_ulpi_fs_ls:
 15337              	.LFB131:
5776:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5777:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if)
5778:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15338              		.loc 2 5778 0
 15339              		.cfi_startproc
 15340              		@ args = 0, pretend = 0, frame = 8
 15341              		@ frame_needed = 1, uses_anonymous_args = 0
 15342              		@ link register save eliminated.
 15343 0000 80B4     		push	{r7}
 15344              	.LCFI339:
 15345              		.cfi_def_cfa_offset 4
 15346              		.cfi_offset 7, -4
 15347 0002 83B0     		sub	sp, sp, #12
 15348              	.LCFI340:
 15349              		.cfi_def_cfa_offset 16
 15350 0004 00AF     		add	r7, sp, #0
 15351              	.LCFI341:
 15352              		.cfi_def_cfa_register 7
 15353 0006 7860     		str	r0, [r7, #4]
5779:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->ulpi_fs_ls;
 15354              		.loc 2 5779 0
 15355 0008 7B68     		ldr	r3, [r7, #4]
 15356 000a 1B68     		ldr	r3, [r3, #0]
 15357 000c D3F89C30 		ldr	r3, [r3, #156]
5780:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15358              		.loc 2 5780 0
 15359 0010 1846     		mov	r0, r3
 15360 0012 07F10C07 		add	r7, r7, #12
 15361 0016 BD46     		mov	sp, r7
 15362 0018 80BC     		pop	{r7}
 15363 001a 7047     		bx	lr
 15364              		.cfi_endproc
 15365              	.LFE131:
 15367              		.section	.text.dwc_otg_set_param_ts_dline,"ax",%progbits
 15368              		.align	2
 15369              		.global	dwc_otg_set_param_ts_dline
 15370              		.thumb
 15371              		.thumb_func
 15373              	dwc_otg_set_param_ts_dline:
 15374              	.LFB132:
5781:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5782:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_ts_dline(dwc_otg_core_if_t * core_if, int32_t val)
5783:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15375              		.loc 2 5783 0
 15376              		.cfi_startproc
 15377              		@ args = 0, pretend = 0, frame = 8
 15378              		@ frame_needed = 1, uses_anonymous_args = 0
 15379              		@ link register save eliminated.
 15380 0000 80B4     		push	{r7}
 15381              	.LCFI342:
 15382              		.cfi_def_cfa_offset 4
 15383              		.cfi_offset 7, -4
 15384 0002 83B0     		sub	sp, sp, #12
 15385              	.LCFI343:
 15386              		.cfi_def_cfa_offset 16
 15387 0004 00AF     		add	r7, sp, #0
 15388              	.LCFI344:
 15389              		.cfi_def_cfa_register 7
 15390 0006 7860     		str	r0, [r7, #4]
 15391 0008 3960     		str	r1, [r7, #0]
5784:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 15392              		.loc 2 5784 0
 15393 000a 3B68     		ldr	r3, [r7, #0]
 15394 000c 002B     		cmp	r3, #0
 15395 000e 02DB     		blt	.L666
 15396              		.loc 2 5784 0 is_stmt 0 discriminator 1
 15397 0010 3B68     		ldr	r3, [r7, #0]
 15398 0012 012B     		cmp	r3, #1
 15399 0014 02DD     		ble	.L667
 15400              	.L666:
5785:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for ts_dline\n");
5786:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("ts_dline must be 0 or 1\n");
5787:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15401              		.loc 2 5787 0 is_stmt 1
 15402 0016 6FF47A73 		mvn	r3, #1000
 15403 001a 06E0     		b	.L668
 15404              	.L667:
5788:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5789:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5790:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->ts_dline = val;
 15405              		.loc 2 5790 0
 15406 001c 7B68     		ldr	r3, [r7, #4]
 15407 001e 1B68     		ldr	r3, [r3, #0]
 15408 0020 3A68     		ldr	r2, [r7, #0]
 15409 0022 C3F8A020 		str	r2, [r3, #160]
5791:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 15410              		.loc 2 5791 0
 15411 0026 4FF00003 		mov	r3, #0
 15412              	.L668:
5792:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15413              		.loc 2 5792 0
 15414 002a 1846     		mov	r0, r3
 15415 002c 07F10C07 		add	r7, r7, #12
 15416 0030 BD46     		mov	sp, r7
 15417 0032 80BC     		pop	{r7}
 15418 0034 7047     		bx	lr
 15419              		.cfi_endproc
 15420              	.LFE132:
 15422 0036 00BF     		.section	.text.dwc_otg_get_param_ts_dline,"ax",%progbits
 15423              		.align	2
 15424              		.global	dwc_otg_get_param_ts_dline
 15425              		.thumb
 15426              		.thumb_func
 15428              	dwc_otg_get_param_ts_dline:
 15429              	.LFB133:
5793:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5794:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_ts_dline(dwc_otg_core_if_t * core_if)
5795:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15430              		.loc 2 5795 0
 15431              		.cfi_startproc
 15432              		@ args = 0, pretend = 0, frame = 8
 15433              		@ frame_needed = 1, uses_anonymous_args = 0
 15434              		@ link register save eliminated.
 15435 0000 80B4     		push	{r7}
 15436              	.LCFI345:
 15437              		.cfi_def_cfa_offset 4
 15438              		.cfi_offset 7, -4
 15439 0002 83B0     		sub	sp, sp, #12
 15440              	.LCFI346:
 15441              		.cfi_def_cfa_offset 16
 15442 0004 00AF     		add	r7, sp, #0
 15443              	.LCFI347:
 15444              		.cfi_def_cfa_register 7
 15445 0006 7860     		str	r0, [r7, #4]
5796:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->ts_dline;
 15446              		.loc 2 5796 0
 15447 0008 7B68     		ldr	r3, [r7, #4]
 15448 000a 1B68     		ldr	r3, [r3, #0]
 15449 000c D3F8A030 		ldr	r3, [r3, #160]
5797:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15450              		.loc 2 5797 0
 15451 0010 1846     		mov	r0, r3
 15452 0012 07F10C07 		add	r7, r7, #12
 15453 0016 BD46     		mov	sp, r7
 15454 0018 80BC     		pop	{r7}
 15455 001a 7047     		bx	lr
 15456              		.cfi_endproc
 15457              	.LFE133:
 15459              		.section	.text.dwc_otg_set_param_i2c_enable,"ax",%progbits
 15460              		.align	2
 15461              		.global	dwc_otg_set_param_i2c_enable
 15462              		.thumb
 15463              		.thumb_func
 15465              	dwc_otg_set_param_i2c_enable:
 15466              	.LFB134:
5798:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5799:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_i2c_enable(dwc_otg_core_if_t * core_if, int32_t val)
5800:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15467              		.loc 2 5800 0
 15468              		.cfi_startproc
 15469              		@ args = 0, pretend = 0, frame = 16
 15470              		@ frame_needed = 1, uses_anonymous_args = 0
 15471 0000 80B5     		push	{r7, lr}
 15472              	.LCFI348:
 15473              		.cfi_def_cfa_offset 8
 15474              		.cfi_offset 7, -8
 15475              		.cfi_offset 14, -4
 15476 0002 84B0     		sub	sp, sp, #16
 15477              	.LCFI349:
 15478              		.cfi_def_cfa_offset 24
 15479 0004 00AF     		add	r7, sp, #0
 15480              	.LCFI350:
 15481              		.cfi_def_cfa_register 7
 15482 0006 7860     		str	r0, [r7, #4]
 15483 0008 3960     		str	r1, [r7, #0]
5801:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 15484              		.loc 2 5801 0
 15485 000a 4FF00003 		mov	r3, #0
 15486 000e FB60     		str	r3, [r7, #12]
5802:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 15487              		.loc 2 5802 0
 15488 0010 3B68     		ldr	r3, [r7, #0]
 15489 0012 002B     		cmp	r3, #0
 15490 0014 02DB     		blt	.L672
 15491              		.loc 2 5802 0 is_stmt 0 discriminator 1
 15492 0016 3B68     		ldr	r3, [r7, #0]
 15493 0018 012B     		cmp	r3, #1
 15494 001a 02DD     		ble	.L673
 15495              	.L672:
5803:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for i2c_enable\n");
5804:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("i2c_enable must be 0 or 1\n");
5805:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15496              		.loc 2 5805 0 is_stmt 1
 15497 001c 6FF47A73 		mvn	r3, #1000
 15498 0020 1DE0     		b	.L674
 15499              	.L673:
5806:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5807:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #ifndef NO_FS_PHY_HW_CHECK
5808:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val == 1 && core_if->hwcfg3.b.i2c == 0) {
 15500              		.loc 2 5808 0
 15501 0022 3B68     		ldr	r3, [r7, #0]
 15502 0024 012B     		cmp	r3, #1
 15503 0026 14D1     		bne	.L675
 15504              		.loc 2 5808 0 is_stmt 0 discriminator 1
 15505 0028 7B68     		ldr	r3, [r7, #4]
 15506 002a 93F85530 		ldrb	r3, [r3, #85]	@ zero_extendqisi2
 15507 002e 03F00103 		and	r3, r3, #1
 15508 0032 DBB2     		uxtb	r3, r3
 15509 0034 002B     		cmp	r3, #0
 15510 0036 0CD1     		bne	.L675
5809:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->i2c_enable)) {
 15511              		.loc 2 5809 0 is_stmt 1
 15512 0038 7B68     		ldr	r3, [r7, #4]
 15513 003a 1B68     		ldr	r3, [r3, #0]
 15514 003c D3F89830 		ldr	r3, [r3, #152]
 15515 0040 1846     		mov	r0, r3
 15516 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
5810:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5811:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for i2c_enable. Check HW configuration.\n",
5812:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5813:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5814:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 15517              		.loc 2 5814 0
 15518 0046 4FF00003 		mov	r3, #0
 15519 004a 3B60     		str	r3, [r7, #0]
5815:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 15520              		.loc 2 5815 0
 15521 004c 6FF47A73 		mvn	r3, #1000
 15522 0050 FB60     		str	r3, [r7, #12]
 15523              	.L675:
5816:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5817:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** #endif
5818:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5819:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->i2c_enable = val;
 15524              		.loc 2 5819 0
 15525 0052 7B68     		ldr	r3, [r7, #4]
 15526 0054 1B68     		ldr	r3, [r3, #0]
 15527 0056 3A68     		ldr	r2, [r7, #0]
 15528 0058 C3F89820 		str	r2, [r3, #152]
5820:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 15529              		.loc 2 5820 0
 15530 005c FB68     		ldr	r3, [r7, #12]
 15531              	.L674:
5821:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15532              		.loc 2 5821 0
 15533 005e 1846     		mov	r0, r3
 15534 0060 07F11007 		add	r7, r7, #16
 15535 0064 BD46     		mov	sp, r7
 15536 0066 80BD     		pop	{r7, pc}
 15537              		.cfi_endproc
 15538              	.LFE134:
 15540              		.section	.text.dwc_otg_get_param_i2c_enable,"ax",%progbits
 15541              		.align	2
 15542              		.global	dwc_otg_get_param_i2c_enable
 15543              		.thumb
 15544              		.thumb_func
 15546              	dwc_otg_get_param_i2c_enable:
 15547              	.LFB135:
5822:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5823:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_i2c_enable(dwc_otg_core_if_t * core_if)
5824:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15548              		.loc 2 5824 0
 15549              		.cfi_startproc
 15550              		@ args = 0, pretend = 0, frame = 8
 15551              		@ frame_needed = 1, uses_anonymous_args = 0
 15552              		@ link register save eliminated.
 15553 0000 80B4     		push	{r7}
 15554              	.LCFI351:
 15555              		.cfi_def_cfa_offset 4
 15556              		.cfi_offset 7, -4
 15557 0002 83B0     		sub	sp, sp, #12
 15558              	.LCFI352:
 15559              		.cfi_def_cfa_offset 16
 15560 0004 00AF     		add	r7, sp, #0
 15561              	.LCFI353:
 15562              		.cfi_def_cfa_register 7
 15563 0006 7860     		str	r0, [r7, #4]
5825:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->i2c_enable;
 15564              		.loc 2 5825 0
 15565 0008 7B68     		ldr	r3, [r7, #4]
 15566 000a 1B68     		ldr	r3, [r3, #0]
 15567 000c D3F89830 		ldr	r3, [r3, #152]
5826:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15568              		.loc 2 5826 0
 15569 0010 1846     		mov	r0, r3
 15570 0012 07F10C07 		add	r7, r7, #12
 15571 0016 BD46     		mov	sp, r7
 15572 0018 80BC     		pop	{r7}
 15573 001a 7047     		bx	lr
 15574              		.cfi_endproc
 15575              	.LFE135:
 15577              		.section	.text.dwc_otg_set_param_dev_perio_tx_fifo_size,"ax",%progbits
 15578              		.align	2
 15579              		.global	dwc_otg_set_param_dev_perio_tx_fifo_size
 15580              		.thumb
 15581              		.thumb_func
 15583              	dwc_otg_set_param_dev_perio_tx_fifo_size:
 15584              	.LFB136:
5827:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5828:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
5829:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					     int32_t val, int fifo_num)
5830:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15585              		.loc 2 5830 0
 15586              		.cfi_startproc
 15587              		@ args = 0, pretend = 0, frame = 24
 15588              		@ frame_needed = 1, uses_anonymous_args = 0
 15589 0000 90B5     		push	{r4, r7, lr}
 15590              	.LCFI354:
 15591              		.cfi_def_cfa_offset 12
 15592              		.cfi_offset 4, -12
 15593              		.cfi_offset 7, -8
 15594              		.cfi_offset 14, -4
 15595 0002 87B0     		sub	sp, sp, #28
 15596              	.LCFI355:
 15597              		.cfi_def_cfa_offset 40
 15598 0004 00AF     		add	r7, sp, #0
 15599              	.LCFI356:
 15600              		.cfi_def_cfa_register 7
 15601 0006 F860     		str	r0, [r7, #12]
 15602 0008 B960     		str	r1, [r7, #8]
 15603 000a 7A60     		str	r2, [r7, #4]
5831:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 15604              		.loc 2 5831 0
 15605 000c 4FF00003 		mov	r3, #0
 15606 0010 7B61     		str	r3, [r7, #20]
5832:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5833:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 15607              		.loc 2 5833 0
 15608 0012 BB68     		ldr	r3, [r7, #8]
 15609 0014 032B     		cmp	r3, #3
 15610 0016 03DD     		ble	.L679
 15611              		.loc 2 5833 0 is_stmt 0 discriminator 1
 15612 0018 BB68     		ldr	r3, [r7, #8]
 15613 001a B3F5407F 		cmp	r3, #768
 15614 001e 02DD     		ble	.L680
 15615              	.L679:
5834:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for dev_perio_tx_fifo_size\n");
5835:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("dev_perio_tx_fifo_size must be 4-768\n");
5836:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15616              		.loc 2 5836 0 is_stmt 1
 15617 0020 6FF47A73 		mvn	r3, #1000
 15618 0024 35E0     		b	.L681
 15619              	.L680:
5837:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5838:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val >
 15620              		.loc 2 5839 0
 15621 0026 BC68     		ldr	r4, [r7, #8]
5840:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 15622              		.loc 2 5840 0
 15623 0028 FB68     		ldr	r3, [r7, #12]
 15624 002a 5A68     		ldr	r2, [r3, #4]
 15625 002c 7B68     		ldr	r3, [r7, #4]
 15626 002e 03F14003 		add	r3, r3, #64
 15627 0032 4FEA8303 		lsl	r3, r3, #2
 15628 0036 D318     		adds	r3, r2, r3
 15629 0038 03F10403 		add	r3, r3, #4
 15630 003c 1846     		mov	r0, r3
 15631 003e FFF7FEFF 		bl	DWC_READ_REG32
 15632 0042 0346     		mov	r3, r0
5839:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val >
 15633              		.loc 2 5839 0
 15634 0044 9C42     		cmp	r4, r3
 15635 0046 1BD9     		bls	.L682
5841:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5842:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->dev_perio_tx_fifo_size[fifo_num])) {
 15636              		.loc 2 5842 0
 15637 0048 FB68     		ldr	r3, [r7, #12]
 15638 004a 1B68     		ldr	r3, [r3, #0]
 15639 004c 7A68     		ldr	r2, [r7, #4]
 15640 004e 02F10C02 		add	r2, r2, #12
 15641 0052 53F82230 		ldr	r3, [r3, r2, lsl #2]
 15642 0056 1846     		mov	r0, r3
 15643 0058 FFF7FEFF 		bl	dwc_otg_param_initialized
5843:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5844:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("`%d' invalid for parameter `dev_perio_fifo_size_%d'. Check HW configuration.\n",
5845:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val, fifo_num);
5846:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5847:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 15644              		.loc 2 5847 0
 15645 005c FB68     		ldr	r3, [r7, #12]
 15646 005e 5A68     		ldr	r2, [r3, #4]
 15647 0060 7B68     		ldr	r3, [r7, #4]
 15648 0062 03F14003 		add	r3, r3, #64
 15649 0066 4FEA8303 		lsl	r3, r3, #2
 15650 006a D318     		adds	r3, r2, r3
 15651 006c 03F10403 		add	r3, r3, #4
 15652 0070 1846     		mov	r0, r3
 15653 0072 FFF7FEFF 		bl	DWC_READ_REG32
 15654 0076 0346     		mov	r3, r0
 15655 0078 BB60     		str	r3, [r7, #8]
5848:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 15656              		.loc 2 5848 0
 15657 007a 6FF47A73 		mvn	r3, #1000
 15658 007e 7B61     		str	r3, [r7, #20]
 15659              	.L682:
5849:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5850:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5851:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dev_perio_tx_fifo_size[fifo_num] = val;
 15660              		.loc 2 5851 0
 15661 0080 FB68     		ldr	r3, [r7, #12]
 15662 0082 1B68     		ldr	r3, [r3, #0]
 15663 0084 B968     		ldr	r1, [r7, #8]
 15664 0086 7A68     		ldr	r2, [r7, #4]
 15665 0088 02F10C02 		add	r2, r2, #12
 15666 008c 43F82210 		str	r1, [r3, r2, lsl #2]
5852:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 15667              		.loc 2 5852 0
 15668 0090 7B69     		ldr	r3, [r7, #20]
 15669              	.L681:
5853:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15670              		.loc 2 5853 0
 15671 0092 1846     		mov	r0, r3
 15672 0094 07F11C07 		add	r7, r7, #28
 15673 0098 BD46     		mov	sp, r7
 15674 009a 90BD     		pop	{r4, r7, pc}
 15675              		.cfi_endproc
 15676              	.LFE136:
 15678              		.section	.text.dwc_otg_get_param_dev_perio_tx_fifo_size,"ax",%progbits
 15679              		.align	2
 15680              		.global	dwc_otg_get_param_dev_perio_tx_fifo_size
 15681              		.thumb
 15682              		.thumb_func
 15684              	dwc_otg_get_param_dev_perio_tx_fifo_size:
 15685              	.LFB137:
5854:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5855:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
5856:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 						 int fifo_num)
5857:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15686              		.loc 2 5857 0
 15687              		.cfi_startproc
 15688              		@ args = 0, pretend = 0, frame = 8
 15689              		@ frame_needed = 1, uses_anonymous_args = 0
 15690              		@ link register save eliminated.
 15691 0000 80B4     		push	{r7}
 15692              	.LCFI357:
 15693              		.cfi_def_cfa_offset 4
 15694              		.cfi_offset 7, -4
 15695 0002 83B0     		sub	sp, sp, #12
 15696              	.LCFI358:
 15697              		.cfi_def_cfa_offset 16
 15698 0004 00AF     		add	r7, sp, #0
 15699              	.LCFI359:
 15700              		.cfi_def_cfa_register 7
 15701 0006 7860     		str	r0, [r7, #4]
 15702 0008 3960     		str	r1, [r7, #0]
5858:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dev_perio_tx_fifo_size[fifo_num];
 15703              		.loc 2 5858 0
 15704 000a 7B68     		ldr	r3, [r7, #4]
 15705 000c 1B68     		ldr	r3, [r3, #0]
 15706 000e 3A68     		ldr	r2, [r7, #0]
 15707 0010 02F10C02 		add	r2, r2, #12
 15708 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
5859:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15709              		.loc 2 5859 0
 15710 0018 1846     		mov	r0, r3
 15711 001a 07F10C07 		add	r7, r7, #12
 15712 001e BD46     		mov	sp, r7
 15713 0020 80BC     		pop	{r7}
 15714 0022 7047     		bx	lr
 15715              		.cfi_endproc
 15716              	.LFE137:
 15718              		.section	.text.dwc_otg_set_param_en_multiple_tx_fifo,"ax",%progbits
 15719              		.align	2
 15720              		.global	dwc_otg_set_param_en_multiple_tx_fifo
 15721              		.thumb
 15722              		.thumb_func
 15724              	dwc_otg_set_param_en_multiple_tx_fifo:
 15725              	.LFB138:
5860:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5861:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if,
5862:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					  int32_t val)
5863:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15726              		.loc 2 5863 0
 15727              		.cfi_startproc
 15728              		@ args = 0, pretend = 0, frame = 16
 15729              		@ frame_needed = 1, uses_anonymous_args = 0
 15730 0000 80B5     		push	{r7, lr}
 15731              	.LCFI360:
 15732              		.cfi_def_cfa_offset 8
 15733              		.cfi_offset 7, -8
 15734              		.cfi_offset 14, -4
 15735 0002 84B0     		sub	sp, sp, #16
 15736              	.LCFI361:
 15737              		.cfi_def_cfa_offset 24
 15738 0004 00AF     		add	r7, sp, #0
 15739              	.LCFI362:
 15740              		.cfi_def_cfa_register 7
 15741 0006 7860     		str	r0, [r7, #4]
 15742 0008 3960     		str	r1, [r7, #0]
5864:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 15743              		.loc 2 5864 0
 15744 000a 4FF00003 		mov	r3, #0
 15745 000e FB60     		str	r3, [r7, #12]
5865:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 15746              		.loc 2 5865 0
 15747 0010 3B68     		ldr	r3, [r7, #0]
 15748 0012 002B     		cmp	r3, #0
 15749 0014 02DB     		blt	.L686
 15750              		.loc 2 5865 0 is_stmt 0 discriminator 1
 15751 0016 3B68     		ldr	r3, [r7, #0]
 15752 0018 012B     		cmp	r3, #1
 15753 001a 02DD     		ble	.L687
 15754              	.L686:
5866:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for en_multiple_tx_fifo,\n");
5867:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("en_multiple_tx_fifo must be 0 or 1\n");
5868:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15755              		.loc 2 5868 0 is_stmt 1
 15756 001c 6FF47A73 		mvn	r3, #1000
 15757 0020 1DE0     		b	.L688
 15758              	.L687:
5869:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5870:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5871:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val == 1 && core_if->hwcfg4.b.ded_fifo_en == 0) {
 15759              		.loc 2 5871 0
 15760 0022 3B68     		ldr	r3, [r7, #0]
 15761 0024 012B     		cmp	r3, #1
 15762 0026 14D1     		bne	.L689
 15763              		.loc 2 5871 0 is_stmt 0 discriminator 1
 15764 0028 7B68     		ldr	r3, [r7, #4]
 15765 002a 93F85B30 		ldrb	r3, [r3, #91]	@ zero_extendqisi2
 15766 002e 03F00203 		and	r3, r3, #2
 15767 0032 DBB2     		uxtb	r3, r3
 15768 0034 002B     		cmp	r3, #0
 15769 0036 0CD1     		bne	.L689
5872:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5873:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->en_multiple_tx_fifo)) {
 15770              		.loc 2 5873 0 is_stmt 1
 15771 0038 7B68     		ldr	r3, [r7, #4]
 15772 003a 1B68     		ldr	r3, [r3, #0]
 15773 003c D3F8A430 		ldr	r3, [r3, #164]
 15774 0040 1846     		mov	r0, r3
 15775 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
5874:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5875:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter en_multiple_tx_fifo. Check HW configuration.\n",
5876:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5877:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5878:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 15776              		.loc 2 5878 0
 15777 0046 4FF00003 		mov	r3, #0
 15778 004a 3B60     		str	r3, [r7, #0]
5879:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 15779              		.loc 2 5879 0
 15780 004c 6FF47A73 		mvn	r3, #1000
 15781 0050 FB60     		str	r3, [r7, #12]
 15782              	.L689:
5880:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5881:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5882:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->en_multiple_tx_fifo = val;
 15783              		.loc 2 5882 0
 15784 0052 7B68     		ldr	r3, [r7, #4]
 15785 0054 1B68     		ldr	r3, [r3, #0]
 15786 0056 3A68     		ldr	r2, [r7, #0]
 15787 0058 C3F8A420 		str	r2, [r3, #164]
5883:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 15788              		.loc 2 5883 0
 15789 005c FB68     		ldr	r3, [r7, #12]
 15790              	.L688:
5884:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15791              		.loc 2 5884 0
 15792 005e 1846     		mov	r0, r3
 15793 0060 07F11007 		add	r7, r7, #16
 15794 0064 BD46     		mov	sp, r7
 15795 0066 80BD     		pop	{r7, pc}
 15796              		.cfi_endproc
 15797              	.LFE138:
 15799              		.section	.text.dwc_otg_get_param_en_multiple_tx_fifo,"ax",%progbits
 15800              		.align	2
 15801              		.global	dwc_otg_get_param_en_multiple_tx_fifo
 15802              		.thumb
 15803              		.thumb_func
 15805              	dwc_otg_get_param_en_multiple_tx_fifo:
 15806              	.LFB139:
5885:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5886:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if)
5887:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15807              		.loc 2 5887 0
 15808              		.cfi_startproc
 15809              		@ args = 0, pretend = 0, frame = 8
 15810              		@ frame_needed = 1, uses_anonymous_args = 0
 15811              		@ link register save eliminated.
 15812 0000 80B4     		push	{r7}
 15813              	.LCFI363:
 15814              		.cfi_def_cfa_offset 4
 15815              		.cfi_offset 7, -4
 15816 0002 83B0     		sub	sp, sp, #12
 15817              	.LCFI364:
 15818              		.cfi_def_cfa_offset 16
 15819 0004 00AF     		add	r7, sp, #0
 15820              	.LCFI365:
 15821              		.cfi_def_cfa_register 7
 15822 0006 7860     		str	r0, [r7, #4]
5888:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->en_multiple_tx_fifo;
 15823              		.loc 2 5888 0
 15824 0008 7B68     		ldr	r3, [r7, #4]
 15825 000a 1B68     		ldr	r3, [r3, #0]
 15826 000c D3F8A430 		ldr	r3, [r3, #164]
5889:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15827              		.loc 2 5889 0
 15828 0010 1846     		mov	r0, r3
 15829 0012 07F10C07 		add	r7, r7, #12
 15830 0016 BD46     		mov	sp, r7
 15831 0018 80BC     		pop	{r7}
 15832 001a 7047     		bx	lr
 15833              		.cfi_endproc
 15834              	.LFE139:
 15836              		.section	.text.dwc_otg_set_param_dev_tx_fifo_size,"ax",%progbits
 15837              		.align	2
 15838              		.global	dwc_otg_set_param_dev_tx_fifo_size
 15839              		.thumb
 15840              		.thumb_func
 15842              	dwc_otg_set_param_dev_tx_fifo_size:
 15843              	.LFB140:
5890:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5891:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val,
5892:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				       int fifo_num)
5893:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15844              		.loc 2 5893 0
 15845              		.cfi_startproc
 15846              		@ args = 0, pretend = 0, frame = 24
 15847              		@ frame_needed = 1, uses_anonymous_args = 0
 15848 0000 90B5     		push	{r4, r7, lr}
 15849              	.LCFI366:
 15850              		.cfi_def_cfa_offset 12
 15851              		.cfi_offset 4, -12
 15852              		.cfi_offset 7, -8
 15853              		.cfi_offset 14, -4
 15854 0002 87B0     		sub	sp, sp, #28
 15855              	.LCFI367:
 15856              		.cfi_def_cfa_offset 40
 15857 0004 00AF     		add	r7, sp, #0
 15858              	.LCFI368:
 15859              		.cfi_def_cfa_register 7
 15860 0006 F860     		str	r0, [r7, #12]
 15861 0008 B960     		str	r1, [r7, #8]
 15862 000a 7A60     		str	r2, [r7, #4]
5894:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 15863              		.loc 2 5894 0
 15864 000c 4FF00003 		mov	r3, #0
 15865 0010 7B61     		str	r3, [r7, #20]
5895:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5896:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 15866              		.loc 2 5896 0
 15867 0012 BB68     		ldr	r3, [r7, #8]
 15868 0014 032B     		cmp	r3, #3
 15869 0016 03DD     		ble	.L693
 15870              		.loc 2 5896 0 is_stmt 0 discriminator 1
 15871 0018 BB68     		ldr	r3, [r7, #8]
 15872 001a B3F5407F 		cmp	r3, #768
 15873 001e 02DD     		ble	.L694
 15874              	.L693:
5897:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for dev_tx_fifo_size\n");
5898:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("dev_tx_fifo_size must be 4-768\n");
5899:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 15875              		.loc 2 5899 0 is_stmt 1
 15876 0020 6FF47A73 		mvn	r3, #1000
 15877 0024 35E0     		b	.L695
 15878              	.L694:
5900:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5901:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val >
 15879              		.loc 2 5902 0
 15880 0026 BC68     		ldr	r4, [r7, #8]
5903:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 15881              		.loc 2 5903 0
 15882 0028 FB68     		ldr	r3, [r7, #12]
 15883 002a 5A68     		ldr	r2, [r3, #4]
 15884 002c 7B68     		ldr	r3, [r7, #4]
 15885 002e 03F14003 		add	r3, r3, #64
 15886 0032 4FEA8303 		lsl	r3, r3, #2
 15887 0036 D318     		adds	r3, r2, r3
 15888 0038 03F10403 		add	r3, r3, #4
 15889 003c 1846     		mov	r0, r3
 15890 003e FFF7FEFF 		bl	DWC_READ_REG32
 15891 0042 0346     		mov	r3, r0
5902:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val >
 15892              		.loc 2 5902 0
 15893 0044 9C42     		cmp	r4, r3
 15894 0046 1BD9     		bls	.L696
5904:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
5905:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->dev_tx_fifo_size[fifo_num])) {
 15895              		.loc 2 5905 0
 15896 0048 FB68     		ldr	r3, [r7, #12]
 15897 004a 1B68     		ldr	r3, [r3, #0]
 15898 004c 7A68     		ldr	r2, [r7, #4]
 15899 004e 02F12A02 		add	r2, r2, #42
 15900 0052 53F82230 		ldr	r3, [r3, r2, lsl #2]
 15901 0056 1846     		mov	r0, r3
 15902 0058 FFF7FEFF 		bl	dwc_otg_param_initialized
5906:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5907:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("`%d' invalid for parameter `dev_tx_fifo_size_%d'. Check HW configuration.\n",
5908:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val, fifo_num);
5909:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5910:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 15903              		.loc 2 5910 0
 15904 005c FB68     		ldr	r3, [r7, #12]
 15905 005e 5A68     		ldr	r2, [r3, #4]
 15906 0060 7B68     		ldr	r3, [r7, #4]
 15907 0062 03F14003 		add	r3, r3, #64
 15908 0066 4FEA8303 		lsl	r3, r3, #2
 15909 006a D318     		adds	r3, r2, r3
 15910 006c 03F10403 		add	r3, r3, #4
 15911 0070 1846     		mov	r0, r3
 15912 0072 FFF7FEFF 		bl	DWC_READ_REG32
 15913 0076 0346     		mov	r3, r0
 15914 0078 BB60     		str	r3, [r7, #8]
5911:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 15915              		.loc 2 5911 0
 15916 007a 6FF47A73 		mvn	r3, #1000
 15917 007e 7B61     		str	r3, [r7, #20]
 15918              	.L696:
5912:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5913:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5914:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dev_tx_fifo_size[fifo_num] = val;
 15919              		.loc 2 5914 0
 15920 0080 FB68     		ldr	r3, [r7, #12]
 15921 0082 1B68     		ldr	r3, [r3, #0]
 15922 0084 B968     		ldr	r1, [r7, #8]
 15923 0086 7A68     		ldr	r2, [r7, #4]
 15924 0088 02F12A02 		add	r2, r2, #42
 15925 008c 43F82210 		str	r1, [r3, r2, lsl #2]
5915:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 15926              		.loc 2 5915 0
 15927 0090 7B69     		ldr	r3, [r7, #20]
 15928              	.L695:
5916:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15929              		.loc 2 5916 0
 15930 0092 1846     		mov	r0, r3
 15931 0094 07F11C07 		add	r7, r7, #28
 15932 0098 BD46     		mov	sp, r7
 15933 009a 90BD     		pop	{r4, r7, pc}
 15934              		.cfi_endproc
 15935              	.LFE140:
 15937              		.section	.text.dwc_otg_get_param_dev_tx_fifo_size,"ax",%progbits
 15938              		.align	2
 15939              		.global	dwc_otg_get_param_dev_tx_fifo_size
 15940              		.thumb
 15941              		.thumb_func
 15943              	dwc_otg_get_param_dev_tx_fifo_size:
 15944              	.LFB141:
5917:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5918:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if,
5919:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 					   int fifo_num)
5920:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15945              		.loc 2 5920 0
 15946              		.cfi_startproc
 15947              		@ args = 0, pretend = 0, frame = 8
 15948              		@ frame_needed = 1, uses_anonymous_args = 0
 15949              		@ link register save eliminated.
 15950 0000 80B4     		push	{r7}
 15951              	.LCFI369:
 15952              		.cfi_def_cfa_offset 4
 15953              		.cfi_offset 7, -4
 15954 0002 83B0     		sub	sp, sp, #12
 15955              	.LCFI370:
 15956              		.cfi_def_cfa_offset 16
 15957 0004 00AF     		add	r7, sp, #0
 15958              	.LCFI371:
 15959              		.cfi_def_cfa_register 7
 15960 0006 7860     		str	r0, [r7, #4]
 15961 0008 3960     		str	r1, [r7, #0]
5921:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dev_tx_fifo_size[fifo_num];
 15962              		.loc 2 5921 0
 15963 000a 7B68     		ldr	r3, [r7, #4]
 15964 000c 1B68     		ldr	r3, [r3, #0]
 15965 000e 3A68     		ldr	r2, [r7, #0]
 15966 0010 02F12A02 		add	r2, r2, #42
 15967 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
5922:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 15968              		.loc 2 5922 0
 15969 0018 1846     		mov	r0, r3
 15970 001a 07F10C07 		add	r7, r7, #12
 15971 001e BD46     		mov	sp, r7
 15972 0020 80BC     		pop	{r7}
 15973 0022 7047     		bx	lr
 15974              		.cfi_endproc
 15975              	.LFE141:
 15977              		.section	.text.dwc_otg_set_param_thr_ctl,"ax",%progbits
 15978              		.align	2
 15979              		.global	dwc_otg_set_param_thr_ctl
 15980              		.thumb
 15981              		.thumb_func
 15983              	dwc_otg_set_param_thr_ctl:
 15984              	.LFB142:
5923:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5924:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_thr_ctl(dwc_otg_core_if_t * core_if, int32_t val)
5925:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 15985              		.loc 2 5925 0
 15986              		.cfi_startproc
 15987              		@ args = 0, pretend = 0, frame = 16
 15988              		@ frame_needed = 1, uses_anonymous_args = 0
 15989 0000 80B5     		push	{r7, lr}
 15990              	.LCFI372:
 15991              		.cfi_def_cfa_offset 8
 15992              		.cfi_offset 7, -8
 15993              		.cfi_offset 14, -4
 15994 0002 84B0     		sub	sp, sp, #16
 15995              	.LCFI373:
 15996              		.cfi_def_cfa_offset 24
 15997 0004 00AF     		add	r7, sp, #0
 15998              	.LCFI374:
 15999              		.cfi_def_cfa_register 7
 16000 0006 7860     		str	r0, [r7, #4]
 16001 0008 3960     		str	r1, [r7, #0]
5926:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 16002              		.loc 2 5926 0
 16003 000a 4FF00003 		mov	r3, #0
 16004 000e FB60     		str	r3, [r7, #12]
5927:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5928:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 7)) {
 16005              		.loc 2 5928 0
 16006 0010 3B68     		ldr	r3, [r7, #0]
 16007 0012 002B     		cmp	r3, #0
 16008 0014 02DB     		blt	.L700
 16009              		.loc 2 5928 0 is_stmt 0 discriminator 1
 16010 0016 3B68     		ldr	r3, [r7, #0]
 16011 0018 072B     		cmp	r3, #7
 16012 001a 02DD     		ble	.L701
 16013              	.L700:
5929:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for thr_ctl\n");
5930:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("thr_ctl must be 0-7\n");
5931:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16014              		.loc 2 5931 0 is_stmt 1
 16015 001c 6FF47A73 		mvn	r3, #1000
 16016 0020 23E0     		b	.L702
 16017              	.L701:
5932:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5933:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val != 0) &&
 16018              		.loc 2 5934 0
 16019 0022 3B68     		ldr	r3, [r7, #0]
 16020 0024 002B     		cmp	r3, #0
 16021 0026 1AD0     		beq	.L703
5935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (!dwc_otg_get_param_dma_enable(core_if) ||
 16022              		.loc 2 5935 0 discriminator 1
 16023 0028 7868     		ldr	r0, [r7, #4]
 16024 002a FFF7FEFF 		bl	dwc_otg_get_param_dma_enable
 16025 002e 0346     		mov	r3, r0
5934:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val != 0) &&
 16026              		.loc 2 5934 0 discriminator 1
 16027 0030 002B     		cmp	r3, #0
 16028 0032 07D0     		beq	.L704
5936:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	     !core_if->hwcfg4.b.ded_fifo_en)) {
 16029              		.loc 2 5936 0
 16030 0034 7B68     		ldr	r3, [r7, #4]
 16031 0036 93F85B30 		ldrb	r3, [r3, #91]	@ zero_extendqisi2
 16032 003a 03F00203 		and	r3, r3, #2
 16033 003e DBB2     		uxtb	r3, r3
5935:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    (!dwc_otg_get_param_dma_enable(core_if) ||
 16034              		.loc 2 5935 0
 16035 0040 002B     		cmp	r3, #0
 16036 0042 0CD1     		bne	.L703
 16037              	.L704:
5937:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->thr_ctl)) {
 16038              		.loc 2 5937 0
 16039 0044 7B68     		ldr	r3, [r7, #4]
 16040 0046 1B68     		ldr	r3, [r3, #0]
 16041 0048 D3F8E430 		ldr	r3, [r3, #228]
 16042 004c 1846     		mov	r0, r3
 16043 004e FFF7FEFF 		bl	dwc_otg_param_initialized
5938:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5939:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter thr_ctl. Check HW configuration.\n",
5940:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5941:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5942:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 16044              		.loc 2 5942 0
 16045 0052 4FF00003 		mov	r3, #0
 16046 0056 3B60     		str	r3, [r7, #0]
5943:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 16047              		.loc 2 5943 0
 16048 0058 6FF47A73 		mvn	r3, #1000
 16049 005c FB60     		str	r3, [r7, #12]
 16050              	.L703:
5944:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5945:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5946:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->thr_ctl = val;
 16051              		.loc 2 5946 0
 16052 005e 7B68     		ldr	r3, [r7, #4]
 16053 0060 1B68     		ldr	r3, [r3, #0]
 16054 0062 3A68     		ldr	r2, [r7, #0]
 16055 0064 C3F8E420 		str	r2, [r3, #228]
5947:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 16056              		.loc 2 5947 0
 16057 0068 FB68     		ldr	r3, [r7, #12]
 16058              	.L702:
5948:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16059              		.loc 2 5948 0
 16060 006a 1846     		mov	r0, r3
 16061 006c 07F11007 		add	r7, r7, #16
 16062 0070 BD46     		mov	sp, r7
 16063 0072 80BD     		pop	{r7, pc}
 16064              		.cfi_endproc
 16065              	.LFE142:
 16067              		.section	.text.dwc_otg_get_param_thr_ctl,"ax",%progbits
 16068              		.align	2
 16069              		.global	dwc_otg_get_param_thr_ctl
 16070              		.thumb
 16071              		.thumb_func
 16073              	dwc_otg_get_param_thr_ctl:
 16074              	.LFB143:
5949:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5950:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_thr_ctl(dwc_otg_core_if_t * core_if)
5951:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16075              		.loc 2 5951 0
 16076              		.cfi_startproc
 16077              		@ args = 0, pretend = 0, frame = 8
 16078              		@ frame_needed = 1, uses_anonymous_args = 0
 16079              		@ link register save eliminated.
 16080 0000 80B4     		push	{r7}
 16081              	.LCFI375:
 16082              		.cfi_def_cfa_offset 4
 16083              		.cfi_offset 7, -4
 16084 0002 83B0     		sub	sp, sp, #12
 16085              	.LCFI376:
 16086              		.cfi_def_cfa_offset 16
 16087 0004 00AF     		add	r7, sp, #0
 16088              	.LCFI377:
 16089              		.cfi_def_cfa_register 7
 16090 0006 7860     		str	r0, [r7, #4]
5952:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->thr_ctl;
 16091              		.loc 2 5952 0
 16092 0008 7B68     		ldr	r3, [r7, #4]
 16093 000a 1B68     		ldr	r3, [r3, #0]
 16094 000c D3F8E430 		ldr	r3, [r3, #228]
5953:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16095              		.loc 2 5953 0
 16096 0010 1846     		mov	r0, r3
 16097 0012 07F10C07 		add	r7, r7, #12
 16098 0016 BD46     		mov	sp, r7
 16099 0018 80BC     		pop	{r7}
 16100 001a 7047     		bx	lr
 16101              		.cfi_endproc
 16102              	.LFE143:
 16104              		.section	.text.dwc_otg_set_param_lpm_enable,"ax",%progbits
 16105              		.align	2
 16106              		.global	dwc_otg_set_param_lpm_enable
 16107              		.thumb
 16108              		.thumb_func
 16110              	dwc_otg_set_param_lpm_enable:
 16111              	.LFB144:
5954:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5955:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_lpm_enable(dwc_otg_core_if_t * core_if, int32_t val)
5956:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16112              		.loc 2 5956 0
 16113              		.cfi_startproc
 16114              		@ args = 0, pretend = 0, frame = 16
 16115              		@ frame_needed = 1, uses_anonymous_args = 0
 16116 0000 80B5     		push	{r7, lr}
 16117              	.LCFI378:
 16118              		.cfi_def_cfa_offset 8
 16119              		.cfi_offset 7, -8
 16120              		.cfi_offset 14, -4
 16121 0002 84B0     		sub	sp, sp, #16
 16122              	.LCFI379:
 16123              		.cfi_def_cfa_offset 24
 16124 0004 00AF     		add	r7, sp, #0
 16125              	.LCFI380:
 16126              		.cfi_def_cfa_register 7
 16127 0006 7860     		str	r0, [r7, #4]
 16128 0008 3960     		str	r1, [r7, #0]
5957:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 16129              		.loc 2 5957 0
 16130 000a 4FF00003 		mov	r3, #0
 16131 000e FB60     		str	r3, [r7, #12]
5958:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5959:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 16132              		.loc 2 5959 0
 16133 0010 3B68     		ldr	r3, [r7, #0]
 16134 0012 002B     		cmp	r3, #0
 16135 0014 02DB     		blt	.L708
 16136              		.loc 2 5959 0 is_stmt 0 discriminator 1
 16137 0016 3B68     		ldr	r3, [r7, #0]
 16138 0018 012B     		cmp	r3, #1
 16139 001a 02DD     		ble	.L709
 16140              	.L708:
5960:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong value for lpm_enable\n");
5961:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("lpm_enable must be 0 or 1\n");
5962:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16141              		.loc 2 5962 0 is_stmt 1
 16142 001c 6FF47A73 		mvn	r3, #1000
 16143 0020 1DE0     		b	.L710
 16144              	.L709:
5963:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5964:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5965:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val && !core_if->hwcfg3.b.otg_lpm_en) {
 16145              		.loc 2 5965 0
 16146 0022 3B68     		ldr	r3, [r7, #0]
 16147 0024 002B     		cmp	r3, #0
 16148 0026 14D0     		beq	.L711
 16149              		.loc 2 5965 0 is_stmt 0 discriminator 1
 16150 0028 7B68     		ldr	r3, [r7, #4]
 16151 002a 93F85530 		ldrb	r3, [r3, #85]	@ zero_extendqisi2
 16152 002e 23F07F03 		bic	r3, r3, #127
 16153 0032 DBB2     		uxtb	r3, r3
 16154 0034 002B     		cmp	r3, #0
 16155 0036 0CD1     		bne	.L711
5966:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->lpm_enable)) {
 16156              		.loc 2 5966 0 is_stmt 1
 16157 0038 7B68     		ldr	r3, [r7, #4]
 16158 003a 1B68     		ldr	r3, [r3, #0]
 16159 003c D3F8F030 		ldr	r3, [r3, #240]
 16160 0040 1846     		mov	r0, r3
 16161 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
5967:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
5968:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter lpm_enable. Check HW configuration.\n",
5969:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
5970:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
5971:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 16162              		.loc 2 5971 0
 16163 0046 4FF00003 		mov	r3, #0
 16164 004a 3B60     		str	r3, [r7, #0]
5972:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 16165              		.loc 2 5972 0
 16166 004c 6FF47A73 		mvn	r3, #1000
 16167 0050 FB60     		str	r3, [r7, #12]
 16168              	.L711:
5973:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5974:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5975:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->lpm_enable = val;
 16169              		.loc 2 5975 0
 16170 0052 7B68     		ldr	r3, [r7, #4]
 16171 0054 1B68     		ldr	r3, [r3, #0]
 16172 0056 3A68     		ldr	r2, [r7, #0]
 16173 0058 C3F8F020 		str	r2, [r3, #240]
5976:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 16174              		.loc 2 5976 0
 16175 005c FB68     		ldr	r3, [r7, #12]
 16176              	.L710:
5977:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16177              		.loc 2 5977 0
 16178 005e 1846     		mov	r0, r3
 16179 0060 07F11007 		add	r7, r7, #16
 16180 0064 BD46     		mov	sp, r7
 16181 0066 80BD     		pop	{r7, pc}
 16182              		.cfi_endproc
 16183              	.LFE144:
 16185              		.section	.text.dwc_otg_get_param_lpm_enable,"ax",%progbits
 16186              		.align	2
 16187              		.global	dwc_otg_get_param_lpm_enable
 16188              		.thumb
 16189              		.thumb_func
 16191              	dwc_otg_get_param_lpm_enable:
 16192              	.LFB145:
5978:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5979:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_lpm_enable(dwc_otg_core_if_t * core_if)
5980:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16193              		.loc 2 5980 0
 16194              		.cfi_startproc
 16195              		@ args = 0, pretend = 0, frame = 8
 16196              		@ frame_needed = 1, uses_anonymous_args = 0
 16197              		@ link register save eliminated.
 16198 0000 80B4     		push	{r7}
 16199              	.LCFI381:
 16200              		.cfi_def_cfa_offset 4
 16201              		.cfi_offset 7, -4
 16202 0002 83B0     		sub	sp, sp, #12
 16203              	.LCFI382:
 16204              		.cfi_def_cfa_offset 16
 16205 0004 00AF     		add	r7, sp, #0
 16206              	.LCFI383:
 16207              		.cfi_def_cfa_register 7
 16208 0006 7860     		str	r0, [r7, #4]
5981:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->lpm_enable;
 16209              		.loc 2 5981 0
 16210 0008 7B68     		ldr	r3, [r7, #4]
 16211 000a 1B68     		ldr	r3, [r3, #0]
 16212 000c D3F8F030 		ldr	r3, [r3, #240]
5982:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16213              		.loc 2 5982 0
 16214 0010 1846     		mov	r0, r3
 16215 0012 07F10C07 		add	r7, r7, #12
 16216 0016 BD46     		mov	sp, r7
 16217 0018 80BC     		pop	{r7}
 16218 001a 7047     		bx	lr
 16219              		.cfi_endproc
 16220              	.LFE145:
 16222              		.section	.text.dwc_otg_set_param_tx_thr_length,"ax",%progbits
 16223              		.align	2
 16224              		.global	dwc_otg_set_param_tx_thr_length
 16225              		.thumb
 16226              		.thumb_func
 16228              	dwc_otg_set_param_tx_thr_length:
 16229              	.LFB146:
5983:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5984:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_tx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
5985:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16230              		.loc 2 5985 0
 16231              		.cfi_startproc
 16232              		@ args = 0, pretend = 0, frame = 8
 16233              		@ frame_needed = 1, uses_anonymous_args = 0
 16234              		@ link register save eliminated.
 16235 0000 80B4     		push	{r7}
 16236              	.LCFI384:
 16237              		.cfi_def_cfa_offset 4
 16238              		.cfi_offset 7, -4
 16239 0002 83B0     		sub	sp, sp, #12
 16240              	.LCFI385:
 16241              		.cfi_def_cfa_offset 16
 16242 0004 00AF     		add	r7, sp, #0
 16243              	.LCFI386:
 16244              		.cfi_def_cfa_register 7
 16245 0006 7860     		str	r0, [r7, #4]
 16246 0008 3960     		str	r1, [r7, #0]
5986:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 16247              		.loc 2 5986 0
 16248 000a 3B68     		ldr	r3, [r7, #0]
 16249 000c 072B     		cmp	r3, #7
 16250 000e 02DD     		ble	.L715
 16251              		.loc 2 5986 0 is_stmt 0 discriminator 1
 16252 0010 3B68     		ldr	r3, [r7, #0]
 16253 0012 802B     		cmp	r3, #128
 16254 0014 02DD     		ble	.L716
 16255              	.L715:
5987:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for tx_thr_length\n");
5988:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("tx_thr_length must be 8 - 128\n");
5989:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16256              		.loc 2 5989 0 is_stmt 1
 16257 0016 6FF47A73 		mvn	r3, #1000
 16258 001a 06E0     		b	.L717
 16259              	.L716:
5990:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
5991:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5992:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->tx_thr_length = val;
 16260              		.loc 2 5992 0
 16261 001c 7B68     		ldr	r3, [r7, #4]
 16262 001e 1B68     		ldr	r3, [r3, #0]
 16263 0020 3A68     		ldr	r2, [r7, #0]
 16264 0022 C3F8E820 		str	r2, [r3, #232]
5993:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 16265              		.loc 2 5993 0
 16266 0026 4FF00003 		mov	r3, #0
 16267              	.L717:
5994:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16268              		.loc 2 5994 0
 16269 002a 1846     		mov	r0, r3
 16270 002c 07F10C07 		add	r7, r7, #12
 16271 0030 BD46     		mov	sp, r7
 16272 0032 80BC     		pop	{r7}
 16273 0034 7047     		bx	lr
 16274              		.cfi_endproc
 16275              	.LFE146:
 16277 0036 00BF     		.section	.text.dwc_otg_get_param_tx_thr_length,"ax",%progbits
 16278              		.align	2
 16279              		.global	dwc_otg_get_param_tx_thr_length
 16280              		.thumb
 16281              		.thumb_func
 16283              	dwc_otg_get_param_tx_thr_length:
 16284              	.LFB147:
5995:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
5996:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_tx_thr_length(dwc_otg_core_if_t * core_if)
5997:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16285              		.loc 2 5997 0
 16286              		.cfi_startproc
 16287              		@ args = 0, pretend = 0, frame = 8
 16288              		@ frame_needed = 1, uses_anonymous_args = 0
 16289              		@ link register save eliminated.
 16290 0000 80B4     		push	{r7}
 16291              	.LCFI387:
 16292              		.cfi_def_cfa_offset 4
 16293              		.cfi_offset 7, -4
 16294 0002 83B0     		sub	sp, sp, #12
 16295              	.LCFI388:
 16296              		.cfi_def_cfa_offset 16
 16297 0004 00AF     		add	r7, sp, #0
 16298              	.LCFI389:
 16299              		.cfi_def_cfa_register 7
 16300 0006 7860     		str	r0, [r7, #4]
5998:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->tx_thr_length;
 16301              		.loc 2 5998 0
 16302 0008 7B68     		ldr	r3, [r7, #4]
 16303 000a 1B68     		ldr	r3, [r3, #0]
 16304 000c D3F8E830 		ldr	r3, [r3, #232]
5999:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16305              		.loc 2 5999 0
 16306 0010 1846     		mov	r0, r3
 16307 0012 07F10C07 		add	r7, r7, #12
 16308 0016 BD46     		mov	sp, r7
 16309 0018 80BC     		pop	{r7}
 16310 001a 7047     		bx	lr
 16311              		.cfi_endproc
 16312              	.LFE147:
 16314              		.section	.text.dwc_otg_set_param_rx_thr_length,"ax",%progbits
 16315              		.align	2
 16316              		.global	dwc_otg_set_param_rx_thr_length
 16317              		.thumb
 16318              		.thumb_func
 16320              	dwc_otg_set_param_rx_thr_length:
 16321              	.LFB148:
6000:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6001:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_rx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
6002:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16322              		.loc 2 6002 0
 16323              		.cfi_startproc
 16324              		@ args = 0, pretend = 0, frame = 8
 16325              		@ frame_needed = 1, uses_anonymous_args = 0
 16326              		@ link register save eliminated.
 16327 0000 80B4     		push	{r7}
 16328              	.LCFI390:
 16329              		.cfi_def_cfa_offset 4
 16330              		.cfi_offset 7, -4
 16331 0002 83B0     		sub	sp, sp, #12
 16332              	.LCFI391:
 16333              		.cfi_def_cfa_offset 16
 16334 0004 00AF     		add	r7, sp, #0
 16335              	.LCFI392:
 16336              		.cfi_def_cfa_register 7
 16337 0006 7860     		str	r0, [r7, #4]
 16338 0008 3960     		str	r1, [r7, #0]
6003:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 16339              		.loc 2 6003 0
 16340 000a 3B68     		ldr	r3, [r7, #0]
 16341 000c 072B     		cmp	r3, #7
 16342 000e 02DD     		ble	.L721
 16343              		.loc 2 6003 0 is_stmt 0 discriminator 1
 16344 0010 3B68     		ldr	r3, [r7, #0]
 16345 0012 802B     		cmp	r3, #128
 16346 0014 02DD     		ble	.L722
 16347              	.L721:
6004:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Wrong valaue for rx_thr_length\n");
6005:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("rx_thr_length must be 8 - 128\n");
6006:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16348              		.loc 2 6006 0 is_stmt 1
 16349 0016 6FF47A73 		mvn	r3, #1000
 16350 001a 06E0     		b	.L723
 16351              	.L722:
6007:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6008:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6009:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->rx_thr_length = val;
 16352              		.loc 2 6009 0
 16353 001c 7B68     		ldr	r3, [r7, #4]
 16354 001e 1B68     		ldr	r3, [r3, #0]
 16355 0020 3A68     		ldr	r2, [r7, #0]
 16356 0022 C3F8EC20 		str	r2, [r3, #236]
6010:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 16357              		.loc 2 6010 0
 16358 0026 4FF00003 		mov	r3, #0
 16359              	.L723:
6011:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16360              		.loc 2 6011 0
 16361 002a 1846     		mov	r0, r3
 16362 002c 07F10C07 		add	r7, r7, #12
 16363 0030 BD46     		mov	sp, r7
 16364 0032 80BC     		pop	{r7}
 16365 0034 7047     		bx	lr
 16366              		.cfi_endproc
 16367              	.LFE148:
 16369 0036 00BF     		.section	.text.dwc_otg_get_param_rx_thr_length,"ax",%progbits
 16370              		.align	2
 16371              		.global	dwc_otg_get_param_rx_thr_length
 16372              		.thumb
 16373              		.thumb_func
 16375              	dwc_otg_get_param_rx_thr_length:
 16376              	.LFB149:
6012:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6013:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_rx_thr_length(dwc_otg_core_if_t * core_if)
6014:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16377              		.loc 2 6014 0
 16378              		.cfi_startproc
 16379              		@ args = 0, pretend = 0, frame = 8
 16380              		@ frame_needed = 1, uses_anonymous_args = 0
 16381              		@ link register save eliminated.
 16382 0000 80B4     		push	{r7}
 16383              	.LCFI393:
 16384              		.cfi_def_cfa_offset 4
 16385              		.cfi_offset 7, -4
 16386 0002 83B0     		sub	sp, sp, #12
 16387              	.LCFI394:
 16388              		.cfi_def_cfa_offset 16
 16389 0004 00AF     		add	r7, sp, #0
 16390              	.LCFI395:
 16391              		.cfi_def_cfa_register 7
 16392 0006 7860     		str	r0, [r7, #4]
6015:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->rx_thr_length;
 16393              		.loc 2 6015 0
 16394 0008 7B68     		ldr	r3, [r7, #4]
 16395 000a 1B68     		ldr	r3, [r3, #0]
 16396 000c D3F8EC30 		ldr	r3, [r3, #236]
6016:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16397              		.loc 2 6016 0
 16398 0010 1846     		mov	r0, r3
 16399 0012 07F10C07 		add	r7, r7, #12
 16400 0016 BD46     		mov	sp, r7
 16401 0018 80BC     		pop	{r7}
 16402 001a 7047     		bx	lr
 16403              		.cfi_endproc
 16404              	.LFE149:
 16406              		.section	.text.dwc_otg_set_param_dma_burst_size,"ax",%progbits
 16407              		.align	2
 16408              		.global	dwc_otg_set_param_dma_burst_size
 16409              		.thumb
 16410              		.thumb_func
 16412              	dwc_otg_set_param_dma_burst_size:
 16413              	.LFB150:
6017:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6018:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_dma_burst_size(dwc_otg_core_if_t * core_if, int32_t val)
6019:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16414              		.loc 2 6019 0
 16415              		.cfi_startproc
 16416              		@ args = 0, pretend = 0, frame = 8
 16417              		@ frame_needed = 1, uses_anonymous_args = 0
 16418              		@ link register save eliminated.
 16419 0000 80B4     		push	{r7}
 16420              	.LCFI396:
 16421              		.cfi_def_cfa_offset 4
 16422              		.cfi_offset 7, -4
 16423 0002 83B0     		sub	sp, sp, #12
 16424              	.LCFI397:
 16425              		.cfi_def_cfa_offset 16
 16426 0004 00AF     		add	r7, sp, #0
 16427              	.LCFI398:
 16428              		.cfi_def_cfa_register 7
 16429 0006 7860     		str	r0, [r7, #4]
 16430 0008 3960     		str	r1, [r7, #0]
6020:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 1, 1) &&
 16431              		.loc 2 6020 0
 16432 000a 3B68     		ldr	r3, [r7, #0]
 16433 000c 002B     		cmp	r3, #0
 16434 000e 02DD     		ble	.L727
 16435              		.loc 2 6020 0 is_stmt 0 discriminator 2
 16436 0010 3B68     		ldr	r3, [r7, #0]
 16437 0012 012B     		cmp	r3, #1
 16438 0014 2DDD     		ble	.L728
 16439              	.L727:
 16440              		.loc 2 6020 0 discriminator 1
 16441 0016 3B68     		ldr	r3, [r7, #0]
 16442 0018 032B     		cmp	r3, #3
 16443 001a 02DD     		ble	.L729
6021:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_OTG_PARAM_TEST(val, 4, 4) &&
 16444              		.loc 2 6021 0 is_stmt 1
 16445 001c 3B68     		ldr	r3, [r7, #0]
 16446 001e 042B     		cmp	r3, #4
 16447 0020 27DD     		ble	.L728
 16448              	.L729:
 16449              		.loc 2 6021 0 is_stmt 0 discriminator 1
 16450 0022 3B68     		ldr	r3, [r7, #0]
 16451 0024 072B     		cmp	r3, #7
 16452 0026 02DD     		ble	.L730
6022:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_OTG_PARAM_TEST(val, 8, 8) &&
 16453              		.loc 2 6022 0 is_stmt 1
 16454 0028 3B68     		ldr	r3, [r7, #0]
 16455 002a 082B     		cmp	r3, #8
 16456 002c 21DD     		ble	.L728
 16457              	.L730:
 16458              		.loc 2 6022 0 is_stmt 0 discriminator 1
 16459 002e 3B68     		ldr	r3, [r7, #0]
 16460 0030 0F2B     		cmp	r3, #15
 16461 0032 02DD     		ble	.L731
6023:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_OTG_PARAM_TEST(val, 16, 16) &&
 16462              		.loc 2 6023 0 is_stmt 1
 16463 0034 3B68     		ldr	r3, [r7, #0]
 16464 0036 102B     		cmp	r3, #16
 16465 0038 1BDD     		ble	.L728
 16466              	.L731:
 16467              		.loc 2 6023 0 is_stmt 0 discriminator 1
 16468 003a 3B68     		ldr	r3, [r7, #0]
 16469 003c 1F2B     		cmp	r3, #31
 16470 003e 02DD     		ble	.L732
6024:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_OTG_PARAM_TEST(val, 32, 32) &&
 16471              		.loc 2 6024 0 is_stmt 1
 16472 0040 3B68     		ldr	r3, [r7, #0]
 16473 0042 202B     		cmp	r3, #32
 16474 0044 15DD     		ble	.L728
 16475              	.L732:
 16476              		.loc 2 6024 0 is_stmt 0 discriminator 1
 16477 0046 3B68     		ldr	r3, [r7, #0]
 16478 0048 3F2B     		cmp	r3, #63
 16479 004a 02DD     		ble	.L733
6025:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_OTG_PARAM_TEST(val, 64, 64) &&
 16480              		.loc 2 6025 0 is_stmt 1
 16481 004c 3B68     		ldr	r3, [r7, #0]
 16482 004e 402B     		cmp	r3, #64
 16483 0050 0FDD     		ble	.L728
 16484              	.L733:
 16485              		.loc 2 6025 0 is_stmt 0 discriminator 1
 16486 0052 3B68     		ldr	r3, [r7, #0]
 16487 0054 7F2B     		cmp	r3, #127
 16488 0056 02DD     		ble	.L734
6026:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_OTG_PARAM_TEST(val, 128, 128) &&
 16489              		.loc 2 6026 0 is_stmt 1
 16490 0058 3B68     		ldr	r3, [r7, #0]
 16491 005a 802B     		cmp	r3, #128
 16492 005c 09DD     		ble	.L728
 16493              	.L734:
 16494              		.loc 2 6026 0 is_stmt 0 discriminator 1
 16495 005e 3B68     		ldr	r3, [r7, #0]
 16496 0060 FF2B     		cmp	r3, #255
 16497 0062 03DD     		ble	.L735
6027:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    DWC_OTG_PARAM_TEST(val, 256, 256)) {
 16498              		.loc 2 6027 0 is_stmt 1
 16499 0064 3B68     		ldr	r3, [r7, #0]
 16500 0066 B3F5807F 		cmp	r3, #256
 16501 006a 02DD     		ble	.L728
 16502              	.L735:
6028:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `dma_burst_size'\n", val);
6029:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16503              		.loc 2 6029 0
 16504 006c 6FF47A73 		mvn	r3, #1000
 16505 0070 05E0     		b	.L736
 16506              	.L728:
6030:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6031:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->dma_burst_size = val;
 16507              		.loc 2 6031 0
 16508 0072 7B68     		ldr	r3, [r7, #4]
 16509 0074 1B68     		ldr	r3, [r3, #0]
 16510 0076 3A68     		ldr	r2, [r7, #0]
 16511 0078 1A61     		str	r2, [r3, #16]
6032:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return 0;
 16512              		.loc 2 6032 0
 16513 007a 4FF00003 		mov	r3, #0
 16514              	.L736:
6033:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16515              		.loc 2 6033 0
 16516 007e 1846     		mov	r0, r3
 16517 0080 07F10C07 		add	r7, r7, #12
 16518 0084 BD46     		mov	sp, r7
 16519 0086 80BC     		pop	{r7}
 16520 0088 7047     		bx	lr
 16521              		.cfi_endproc
 16522              	.LFE150:
 16524 008a 00BF     		.section	.text.dwc_otg_get_param_dma_burst_size,"ax",%progbits
 16525              		.align	2
 16526              		.global	dwc_otg_get_param_dma_burst_size
 16527              		.thumb
 16528              		.thumb_func
 16530              	dwc_otg_get_param_dma_burst_size:
 16531              	.LFB151:
6034:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6035:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_dma_burst_size(dwc_otg_core_if_t * core_if)
6036:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16532              		.loc 2 6036 0
 16533              		.cfi_startproc
 16534              		@ args = 0, pretend = 0, frame = 8
 16535              		@ frame_needed = 1, uses_anonymous_args = 0
 16536              		@ link register save eliminated.
 16537 0000 80B4     		push	{r7}
 16538              	.LCFI399:
 16539              		.cfi_def_cfa_offset 4
 16540              		.cfi_offset 7, -4
 16541 0002 83B0     		sub	sp, sp, #12
 16542              	.LCFI400:
 16543              		.cfi_def_cfa_offset 16
 16544 0004 00AF     		add	r7, sp, #0
 16545              	.LCFI401:
 16546              		.cfi_def_cfa_register 7
 16547 0006 7860     		str	r0, [r7, #4]
6037:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->dma_burst_size;
 16548              		.loc 2 6037 0
 16549 0008 7B68     		ldr	r3, [r7, #4]
 16550 000a 1B68     		ldr	r3, [r3, #0]
 16551 000c 1B69     		ldr	r3, [r3, #16]
6038:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16552              		.loc 2 6038 0
 16553 000e 1846     		mov	r0, r3
 16554 0010 07F10C07 		add	r7, r7, #12
 16555 0014 BD46     		mov	sp, r7
 16556 0016 80BC     		pop	{r7}
 16557 0018 7047     		bx	lr
 16558              		.cfi_endproc
 16559              	.LFE151:
 16561 001a 00BF     		.section	.text.dwc_otg_set_param_pti_enable,"ax",%progbits
 16562              		.align	2
 16563              		.global	dwc_otg_set_param_pti_enable
 16564              		.thumb
 16565              		.thumb_func
 16567              	dwc_otg_set_param_pti_enable:
 16568              	.LFB152:
6039:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6040:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_pti_enable(dwc_otg_core_if_t * core_if, int32_t val)
6041:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16569              		.loc 2 6041 0
 16570              		.cfi_startproc
 16571              		@ args = 0, pretend = 0, frame = 16
 16572              		@ frame_needed = 1, uses_anonymous_args = 0
 16573 0000 80B5     		push	{r7, lr}
 16574              	.LCFI402:
 16575              		.cfi_def_cfa_offset 8
 16576              		.cfi_offset 7, -8
 16577              		.cfi_offset 14, -4
 16578 0002 84B0     		sub	sp, sp, #16
 16579              	.LCFI403:
 16580              		.cfi_def_cfa_offset 24
 16581 0004 00AF     		add	r7, sp, #0
 16582              	.LCFI404:
 16583              		.cfi_def_cfa_register 7
 16584 0006 7860     		str	r0, [r7, #4]
 16585 0008 3960     		str	r1, [r7, #0]
6042:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 16586              		.loc 2 6042 0
 16587 000a 4FF00003 		mov	r3, #0
 16588 000e FB60     		str	r3, [r7, #12]
6043:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 16589              		.loc 2 6043 0
 16590 0010 3B68     		ldr	r3, [r7, #0]
 16591 0012 002B     		cmp	r3, #0
 16592 0014 02DB     		blt	.L740
 16593              		.loc 2 6043 0 is_stmt 0 discriminator 1
 16594 0016 3B68     		ldr	r3, [r7, #0]
 16595 0018 012B     		cmp	r3, #1
 16596 001a 02DD     		ble	.L741
 16597              	.L740:
6044:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `pti_enable'\n", val);
6045:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16598              		.loc 2 6045 0 is_stmt 1
 16599 001c 6FF47A73 		mvn	r3, #1000
 16600 0020 1DE0     		b	.L742
 16601              	.L741:
6046:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6047:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val && (core_if->snpsid < OTG_CORE_REV_2_72a)) {
 16602              		.loc 2 6047 0
 16603 0022 3B68     		ldr	r3, [r7, #0]
 16604 0024 002B     		cmp	r3, #0
 16605 0026 14D0     		beq	.L743
 16606              		.loc 2 6047 0 is_stmt 0 discriminator 1
 16607 0028 7B68     		ldr	r3, [r7, #4]
 16608 002a 1A69     		ldr	r2, [r3, #16]
 16609 002c 42F22973 		movw	r3, #10025
 16610 0030 C4F65473 		movt	r3, 20308
 16611 0034 9A42     		cmp	r2, r3
 16612 0036 0CD8     		bhi	.L743
6048:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->pti_enable)) {
 16613              		.loc 2 6048 0 is_stmt 1
 16614 0038 7B68     		ldr	r3, [r7, #4]
 16615 003a 1B68     		ldr	r3, [r3, #0]
 16616 003c D3F8F430 		ldr	r3, [r3, #244]
 16617 0040 1846     		mov	r0, r3
 16618 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
6049:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
6050:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter pti_enable. Check HW configuration.\n",
6051:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
6052:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6053:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 16619              		.loc 2 6053 0
 16620 0046 6FF47A73 		mvn	r3, #1000
 16621 004a FB60     		str	r3, [r7, #12]
6054:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 16622              		.loc 2 6054 0
 16623 004c 4FF00003 		mov	r3, #0
 16624 0050 3B60     		str	r3, [r7, #0]
 16625              	.L743:
6055:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6056:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->pti_enable = val;
 16626              		.loc 2 6056 0
 16627 0052 7B68     		ldr	r3, [r7, #4]
 16628 0054 1B68     		ldr	r3, [r3, #0]
 16629 0056 3A68     		ldr	r2, [r7, #0]
 16630 0058 C3F8F420 		str	r2, [r3, #244]
6057:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 16631              		.loc 2 6057 0
 16632 005c FB68     		ldr	r3, [r7, #12]
 16633              	.L742:
6058:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16634              		.loc 2 6058 0
 16635 005e 1846     		mov	r0, r3
 16636 0060 07F11007 		add	r7, r7, #16
 16637 0064 BD46     		mov	sp, r7
 16638 0066 80BD     		pop	{r7, pc}
 16639              		.cfi_endproc
 16640              	.LFE152:
 16642              		.section	.text.dwc_otg_get_param_pti_enable,"ax",%progbits
 16643              		.align	2
 16644              		.global	dwc_otg_get_param_pti_enable
 16645              		.thumb
 16646              		.thumb_func
 16648              	dwc_otg_get_param_pti_enable:
 16649              	.LFB153:
6059:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6060:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_pti_enable(dwc_otg_core_if_t * core_if)
6061:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16650              		.loc 2 6061 0
 16651              		.cfi_startproc
 16652              		@ args = 0, pretend = 0, frame = 8
 16653              		@ frame_needed = 1, uses_anonymous_args = 0
 16654              		@ link register save eliminated.
 16655 0000 80B4     		push	{r7}
 16656              	.LCFI405:
 16657              		.cfi_def_cfa_offset 4
 16658              		.cfi_offset 7, -4
 16659 0002 83B0     		sub	sp, sp, #12
 16660              	.LCFI406:
 16661              		.cfi_def_cfa_offset 16
 16662 0004 00AF     		add	r7, sp, #0
 16663              	.LCFI407:
 16664              		.cfi_def_cfa_register 7
 16665 0006 7860     		str	r0, [r7, #4]
6062:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->pti_enable;
 16666              		.loc 2 6062 0
 16667 0008 7B68     		ldr	r3, [r7, #4]
 16668 000a 1B68     		ldr	r3, [r3, #0]
 16669 000c D3F8F430 		ldr	r3, [r3, #244]
6063:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16670              		.loc 2 6063 0
 16671 0010 1846     		mov	r0, r3
 16672 0012 07F10C07 		add	r7, r7, #12
 16673 0016 BD46     		mov	sp, r7
 16674 0018 80BC     		pop	{r7}
 16675 001a 7047     		bx	lr
 16676              		.cfi_endproc
 16677              	.LFE153:
 16679              		.section	.text.dwc_otg_set_param_mpi_enable,"ax",%progbits
 16680              		.align	2
 16681              		.global	dwc_otg_set_param_mpi_enable
 16682              		.thumb
 16683              		.thumb_func
 16685              	dwc_otg_set_param_mpi_enable:
 16686              	.LFB154:
6064:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6065:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_mpi_enable(dwc_otg_core_if_t * core_if, int32_t val)
6066:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16687              		.loc 2 6066 0
 16688              		.cfi_startproc
 16689              		@ args = 0, pretend = 0, frame = 16
 16690              		@ frame_needed = 1, uses_anonymous_args = 0
 16691 0000 80B5     		push	{r7, lr}
 16692              	.LCFI408:
 16693              		.cfi_def_cfa_offset 8
 16694              		.cfi_offset 7, -8
 16695              		.cfi_offset 14, -4
 16696 0002 84B0     		sub	sp, sp, #16
 16697              	.LCFI409:
 16698              		.cfi_def_cfa_offset 24
 16699 0004 00AF     		add	r7, sp, #0
 16700              	.LCFI410:
 16701              		.cfi_def_cfa_register 7
 16702 0006 7860     		str	r0, [r7, #4]
 16703 0008 3960     		str	r1, [r7, #0]
6067:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 16704              		.loc 2 6067 0
 16705 000a 4FF00003 		mov	r3, #0
 16706 000e FB60     		str	r3, [r7, #12]
6068:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 16707              		.loc 2 6068 0
 16708 0010 3B68     		ldr	r3, [r7, #0]
 16709 0012 002B     		cmp	r3, #0
 16710 0014 02DB     		blt	.L747
 16711              		.loc 2 6068 0 is_stmt 0 discriminator 1
 16712 0016 3B68     		ldr	r3, [r7, #0]
 16713 0018 012B     		cmp	r3, #1
 16714 001a 02DD     		ble	.L748
 16715              	.L747:
6069:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `mpi_enable'\n", val);
6070:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16716              		.loc 2 6070 0 is_stmt 1
 16717 001c 6FF47A73 		mvn	r3, #1000
 16718 0020 1DE0     		b	.L749
 16719              	.L748:
6071:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6072:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val && (core_if->hwcfg2.b.multi_proc_int == 0)) {
 16720              		.loc 2 6072 0
 16721 0022 3B68     		ldr	r3, [r7, #0]
 16722 0024 002B     		cmp	r3, #0
 16723 0026 14D0     		beq	.L750
 16724              		.loc 2 6072 0 is_stmt 0 discriminator 1
 16725 0028 7B68     		ldr	r3, [r7, #4]
 16726 002a 93F85230 		ldrb	r3, [r3, #82]	@ zero_extendqisi2
 16727 002e 03F01003 		and	r3, r3, #16
 16728 0032 DBB2     		uxtb	r3, r3
 16729 0034 002B     		cmp	r3, #0
 16730 0036 0CD1     		bne	.L750
6073:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->mpi_enable)) {
 16731              		.loc 2 6073 0 is_stmt 1
 16732 0038 7B68     		ldr	r3, [r7, #4]
 16733 003a 1B68     		ldr	r3, [r3, #0]
 16734 003c D3F8F830 		ldr	r3, [r3, #248]
 16735 0040 1846     		mov	r0, r3
 16736 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
6074:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
6075:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter mpi_enable. Check HW configuration.\n",
6076:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
6077:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6078:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 16737              		.loc 2 6078 0
 16738 0046 6FF47A73 		mvn	r3, #1000
 16739 004a FB60     		str	r3, [r7, #12]
6079:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 16740              		.loc 2 6079 0
 16741 004c 4FF00003 		mov	r3, #0
 16742 0050 3B60     		str	r3, [r7, #0]
 16743              	.L750:
6080:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6081:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->mpi_enable = val;
 16744              		.loc 2 6081 0
 16745 0052 7B68     		ldr	r3, [r7, #4]
 16746 0054 1B68     		ldr	r3, [r3, #0]
 16747 0056 3A68     		ldr	r2, [r7, #0]
 16748 0058 C3F8F820 		str	r2, [r3, #248]
6082:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 16749              		.loc 2 6082 0
 16750 005c FB68     		ldr	r3, [r7, #12]
 16751              	.L749:
6083:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16752              		.loc 2 6083 0
 16753 005e 1846     		mov	r0, r3
 16754 0060 07F11007 		add	r7, r7, #16
 16755 0064 BD46     		mov	sp, r7
 16756 0066 80BD     		pop	{r7, pc}
 16757              		.cfi_endproc
 16758              	.LFE154:
 16760              		.section	.text.dwc_otg_get_param_mpi_enable,"ax",%progbits
 16761              		.align	2
 16762              		.global	dwc_otg_get_param_mpi_enable
 16763              		.thumb
 16764              		.thumb_func
 16766              	dwc_otg_get_param_mpi_enable:
 16767              	.LFB155:
6084:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6085:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_mpi_enable(dwc_otg_core_if_t * core_if)
6086:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16768              		.loc 2 6086 0
 16769              		.cfi_startproc
 16770              		@ args = 0, pretend = 0, frame = 8
 16771              		@ frame_needed = 1, uses_anonymous_args = 0
 16772              		@ link register save eliminated.
 16773 0000 80B4     		push	{r7}
 16774              	.LCFI411:
 16775              		.cfi_def_cfa_offset 4
 16776              		.cfi_offset 7, -4
 16777 0002 83B0     		sub	sp, sp, #12
 16778              	.LCFI412:
 16779              		.cfi_def_cfa_offset 16
 16780 0004 00AF     		add	r7, sp, #0
 16781              	.LCFI413:
 16782              		.cfi_def_cfa_register 7
 16783 0006 7860     		str	r0, [r7, #4]
6087:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->mpi_enable;
 16784              		.loc 2 6087 0
 16785 0008 7B68     		ldr	r3, [r7, #4]
 16786 000a 1B68     		ldr	r3, [r3, #0]
 16787 000c D3F8F830 		ldr	r3, [r3, #248]
6088:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16788              		.loc 2 6088 0
 16789 0010 1846     		mov	r0, r3
 16790 0012 07F10C07 		add	r7, r7, #12
 16791 0016 BD46     		mov	sp, r7
 16792 0018 80BC     		pop	{r7}
 16793 001a 7047     		bx	lr
 16794              		.cfi_endproc
 16795              	.LFE155:
 16797              		.section	.text.dwc_otg_set_param_adp_enable,"ax",%progbits
 16798              		.align	2
 16799              		.global	dwc_otg_set_param_adp_enable
 16800              		.thumb
 16801              		.thumb_func
 16803              	dwc_otg_set_param_adp_enable:
 16804              	.LFB156:
6089:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6090:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_adp_enable(dwc_otg_core_if_t * core_if, int32_t val)
6091:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16805              		.loc 2 6091 0
 16806              		.cfi_startproc
 16807              		@ args = 0, pretend = 0, frame = 16
 16808              		@ frame_needed = 1, uses_anonymous_args = 0
 16809 0000 80B5     		push	{r7, lr}
 16810              	.LCFI414:
 16811              		.cfi_def_cfa_offset 8
 16812              		.cfi_offset 7, -8
 16813              		.cfi_offset 14, -4
 16814 0002 84B0     		sub	sp, sp, #16
 16815              	.LCFI415:
 16816              		.cfi_def_cfa_offset 24
 16817 0004 00AF     		add	r7, sp, #0
 16818              	.LCFI416:
 16819              		.cfi_def_cfa_register 7
 16820 0006 7860     		str	r0, [r7, #4]
 16821 0008 3960     		str	r1, [r7, #0]
6092:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 16822              		.loc 2 6092 0
 16823 000a 4FF00003 		mov	r3, #0
 16824 000e FB60     		str	r3, [r7, #12]
6093:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 16825              		.loc 2 6093 0
 16826 0010 3B68     		ldr	r3, [r7, #0]
 16827 0012 002B     		cmp	r3, #0
 16828 0014 02DB     		blt	.L754
 16829              		.loc 2 6093 0 is_stmt 0 discriminator 1
 16830 0016 3B68     		ldr	r3, [r7, #0]
 16831 0018 012B     		cmp	r3, #1
 16832 001a 02DD     		ble	.L755
 16833              	.L754:
6094:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `adp_enable'\n", val);
6095:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16834              		.loc 2 6095 0 is_stmt 1
 16835 001c 6FF47A73 		mvn	r3, #1000
 16836 0020 1DE0     		b	.L756
 16837              	.L755:
6096:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6097:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val && (core_if->hwcfg3.b.adp_supp == 0)) {
 16838              		.loc 2 6097 0
 16839 0022 3B68     		ldr	r3, [r7, #0]
 16840 0024 002B     		cmp	r3, #0
 16841 0026 14D0     		beq	.L757
 16842              		.loc 2 6097 0 is_stmt 0 discriminator 1
 16843 0028 7B68     		ldr	r3, [r7, #4]
 16844 002a 93F85530 		ldrb	r3, [r3, #85]	@ zero_extendqisi2
 16845 002e 03F01003 		and	r3, r3, #16
 16846 0032 DBB2     		uxtb	r3, r3
 16847 0034 002B     		cmp	r3, #0
 16848 0036 0CD1     		bne	.L757
6098:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
6099:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->adp_supp_enable)) {
 16849              		.loc 2 6099 0 is_stmt 1
 16850 0038 7B68     		ldr	r3, [r7, #4]
 16851 003a 1B68     		ldr	r3, [r3, #0]
 16852 003c D3F80431 		ldr	r3, [r3, #260]
 16853 0040 1846     		mov	r0, r3
 16854 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
6100:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
6101:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter adp_enable. Check HW configuration.\n",
6102:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
6103:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6104:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 16855              		.loc 2 6104 0
 16856 0046 6FF47A73 		mvn	r3, #1000
 16857 004a FB60     		str	r3, [r7, #12]
6105:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 16858              		.loc 2 6105 0
 16859 004c 4FF00003 		mov	r3, #0
 16860 0050 3B60     		str	r3, [r7, #0]
 16861              	.L757:
6106:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6107:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->adp_supp_enable = val;
 16862              		.loc 2 6107 0
 16863 0052 7B68     		ldr	r3, [r7, #4]
 16864 0054 1B68     		ldr	r3, [r3, #0]
 16865 0056 3A68     		ldr	r2, [r7, #0]
 16866 0058 C3F80421 		str	r2, [r3, #260]
6108:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 16867              		.loc 2 6108 0
 16868 005c FB68     		ldr	r3, [r7, #12]
 16869              	.L756:
6109:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16870              		.loc 2 6109 0
 16871 005e 1846     		mov	r0, r3
 16872 0060 07F11007 		add	r7, r7, #16
 16873 0064 BD46     		mov	sp, r7
 16874 0066 80BD     		pop	{r7, pc}
 16875              		.cfi_endproc
 16876              	.LFE156:
 16878              		.section	.text.dwc_otg_get_param_adp_enable,"ax",%progbits
 16879              		.align	2
 16880              		.global	dwc_otg_get_param_adp_enable
 16881              		.thumb
 16882              		.thumb_func
 16884              	dwc_otg_get_param_adp_enable:
 16885              	.LFB157:
6110:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6111:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_adp_enable(dwc_otg_core_if_t * core_if)
6112:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16886              		.loc 2 6112 0
 16887              		.cfi_startproc
 16888              		@ args = 0, pretend = 0, frame = 8
 16889              		@ frame_needed = 1, uses_anonymous_args = 0
 16890              		@ link register save eliminated.
 16891 0000 80B4     		push	{r7}
 16892              	.LCFI417:
 16893              		.cfi_def_cfa_offset 4
 16894              		.cfi_offset 7, -4
 16895 0002 83B0     		sub	sp, sp, #12
 16896              	.LCFI418:
 16897              		.cfi_def_cfa_offset 16
 16898 0004 00AF     		add	r7, sp, #0
 16899              	.LCFI419:
 16900              		.cfi_def_cfa_register 7
 16901 0006 7860     		str	r0, [r7, #4]
6113:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->adp_supp_enable;
 16902              		.loc 2 6113 0
 16903 0008 7B68     		ldr	r3, [r7, #4]
 16904 000a 1B68     		ldr	r3, [r3, #0]
 16905 000c D3F80431 		ldr	r3, [r3, #260]
6114:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16906              		.loc 2 6114 0
 16907 0010 1846     		mov	r0, r3
 16908 0012 07F10C07 		add	r7, r7, #12
 16909 0016 BD46     		mov	sp, r7
 16910 0018 80BC     		pop	{r7}
 16911 001a 7047     		bx	lr
 16912              		.cfi_endproc
 16913              	.LFE157:
 16915              		.section	.text.dwc_otg_set_param_ic_usb_cap,"ax",%progbits
 16916              		.align	2
 16917              		.global	dwc_otg_set_param_ic_usb_cap
 16918              		.thumb
 16919              		.thumb_func
 16921              	dwc_otg_set_param_ic_usb_cap:
 16922              	.LFB158:
6115:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6116:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_ic_usb_cap(dwc_otg_core_if_t * core_if, int32_t val)
6117:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 16923              		.loc 2 6117 0
 16924              		.cfi_startproc
 16925              		@ args = 0, pretend = 0, frame = 16
 16926              		@ frame_needed = 1, uses_anonymous_args = 0
 16927 0000 80B5     		push	{r7, lr}
 16928              	.LCFI420:
 16929              		.cfi_def_cfa_offset 8
 16930              		.cfi_offset 7, -8
 16931              		.cfi_offset 14, -4
 16932 0002 84B0     		sub	sp, sp, #16
 16933              	.LCFI421:
 16934              		.cfi_def_cfa_offset 24
 16935 0004 00AF     		add	r7, sp, #0
 16936              	.LCFI422:
 16937              		.cfi_def_cfa_register 7
 16938 0006 7860     		str	r0, [r7, #4]
 16939 0008 3960     		str	r1, [r7, #0]
6118:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 16940              		.loc 2 6118 0
 16941 000a 4FF00003 		mov	r3, #0
 16942 000e FB60     		str	r3, [r7, #12]
6119:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 16943              		.loc 2 6119 0
 16944 0010 3B68     		ldr	r3, [r7, #0]
 16945 0012 002B     		cmp	r3, #0
 16946 0014 02DB     		blt	.L761
 16947              		.loc 2 6119 0 is_stmt 0 discriminator 1
 16948 0016 3B68     		ldr	r3, [r7, #0]
 16949 0018 012B     		cmp	r3, #1
 16950 001a 02DD     		ble	.L762
 16951              	.L761:
6120:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `ic_usb_cap'\n", val);
6121:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("ic_usb_cap must be 0 or 1\n");
6122:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 16952              		.loc 2 6122 0 is_stmt 1
 16953 001c 6FF47A73 		mvn	r3, #1000
 16954 0020 1DE0     		b	.L763
 16955              	.L762:
6123:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6124:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6125:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val && (core_if->hwcfg2.b.otg_enable_ic_usb == 0)) {
 16956              		.loc 2 6125 0
 16957 0022 3B68     		ldr	r3, [r7, #0]
 16958 0024 002B     		cmp	r3, #0
 16959 0026 14D0     		beq	.L764
 16960              		.loc 2 6125 0 is_stmt 0 discriminator 1
 16961 0028 7B68     		ldr	r3, [r7, #4]
 16962 002a 93F85330 		ldrb	r3, [r3, #83]	@ zero_extendqisi2
 16963 002e 23F07F03 		bic	r3, r3, #127
 16964 0032 DBB2     		uxtb	r3, r3
 16965 0034 002B     		cmp	r3, #0
 16966 0036 0CD1     		bne	.L764
6126:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->ic_usb_cap)) {
 16967              		.loc 2 6126 0 is_stmt 1
 16968 0038 7B68     		ldr	r3, [r7, #4]
 16969 003a 1B68     		ldr	r3, [r3, #0]
 16970 003c D3F8FC30 		ldr	r3, [r3, #252]
 16971 0040 1846     		mov	r0, r3
 16972 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
6127:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
6128:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter ic_usb_cap. Check HW configuration.\n",
6129:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
6130:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6131:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 16973              		.loc 2 6131 0
 16974 0046 6FF47A73 		mvn	r3, #1000
 16975 004a FB60     		str	r3, [r7, #12]
6132:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 16976              		.loc 2 6132 0
 16977 004c 4FF00003 		mov	r3, #0
 16978 0050 3B60     		str	r3, [r7, #0]
 16979              	.L764:
6133:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6134:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->ic_usb_cap = val;
 16980              		.loc 2 6134 0
 16981 0052 7B68     		ldr	r3, [r7, #4]
 16982 0054 1B68     		ldr	r3, [r3, #0]
 16983 0056 3A68     		ldr	r2, [r7, #0]
 16984 0058 C3F8FC20 		str	r2, [r3, #252]
6135:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 16985              		.loc 2 6135 0
 16986 005c FB68     		ldr	r3, [r7, #12]
 16987              	.L763:
6136:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 16988              		.loc 2 6136 0
 16989 005e 1846     		mov	r0, r3
 16990 0060 07F11007 		add	r7, r7, #16
 16991 0064 BD46     		mov	sp, r7
 16992 0066 80BD     		pop	{r7, pc}
 16993              		.cfi_endproc
 16994              	.LFE158:
 16996              		.section	.text.dwc_otg_get_param_ic_usb_cap,"ax",%progbits
 16997              		.align	2
 16998              		.global	dwc_otg_get_param_ic_usb_cap
 16999              		.thumb
 17000              		.thumb_func
 17002              	dwc_otg_get_param_ic_usb_cap:
 17003              	.LFB159:
6137:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6138:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_ic_usb_cap(dwc_otg_core_if_t * core_if)
6139:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17004              		.loc 2 6139 0
 17005              		.cfi_startproc
 17006              		@ args = 0, pretend = 0, frame = 8
 17007              		@ frame_needed = 1, uses_anonymous_args = 0
 17008              		@ link register save eliminated.
 17009 0000 80B4     		push	{r7}
 17010              	.LCFI423:
 17011              		.cfi_def_cfa_offset 4
 17012              		.cfi_offset 7, -4
 17013 0002 83B0     		sub	sp, sp, #12
 17014              	.LCFI424:
 17015              		.cfi_def_cfa_offset 16
 17016 0004 00AF     		add	r7, sp, #0
 17017              	.LCFI425:
 17018              		.cfi_def_cfa_register 7
 17019 0006 7860     		str	r0, [r7, #4]
6140:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->ic_usb_cap;
 17020              		.loc 2 6140 0
 17021 0008 7B68     		ldr	r3, [r7, #4]
 17022 000a 1B68     		ldr	r3, [r3, #0]
 17023 000c D3F8FC30 		ldr	r3, [r3, #252]
6141:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17024              		.loc 2 6141 0
 17025 0010 1846     		mov	r0, r3
 17026 0012 07F10C07 		add	r7, r7, #12
 17027 0016 BD46     		mov	sp, r7
 17028 0018 80BC     		pop	{r7}
 17029 001a 7047     		bx	lr
 17030              		.cfi_endproc
 17031              	.LFE159:
 17033              		.section	.text.dwc_otg_set_param_ahb_thr_ratio,"ax",%progbits
 17034              		.align	2
 17035              		.global	dwc_otg_set_param_ahb_thr_ratio
 17036              		.thumb
 17037              		.thumb_func
 17039              	dwc_otg_set_param_ahb_thr_ratio:
 17040              	.LFB160:
6142:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6143:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if, int32_t val)
6144:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17041              		.loc 2 6144 0
 17042              		.cfi_startproc
 17043              		@ args = 0, pretend = 0, frame = 16
 17044              		@ frame_needed = 1, uses_anonymous_args = 0
 17045 0000 80B5     		push	{r7, lr}
 17046              	.LCFI426:
 17047              		.cfi_def_cfa_offset 8
 17048              		.cfi_offset 7, -8
 17049              		.cfi_offset 14, -4
 17050 0002 84B0     		sub	sp, sp, #16
 17051              	.LCFI427:
 17052              		.cfi_def_cfa_offset 24
 17053 0004 00AF     		add	r7, sp, #0
 17054              	.LCFI428:
 17055              		.cfi_def_cfa_register 7
 17056 0006 7860     		str	r0, [r7, #4]
 17057 0008 3960     		str	r1, [r7, #0]
6145:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 17058              		.loc 2 6145 0
 17059 000a 4FF00003 		mov	r3, #0
 17060 000e FB60     		str	r3, [r7, #12]
6146:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int valid = 1;
 17061              		.loc 2 6146 0
 17062 0010 4FF00103 		mov	r3, #1
 17063 0014 BB60     		str	r3, [r7, #8]
6147:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6148:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 3)) {
 17064              		.loc 2 6148 0
 17065 0016 3B68     		ldr	r3, [r7, #0]
 17066 0018 002B     		cmp	r3, #0
 17067 001a 02DB     		blt	.L768
 17068              		.loc 2 6148 0 is_stmt 0 discriminator 1
 17069 001c 3B68     		ldr	r3, [r7, #0]
 17070 001e 032B     		cmp	r3, #3
 17071 0020 02DD     		ble	.L769
 17072              	.L768:
6149:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `ahb_thr_ratio'\n", val);
6150:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("ahb_thr_ratio must be 0 - 3\n");
6151:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 17073              		.loc 2 6151 0 is_stmt 1
 17074 0022 6FF47A73 		mvn	r3, #1000
 17075 0026 3DE0     		b	.L770
 17076              	.L769:
6152:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6153:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6154:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val
 17077              		.loc 2 6154 0
 17078 0028 3B68     		ldr	r3, [r7, #0]
 17079 002a 002B     		cmp	r3, #0
 17080 002c 11D0     		beq	.L771
6155:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	    && (core_if->snpsid < OTG_CORE_REV_2_81a
 17081              		.loc 2 6155 0
 17082 002e 7B68     		ldr	r3, [r7, #4]
 17083 0030 1A69     		ldr	r2, [r3, #16]
 17084 0032 42F61903 		movw	r3, #10265
 17085 0036 C4F65473 		movt	r3, 20308
 17086 003a 9A42     		cmp	r2, r3
 17087 003c 05D9     		bls	.L772
6156:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		|| !dwc_otg_get_param_thr_ctl(core_if))) {
 17088              		.loc 2 6156 0
 17089 003e 7868     		ldr	r0, [r7, #4]
 17090 0040 FFF7FEFF 		bl	dwc_otg_get_param_thr_ctl
 17091 0044 0346     		mov	r3, r0
 17092 0046 002B     		cmp	r3, #0
 17093 0048 03D1     		bne	.L771
 17094              	.L772:
6157:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		valid = 0;
 17095              		.loc 2 6157 0
 17096 004a 4FF00003 		mov	r3, #0
 17097 004e BB60     		str	r3, [r7, #8]
 17098 0050 12E0     		b	.L773
 17099              	.L771:
6158:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	} else if (val
 17100              		.loc 2 6158 0
 17101 0052 3B68     		ldr	r3, [r7, #0]
 17102 0054 002B     		cmp	r3, #0
 17103 0056 0FD0     		beq	.L773
6159:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   && ((dwc_otg_get_param_tx_thr_length(core_if) / (1 << val)) <
 17104              		.loc 2 6159 0
 17105 0058 7868     		ldr	r0, [r7, #4]
 17106 005a FFF7FEFF 		bl	dwc_otg_get_param_tx_thr_length
 17107 005e 0246     		mov	r2, r0
 17108 0060 4FF00101 		mov	r1, #1
 17109 0064 3B68     		ldr	r3, [r7, #0]
 17110 0066 01FA03F3 		lsl	r3, r1, r3
 17111 006a 92FBF3F3 		sdiv	r3, r2, r3
 17112 006e 032B     		cmp	r3, #3
 17113 0070 02DC     		bgt	.L773
6160:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		       4)) {
6161:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		valid = 0;
 17114              		.loc 2 6161 0
 17115 0072 4FF00003 		mov	r3, #0
 17116 0076 BB60     		str	r3, [r7, #8]
 17117              	.L773:
6162:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6163:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (valid == 0) {
 17118              		.loc 2 6163 0
 17119 0078 BB68     		ldr	r3, [r7, #8]
 17120 007a 002B     		cmp	r3, #0
 17121 007c 0CD1     		bne	.L774
6164:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized
6165:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    (core_if->core_params->ahb_thr_ratio)) {
 17122              		.loc 2 6165 0
 17123 007e 7B68     		ldr	r3, [r7, #4]
 17124 0080 1B68     		ldr	r3, [r3, #0]
 17125 0082 D3F80031 		ldr	r3, [r3, #256]
 17126 0086 1846     		mov	r0, r3
 17127 0088 FFF7FEFF 		bl	dwc_otg_param_initialized
6166:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
6167:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter ahb_thr_ratio. Check HW configuration.\n",
6168:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
6169:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6170:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 17128              		.loc 2 6170 0
 17129 008c 6FF47A73 		mvn	r3, #1000
 17130 0090 FB60     		str	r3, [r7, #12]
6171:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 17131              		.loc 2 6171 0
 17132 0092 4FF00003 		mov	r3, #0
 17133 0096 3B60     		str	r3, [r7, #0]
 17134              	.L774:
6172:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6173:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6174:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->ahb_thr_ratio = val;
 17135              		.loc 2 6174 0
 17136 0098 7B68     		ldr	r3, [r7, #4]
 17137 009a 1B68     		ldr	r3, [r3, #0]
 17138 009c 3A68     		ldr	r2, [r7, #0]
 17139 009e C3F80021 		str	r2, [r3, #256]
6175:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 17140              		.loc 2 6175 0
 17141 00a2 FB68     		ldr	r3, [r7, #12]
 17142              	.L770:
6176:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17143              		.loc 2 6176 0
 17144 00a4 1846     		mov	r0, r3
 17145 00a6 07F11007 		add	r7, r7, #16
 17146 00aa BD46     		mov	sp, r7
 17147 00ac 80BD     		pop	{r7, pc}
 17148              		.cfi_endproc
 17149              	.LFE160:
 17151 00ae 00BF     		.section	.text.dwc_otg_get_param_ahb_thr_ratio,"ax",%progbits
 17152              		.align	2
 17153              		.global	dwc_otg_get_param_ahb_thr_ratio
 17154              		.thumb
 17155              		.thumb_func
 17157              	dwc_otg_get_param_ahb_thr_ratio:
 17158              	.LFB161:
6177:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6178:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if)
6179:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17159              		.loc 2 6179 0
 17160              		.cfi_startproc
 17161              		@ args = 0, pretend = 0, frame = 8
 17162              		@ frame_needed = 1, uses_anonymous_args = 0
 17163              		@ link register save eliminated.
 17164 0000 80B4     		push	{r7}
 17165              	.LCFI429:
 17166              		.cfi_def_cfa_offset 4
 17167              		.cfi_offset 7, -4
 17168 0002 83B0     		sub	sp, sp, #12
 17169              	.LCFI430:
 17170              		.cfi_def_cfa_offset 16
 17171 0004 00AF     		add	r7, sp, #0
 17172              	.LCFI431:
 17173              		.cfi_def_cfa_register 7
 17174 0006 7860     		str	r0, [r7, #4]
6180:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->ahb_thr_ratio;
 17175              		.loc 2 6180 0
 17176 0008 7B68     		ldr	r3, [r7, #4]
 17177 000a 1B68     		ldr	r3, [r3, #0]
 17178 000c D3F80031 		ldr	r3, [r3, #256]
6181:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17179              		.loc 2 6181 0
 17180 0010 1846     		mov	r0, r3
 17181 0012 07F10C07 		add	r7, r7, #12
 17182 0016 BD46     		mov	sp, r7
 17183 0018 80BC     		pop	{r7}
 17184 001a 7047     		bx	lr
 17185              		.cfi_endproc
 17186              	.LFE161:
 17188              		.section	.text.dwc_otg_set_param_power_down,"ax",%progbits
 17189              		.align	2
 17190              		.global	dwc_otg_set_param_power_down
 17191              		.thumb
 17192              		.thumb_func
 17194              	dwc_otg_set_param_power_down:
 17195              	.LFB162:
6182:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6183:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_power_down(dwc_otg_core_if_t * core_if, int32_t val)
6184:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17196              		.loc 2 6184 0
 17197              		.cfi_startproc
 17198              		@ args = 0, pretend = 0, frame = 16
 17199              		@ frame_needed = 1, uses_anonymous_args = 0
 17200 0000 80B5     		push	{r7, lr}
 17201              	.LCFI432:
 17202              		.cfi_def_cfa_offset 8
 17203              		.cfi_offset 7, -8
 17204              		.cfi_offset 14, -4
 17205 0002 84B0     		sub	sp, sp, #16
 17206              	.LCFI433:
 17207              		.cfi_def_cfa_offset 24
 17208 0004 00AF     		add	r7, sp, #0
 17209              	.LCFI434:
 17210              		.cfi_def_cfa_register 7
 17211 0006 7860     		str	r0, [r7, #4]
 17212 0008 3960     		str	r1, [r7, #0]
6185:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 17213              		.loc 2 6185 0
 17214 000a 4FF00003 		mov	r3, #0
 17215 000e FB60     		str	r3, [r7, #12]
6186:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int valid = 1;
 17216              		.loc 2 6186 0
 17217 0010 4FF00103 		mov	r3, #1
 17218 0014 BB60     		str	r3, [r7, #8]
6187:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6188:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 17219              		.loc 2 6188 0
 17220 0016 3B68     		ldr	r3, [r7, #0]
 17221 0018 002B     		cmp	r3, #0
 17222 001a 02DB     		blt	.L778
 17223              		.loc 2 6188 0 is_stmt 0 discriminator 1
 17224 001c 3B68     		ldr	r3, [r7, #0]
 17225 001e 022B     		cmp	r3, #2
 17226 0020 02DD     		ble	.L779
 17227              	.L778:
6189:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `power_down'\n", val);
6190:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("power_down must be 0 - 2\n");
6191:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 17228              		.loc 2 6191 0 is_stmt 1
 17229 0022 6FF47A73 		mvn	r3, #1000
 17230 0026 23E0     		b	.L780
 17231              	.L779:
6192:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6193:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6194:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == 2) && (core_if->snpsid < OTG_CORE_REV_2_91a)) {
 17232              		.loc 2 6194 0
 17233 0028 3B68     		ldr	r3, [r7, #0]
 17234 002a 022B     		cmp	r3, #2
 17235 002c 0AD1     		bne	.L781
 17236              		.loc 2 6194 0 is_stmt 0 discriminator 1
 17237 002e 7B68     		ldr	r3, [r7, #4]
 17238 0030 1A69     		ldr	r2, [r3, #16]
 17239 0032 42F61913 		movw	r3, #10521
 17240 0036 C4F65473 		movt	r3, 20308
 17241 003a 9A42     		cmp	r2, r3
 17242 003c 02D8     		bhi	.L781
6195:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		valid = 0;
 17243              		.loc 2 6195 0 is_stmt 1
 17244 003e 4FF00003 		mov	r3, #0
 17245 0042 BB60     		str	r3, [r7, #8]
 17246              	.L781:
6196:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6197:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (valid == 0) {
 17247              		.loc 2 6197 0
 17248 0044 BB68     		ldr	r3, [r7, #8]
 17249 0046 002B     		cmp	r3, #0
 17250 0048 0CD1     		bne	.L782
6198:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->power_down)) {
 17251              		.loc 2 6198 0
 17252 004a 7B68     		ldr	r3, [r7, #4]
 17253 004c 1B68     		ldr	r3, [r3, #0]
 17254 004e D3F80C31 		ldr	r3, [r3, #268]
 17255 0052 1846     		mov	r0, r3
 17256 0054 FFF7FEFF 		bl	dwc_otg_param_initialized
6199:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
6200:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter power_down. Check HW configuration.\n",
6201:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
6202:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6203:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 17257              		.loc 2 6203 0
 17258 0058 6FF47A73 		mvn	r3, #1000
 17259 005c FB60     		str	r3, [r7, #12]
6204:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 17260              		.loc 2 6204 0
 17261 005e 4FF00003 		mov	r3, #0
 17262 0062 3B60     		str	r3, [r7, #0]
 17263              	.L782:
6205:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6206:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->power_down = val;
 17264              		.loc 2 6206 0
 17265 0064 7B68     		ldr	r3, [r7, #4]
 17266 0066 1B68     		ldr	r3, [r3, #0]
 17267 0068 3A68     		ldr	r2, [r7, #0]
 17268 006a C3F80C21 		str	r2, [r3, #268]
6207:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 17269              		.loc 2 6207 0
 17270 006e FB68     		ldr	r3, [r7, #12]
 17271              	.L780:
6208:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17272              		.loc 2 6208 0
 17273 0070 1846     		mov	r0, r3
 17274 0072 07F11007 		add	r7, r7, #16
 17275 0076 BD46     		mov	sp, r7
 17276 0078 80BD     		pop	{r7, pc}
 17277              		.cfi_endproc
 17278              	.LFE162:
 17280 007a 00BF     		.section	.text.dwc_otg_get_param_power_down,"ax",%progbits
 17281              		.align	2
 17282              		.global	dwc_otg_get_param_power_down
 17283              		.thumb
 17284              		.thumb_func
 17286              	dwc_otg_get_param_power_down:
 17287              	.LFB163:
6209:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6210:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_power_down(dwc_otg_core_if_t * core_if)
6211:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17288              		.loc 2 6211 0
 17289              		.cfi_startproc
 17290              		@ args = 0, pretend = 0, frame = 8
 17291              		@ frame_needed = 1, uses_anonymous_args = 0
 17292              		@ link register save eliminated.
 17293 0000 80B4     		push	{r7}
 17294              	.LCFI435:
 17295              		.cfi_def_cfa_offset 4
 17296              		.cfi_offset 7, -4
 17297 0002 83B0     		sub	sp, sp, #12
 17298              	.LCFI436:
 17299              		.cfi_def_cfa_offset 16
 17300 0004 00AF     		add	r7, sp, #0
 17301              	.LCFI437:
 17302              		.cfi_def_cfa_register 7
 17303 0006 7860     		str	r0, [r7, #4]
6212:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->power_down;
 17304              		.loc 2 6212 0
 17305 0008 7B68     		ldr	r3, [r7, #4]
 17306 000a 1B68     		ldr	r3, [r3, #0]
 17307 000c D3F80C31 		ldr	r3, [r3, #268]
6213:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17308              		.loc 2 6213 0
 17309 0010 1846     		mov	r0, r3
 17310 0012 07F10C07 		add	r7, r7, #12
 17311 0016 BD46     		mov	sp, r7
 17312 0018 80BC     		pop	{r7}
 17313 001a 7047     		bx	lr
 17314              		.cfi_endproc
 17315              	.LFE163:
 17317              		.section	.text.dwc_otg_set_param_reload_ctl,"ax",%progbits
 17318              		.align	2
 17319              		.global	dwc_otg_set_param_reload_ctl
 17320              		.thumb
 17321              		.thumb_func
 17323              	dwc_otg_set_param_reload_ctl:
 17324              	.LFB164:
6214:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6215:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_reload_ctl(dwc_otg_core_if_t * core_if, int32_t val)
6216:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17325              		.loc 2 6216 0
 17326              		.cfi_startproc
 17327              		@ args = 0, pretend = 0, frame = 16
 17328              		@ frame_needed = 1, uses_anonymous_args = 0
 17329 0000 80B5     		push	{r7, lr}
 17330              	.LCFI438:
 17331              		.cfi_def_cfa_offset 8
 17332              		.cfi_offset 7, -8
 17333              		.cfi_offset 14, -4
 17334 0002 84B0     		sub	sp, sp, #16
 17335              	.LCFI439:
 17336              		.cfi_def_cfa_offset 24
 17337 0004 00AF     		add	r7, sp, #0
 17338              	.LCFI440:
 17339              		.cfi_def_cfa_register 7
 17340 0006 7860     		str	r0, [r7, #4]
 17341 0008 3960     		str	r1, [r7, #0]
6217:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 17342              		.loc 2 6217 0
 17343 000a 4FF00003 		mov	r3, #0
 17344 000e FB60     		str	r3, [r7, #12]
6218:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int valid = 1;
 17345              		.loc 2 6218 0
 17346 0010 4FF00103 		mov	r3, #1
 17347 0014 BB60     		str	r3, [r7, #8]
6219:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6220:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 17348              		.loc 2 6220 0
 17349 0016 3B68     		ldr	r3, [r7, #0]
 17350 0018 002B     		cmp	r3, #0
 17351 001a 02DB     		blt	.L786
 17352              		.loc 2 6220 0 is_stmt 0 discriminator 1
 17353 001c 3B68     		ldr	r3, [r7, #0]
 17354 001e 012B     		cmp	r3, #1
 17355 0020 02DD     		ble	.L787
 17356              	.L786:
6221:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `reload_ctl'\n", val);
6222:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("reload_ctl must be 0 or 1\n");
6223:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 17357              		.loc 2 6223 0 is_stmt 1
 17358 0022 6FF47A73 		mvn	r3, #1000
 17359 0026 23E0     		b	.L788
 17360              	.L787:
6224:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6225:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6226:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if ((val == 1) && (core_if->snpsid < OTG_CORE_REV_2_92a)) {
 17361              		.loc 2 6226 0
 17362 0028 3B68     		ldr	r3, [r7, #0]
 17363 002a 012B     		cmp	r3, #1
 17364 002c 0AD1     		bne	.L789
 17365              		.loc 2 6226 0 is_stmt 0 discriminator 1
 17366 002e 7B68     		ldr	r3, [r7, #4]
 17367 0030 1A69     		ldr	r2, [r3, #16]
 17368 0032 42F62913 		movw	r3, #10537
 17369 0036 C4F65473 		movt	r3, 20308
 17370 003a 9A42     		cmp	r2, r3
 17371 003c 02D8     		bhi	.L789
6227:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		valid = 0;
 17372              		.loc 2 6227 0 is_stmt 1
 17373 003e 4FF00003 		mov	r3, #0
 17374 0042 BB60     		str	r3, [r7, #8]
 17375              	.L789:
6228:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6229:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (valid == 0) {
 17376              		.loc 2 6229 0
 17377 0044 BB68     		ldr	r3, [r7, #8]
 17378 0046 002B     		cmp	r3, #0
 17379 0048 0CD1     		bne	.L790
6230:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->reload_ctl)) {
 17380              		.loc 2 6230 0
 17381 004a 7B68     		ldr	r3, [r7, #4]
 17382 004c 1B68     		ldr	r3, [r3, #0]
 17383 004e D3F80831 		ldr	r3, [r3, #264]
 17384 0052 1846     		mov	r0, r3
 17385 0054 FFF7FEFF 		bl	dwc_otg_param_initialized
6231:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR("%d invalid for parameter reload_ctl."
6232:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				  "Check HW configuration.\n", val);
6233:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6234:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 17386              		.loc 2 6234 0
 17387 0058 6FF47A73 		mvn	r3, #1000
 17388 005c FB60     		str	r3, [r7, #12]
6235:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 17389              		.loc 2 6235 0
 17390 005e 4FF00003 		mov	r3, #0
 17391 0062 3B60     		str	r3, [r7, #0]
 17392              	.L790:
6236:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6237:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->reload_ctl = val;
 17393              		.loc 2 6237 0
 17394 0064 7B68     		ldr	r3, [r7, #4]
 17395 0066 1B68     		ldr	r3, [r3, #0]
 17396 0068 3A68     		ldr	r2, [r7, #0]
 17397 006a C3F80821 		str	r2, [r3, #264]
6238:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 17398              		.loc 2 6238 0
 17399 006e FB68     		ldr	r3, [r7, #12]
 17400              	.L788:
6239:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17401              		.loc 2 6239 0
 17402 0070 1846     		mov	r0, r3
 17403 0072 07F11007 		add	r7, r7, #16
 17404 0076 BD46     		mov	sp, r7
 17405 0078 80BD     		pop	{r7, pc}
 17406              		.cfi_endproc
 17407              	.LFE164:
 17409 007a 00BF     		.section	.text.dwc_otg_get_param_reload_ctl,"ax",%progbits
 17410              		.align	2
 17411              		.global	dwc_otg_get_param_reload_ctl
 17412              		.thumb
 17413              		.thumb_func
 17415              	dwc_otg_get_param_reload_ctl:
 17416              	.LFB165:
6240:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6241:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_reload_ctl(dwc_otg_core_if_t * core_if)
6242:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17417              		.loc 2 6242 0
 17418              		.cfi_startproc
 17419              		@ args = 0, pretend = 0, frame = 8
 17420              		@ frame_needed = 1, uses_anonymous_args = 0
 17421              		@ link register save eliminated.
 17422 0000 80B4     		push	{r7}
 17423              	.LCFI441:
 17424              		.cfi_def_cfa_offset 4
 17425              		.cfi_offset 7, -4
 17426 0002 83B0     		sub	sp, sp, #12
 17427              	.LCFI442:
 17428              		.cfi_def_cfa_offset 16
 17429 0004 00AF     		add	r7, sp, #0
 17430              	.LCFI443:
 17431              		.cfi_def_cfa_register 7
 17432 0006 7860     		str	r0, [r7, #4]
6243:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->reload_ctl;
 17433              		.loc 2 6243 0
 17434 0008 7B68     		ldr	r3, [r7, #4]
 17435 000a 1B68     		ldr	r3, [r3, #0]
 17436 000c D3F80831 		ldr	r3, [r3, #264]
6244:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17437              		.loc 2 6244 0
 17438 0010 1846     		mov	r0, r3
 17439 0012 07F10C07 		add	r7, r7, #12
 17440 0016 BD46     		mov	sp, r7
 17441 0018 80BC     		pop	{r7}
 17442 001a 7047     		bx	lr
 17443              		.cfi_endproc
 17444              	.LFE165:
 17446              		.section	.text.dwc_otg_set_param_otg_ver,"ax",%progbits
 17447              		.align	2
 17448              		.global	dwc_otg_set_param_otg_ver
 17449              		.thumb
 17450              		.thumb_func
 17452              	dwc_otg_set_param_otg_ver:
 17453              	.LFB166:
6245:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6246:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int dwc_otg_set_param_otg_ver(dwc_otg_core_if_t * core_if, int32_t val)
6247:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17454              		.loc 2 6247 0
 17455              		.cfi_startproc
 17456              		@ args = 0, pretend = 0, frame = 16
 17457              		@ frame_needed = 1, uses_anonymous_args = 0
 17458 0000 80B5     		push	{r7, lr}
 17459              	.LCFI444:
 17460              		.cfi_def_cfa_offset 8
 17461              		.cfi_offset 7, -8
 17462              		.cfi_offset 14, -4
 17463 0002 84B0     		sub	sp, sp, #16
 17464              	.LCFI445:
 17465              		.cfi_def_cfa_offset 24
 17466 0004 00AF     		add	r7, sp, #0
 17467              	.LCFI446:
 17468              		.cfi_def_cfa_register 7
 17469 0006 7860     		str	r0, [r7, #4]
 17470 0008 3960     		str	r1, [r7, #0]
6248:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	int retval = 0;
 17471              		.loc 2 6248 0
 17472 000a 4FF00003 		mov	r3, #0
 17473 000e FB60     		str	r3, [r7, #12]
6249:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6250:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 17474              		.loc 2 6250 0
 17475 0010 3B68     		ldr	r3, [r7, #0]
 17476 0012 002B     		cmp	r3, #0
 17477 0014 02DB     		blt	.L794
 17478              		.loc 2 6250 0 is_stmt 0 discriminator 1
 17479 0016 3B68     		ldr	r3, [r7, #0]
 17480 0018 012B     		cmp	r3, #1
 17481 001a 02DD     		ble	.L795
 17482              	.L794:
6251:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("`%d' invalid for parameter `otg_ver'\n", val);
6252:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN
6253:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		    ("otg_ver must be 0(for OTG 1.3 support) or 1(for OTG 2.0 support)\n");
6254:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return -DWC_E_INVALID;
 17483              		.loc 2 6254 0 is_stmt 1
 17484 001c 6FF47A73 		mvn	r3, #1000
 17485 0020 1DE0     		b	.L796
 17486              	.L795:
6255:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6256:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6257:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val && (core_if->hwcfg3.b.otg_ver_support == 0)) {
 17487              		.loc 2 6257 0
 17488 0022 3B68     		ldr	r3, [r7, #0]
 17489 0024 002B     		cmp	r3, #0
 17490 0026 14D0     		beq	.L797
 17491              		.loc 2 6257 0 is_stmt 0 discriminator 1
 17492 0028 7B68     		ldr	r3, [r7, #4]
 17493 002a 93F85530 		ldrb	r3, [r3, #85]	@ zero_extendqisi2
 17494 002e 03F04003 		and	r3, r3, #64
 17495 0032 DBB2     		uxtb	r3, r3
 17496 0034 002B     		cmp	r3, #0
 17497 0036 0CD1     		bne	.L797
6258:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if (dwc_otg_param_initialized(core_if->core_params->otg_ver)) {
 17498              		.loc 2 6258 0 is_stmt 1
 17499 0038 7B68     		ldr	r3, [r7, #4]
 17500 003a 1B68     		ldr	r3, [r3, #0]
 17501 003c D3F81031 		ldr	r3, [r3, #272]
 17502 0040 1846     		mov	r0, r3
 17503 0042 FFF7FEFF 		bl	dwc_otg_param_initialized
6259:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_ERROR
6260:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			    ("%d invalid for parameter otg_ver. Check HW configuration.\n",
6261:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			     val);
6262:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6263:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		retval = -DWC_E_INVALID;
 17504              		.loc 2 6263 0
 17505 0046 6FF47A73 		mvn	r3, #1000
 17506 004a FB60     		str	r3, [r7, #12]
6264:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		val = 0;
 17507              		.loc 2 6264 0
 17508 004c 4FF00003 		mov	r3, #0
 17509 0050 3B60     		str	r3, [r7, #0]
 17510              	.L797:
6265:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6266:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->core_params->otg_ver = val;
 17511              		.loc 2 6266 0
 17512 0052 7B68     		ldr	r3, [r7, #4]
 17513 0054 1B68     		ldr	r3, [r3, #0]
 17514 0056 3A68     		ldr	r2, [r7, #0]
 17515 0058 C3F81021 		str	r2, [r3, #272]
6267:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return retval;
 17516              		.loc 2 6267 0
 17517 005c FB68     		ldr	r3, [r7, #12]
 17518              	.L796:
6268:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17519              		.loc 2 6268 0
 17520 005e 1846     		mov	r0, r3
 17521 0060 07F11007 		add	r7, r7, #16
 17522 0064 BD46     		mov	sp, r7
 17523 0066 80BD     		pop	{r7, pc}
 17524              		.cfi_endproc
 17525              	.LFE166:
 17527              		.section	.text.dwc_otg_get_param_otg_ver,"ax",%progbits
 17528              		.align	2
 17529              		.global	dwc_otg_get_param_otg_ver
 17530              		.thumb
 17531              		.thumb_func
 17533              	dwc_otg_get_param_otg_ver:
 17534              	.LFB167:
6269:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6270:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** int32_t dwc_otg_get_param_otg_ver(dwc_otg_core_if_t * core_if)
6271:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17535              		.loc 2 6271 0
 17536              		.cfi_startproc
 17537              		@ args = 0, pretend = 0, frame = 8
 17538              		@ frame_needed = 1, uses_anonymous_args = 0
 17539              		@ link register save eliminated.
 17540 0000 80B4     		push	{r7}
 17541              	.LCFI447:
 17542              		.cfi_def_cfa_offset 4
 17543              		.cfi_offset 7, -4
 17544 0002 83B0     		sub	sp, sp, #12
 17545              	.LCFI448:
 17546              		.cfi_def_cfa_offset 16
 17547 0004 00AF     		add	r7, sp, #0
 17548              	.LCFI449:
 17549              		.cfi_def_cfa_register 7
 17550 0006 7860     		str	r0, [r7, #4]
6272:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->core_params->otg_ver;
 17551              		.loc 2 6272 0
 17552 0008 7B68     		ldr	r3, [r7, #4]
 17553 000a 1B68     		ldr	r3, [r3, #0]
 17554 000c D3F81031 		ldr	r3, [r3, #272]
6273:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17555              		.loc 2 6273 0
 17556 0010 1846     		mov	r0, r3
 17557 0012 07F10C07 		add	r7, r7, #12
 17558 0016 BD46     		mov	sp, r7
 17559 0018 80BC     		pop	{r7}
 17560 001a 7047     		bx	lr
 17561              		.cfi_endproc
 17562              	.LFE167:
 17564              		.section	.text.dwc_otg_get_hnpstatus,"ax",%progbits
 17565              		.align	2
 17566              		.global	dwc_otg_get_hnpstatus
 17567              		.thumb
 17568              		.thumb_func
 17570              	dwc_otg_get_hnpstatus:
 17571              	.LFB168:
6274:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6275:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_hnpstatus(dwc_otg_core_if_t * core_if)
6276:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17572              		.loc 2 6276 0
 17573              		.cfi_startproc
 17574              		@ args = 0, pretend = 0, frame = 16
 17575              		@ frame_needed = 1, uses_anonymous_args = 0
 17576 0000 80B5     		push	{r7, lr}
 17577              	.LCFI450:
 17578              		.cfi_def_cfa_offset 8
 17579              		.cfi_offset 7, -8
 17580              		.cfi_offset 14, -4
 17581 0002 84B0     		sub	sp, sp, #16
 17582              	.LCFI451:
 17583              		.cfi_def_cfa_offset 24
 17584 0004 00AF     		add	r7, sp, #0
 17585              	.LCFI452:
 17586              		.cfi_def_cfa_register 7
 17587 0006 7860     		str	r0, [r7, #4]
6277:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl_data_t otgctl;
6278:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 17588              		.loc 2 6278 0
 17589 0008 7B68     		ldr	r3, [r7, #4]
 17590 000a 5B68     		ldr	r3, [r3, #4]
 17591 000c 1846     		mov	r0, r3
 17592 000e FFF7FEFF 		bl	DWC_READ_REG32
 17593 0012 0346     		mov	r3, r0
 17594 0014 FB60     		str	r3, [r7, #12]
6279:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return otgctl.b.hstnegscs;
 17595              		.loc 2 6279 0
 17596 0016 FB68     		ldr	r3, [r7, #12]
 17597 0018 C3F30023 		ubfx	r3, r3, #8, #1
 17598 001c DBB2     		uxtb	r3, r3
6280:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17599              		.loc 2 6280 0
 17600 001e 1846     		mov	r0, r3
 17601 0020 07F11007 		add	r7, r7, #16
 17602 0024 BD46     		mov	sp, r7
 17603 0026 80BD     		pop	{r7, pc}
 17604              		.cfi_endproc
 17605              	.LFE168:
 17607              		.section	.text.dwc_otg_get_srpstatus,"ax",%progbits
 17608              		.align	2
 17609              		.global	dwc_otg_get_srpstatus
 17610              		.thumb
 17611              		.thumb_func
 17613              	dwc_otg_get_srpstatus:
 17614              	.LFB169:
6281:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6282:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_srpstatus(dwc_otg_core_if_t * core_if)
6283:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17615              		.loc 2 6283 0
 17616              		.cfi_startproc
 17617              		@ args = 0, pretend = 0, frame = 16
 17618              		@ frame_needed = 1, uses_anonymous_args = 0
 17619 0000 80B5     		push	{r7, lr}
 17620              	.LCFI453:
 17621              		.cfi_def_cfa_offset 8
 17622              		.cfi_offset 7, -8
 17623              		.cfi_offset 14, -4
 17624 0002 84B0     		sub	sp, sp, #16
 17625              	.LCFI454:
 17626              		.cfi_def_cfa_offset 24
 17627 0004 00AF     		add	r7, sp, #0
 17628              	.LCFI455:
 17629              		.cfi_def_cfa_register 7
 17630 0006 7860     		str	r0, [r7, #4]
6284:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl_data_t otgctl;
6285:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 17631              		.loc 2 6285 0
 17632 0008 7B68     		ldr	r3, [r7, #4]
 17633 000a 5B68     		ldr	r3, [r3, #4]
 17634 000c 1846     		mov	r0, r3
 17635 000e FFF7FEFF 		bl	DWC_READ_REG32
 17636 0012 0346     		mov	r3, r0
 17637 0014 FB60     		str	r3, [r7, #12]
6286:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return otgctl.b.sesreqscs;
 17638              		.loc 2 6286 0
 17639 0016 FB68     		ldr	r3, [r7, #12]
 17640 0018 C3F30003 		ubfx	r3, r3, #0, #1
 17641 001c DBB2     		uxtb	r3, r3
6287:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17642              		.loc 2 6287 0
 17643 001e 1846     		mov	r0, r3
 17644 0020 07F11007 		add	r7, r7, #16
 17645 0024 BD46     		mov	sp, r7
 17646 0026 80BD     		pop	{r7, pc}
 17647              		.cfi_endproc
 17648              	.LFE169:
 17650              		.section	.text.dwc_otg_set_hnpreq,"ax",%progbits
 17651              		.align	2
 17652              		.global	dwc_otg_set_hnpreq
 17653              		.thumb
 17654              		.thumb_func
 17656              	dwc_otg_set_hnpreq:
 17657              	.LFB170:
6288:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6289:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_hnpreq(dwc_otg_core_if_t * core_if, uint32_t val)
6290:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17658              		.loc 2 6290 0
 17659              		.cfi_startproc
 17660              		@ args = 0, pretend = 0, frame = 16
 17661              		@ frame_needed = 1, uses_anonymous_args = 0
 17662 0000 80B5     		push	{r7, lr}
 17663              	.LCFI456:
 17664              		.cfi_def_cfa_offset 8
 17665              		.cfi_offset 7, -8
 17666              		.cfi_offset 14, -4
 17667 0002 84B0     		sub	sp, sp, #16
 17668              	.LCFI457:
 17669              		.cfi_def_cfa_offset 24
 17670 0004 00AF     		add	r7, sp, #0
 17671              	.LCFI458:
 17672              		.cfi_def_cfa_register 7
 17673 0006 7860     		str	r0, [r7, #4]
 17674 0008 3960     		str	r1, [r7, #0]
6291:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl_data_t otgctl;
6292:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 17675              		.loc 2 6292 0
 17676 000a 7B68     		ldr	r3, [r7, #4]
 17677 000c 5B68     		ldr	r3, [r3, #4]
 17678 000e 1846     		mov	r0, r3
 17679 0010 FFF7FEFF 		bl	DWC_READ_REG32
 17680 0014 0346     		mov	r3, r0
 17681 0016 FB60     		str	r3, [r7, #12]
6293:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	otgctl.b.hnpreq = val;
 17682              		.loc 2 6293 0
 17683 0018 3B68     		ldr	r3, [r7, #0]
 17684 001a DBB2     		uxtb	r3, r3
 17685 001c 03F00103 		and	r3, r3, #1
 17686 0020 DAB2     		uxtb	r2, r3
 17687 0022 FB68     		ldr	r3, [r7, #12]
 17688 0024 62F34923 		bfi	r3, r2, #9, #1
 17689 0028 FB60     		str	r3, [r7, #12]
6294:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, otgctl.d32);
 17690              		.loc 2 6294 0
 17691 002a 7B68     		ldr	r3, [r7, #4]
 17692 002c 5B68     		ldr	r3, [r3, #4]
 17693 002e 1A46     		mov	r2, r3
 17694 0030 FB68     		ldr	r3, [r7, #12]
 17695 0032 1046     		mov	r0, r2
 17696 0034 1946     		mov	r1, r3
 17697 0036 FFF7FEFF 		bl	DWC_WRITE_REG32
6295:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17698              		.loc 2 6295 0
 17699 003a 07F11007 		add	r7, r7, #16
 17700 003e BD46     		mov	sp, r7
 17701 0040 80BD     		pop	{r7, pc}
 17702              		.cfi_endproc
 17703              	.LFE170:
 17705 0042 00BF     		.section	.text.dwc_otg_get_gsnpsid,"ax",%progbits
 17706              		.align	2
 17707              		.global	dwc_otg_get_gsnpsid
 17708              		.thumb
 17709              		.thumb_func
 17711              	dwc_otg_get_gsnpsid:
 17712              	.LFB171:
6296:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6297:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_gsnpsid(dwc_otg_core_if_t * core_if)
6298:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17713              		.loc 2 6298 0
 17714              		.cfi_startproc
 17715              		@ args = 0, pretend = 0, frame = 8
 17716              		@ frame_needed = 1, uses_anonymous_args = 0
 17717              		@ link register save eliminated.
 17718 0000 80B4     		push	{r7}
 17719              	.LCFI459:
 17720              		.cfi_def_cfa_offset 4
 17721              		.cfi_offset 7, -4
 17722 0002 83B0     		sub	sp, sp, #12
 17723              	.LCFI460:
 17724              		.cfi_def_cfa_offset 16
 17725 0004 00AF     		add	r7, sp, #0
 17726              	.LCFI461:
 17727              		.cfi_def_cfa_register 7
 17728 0006 7860     		str	r0, [r7, #4]
6299:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->snpsid;
 17729              		.loc 2 6299 0
 17730 0008 7B68     		ldr	r3, [r7, #4]
 17731 000a 1B69     		ldr	r3, [r3, #16]
6300:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17732              		.loc 2 6300 0
 17733 000c 1846     		mov	r0, r3
 17734 000e 07F10C07 		add	r7, r7, #12
 17735 0012 BD46     		mov	sp, r7
 17736 0014 80BC     		pop	{r7}
 17737 0016 7047     		bx	lr
 17738              		.cfi_endproc
 17739              	.LFE171:
 17741              		.section	.text.dwc_otg_get_mode,"ax",%progbits
 17742              		.align	2
 17743              		.global	dwc_otg_get_mode
 17744              		.thumb
 17745              		.thumb_func
 17747              	dwc_otg_get_mode:
 17748              	.LFB172:
6301:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6302:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_mode(dwc_otg_core_if_t * core_if)
6303:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17749              		.loc 2 6303 0
 17750              		.cfi_startproc
 17751              		@ args = 0, pretend = 0, frame = 16
 17752              		@ frame_needed = 1, uses_anonymous_args = 0
 17753 0000 80B5     		push	{r7, lr}
 17754              	.LCFI462:
 17755              		.cfi_def_cfa_offset 8
 17756              		.cfi_offset 7, -8
 17757              		.cfi_offset 14, -4
 17758 0002 84B0     		sub	sp, sp, #16
 17759              	.LCFI463:
 17760              		.cfi_def_cfa_offset 24
 17761 0004 00AF     		add	r7, sp, #0
 17762              	.LCFI464:
 17763              		.cfi_def_cfa_register 7
 17764 0006 7860     		str	r0, [r7, #4]
6304:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintsts_data_t gintsts;
6305:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 17765              		.loc 2 6305 0
 17766 0008 7B68     		ldr	r3, [r7, #4]
 17767 000a 5B68     		ldr	r3, [r3, #4]
 17768 000c 03F11403 		add	r3, r3, #20
 17769 0010 1846     		mov	r0, r3
 17770 0012 FFF7FEFF 		bl	DWC_READ_REG32
 17771 0016 0346     		mov	r3, r0
 17772 0018 FB60     		str	r3, [r7, #12]
6306:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return gintsts.b.curmode;
 17773              		.loc 2 6306 0
 17774 001a FB68     		ldr	r3, [r7, #12]
 17775 001c C3F30003 		ubfx	r3, r3, #0, #1
 17776 0020 DBB2     		uxtb	r3, r3
6307:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17777              		.loc 2 6307 0
 17778 0022 1846     		mov	r0, r3
 17779 0024 07F11007 		add	r7, r7, #16
 17780 0028 BD46     		mov	sp, r7
 17781 002a 80BD     		pop	{r7, pc}
 17782              		.cfi_endproc
 17783              	.LFE172:
 17785              		.section	.text.dwc_otg_get_hnpcapable,"ax",%progbits
 17786              		.align	2
 17787              		.global	dwc_otg_get_hnpcapable
 17788              		.thumb
 17789              		.thumb_func
 17791              	dwc_otg_get_hnpcapable:
 17792              	.LFB173:
6308:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6309:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_hnpcapable(dwc_otg_core_if_t * core_if)
6310:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17793              		.loc 2 6310 0
 17794              		.cfi_startproc
 17795              		@ args = 0, pretend = 0, frame = 16
 17796              		@ frame_needed = 1, uses_anonymous_args = 0
 17797 0000 80B5     		push	{r7, lr}
 17798              	.LCFI465:
 17799              		.cfi_def_cfa_offset 8
 17800              		.cfi_offset 7, -8
 17801              		.cfi_offset 14, -4
 17802 0002 84B0     		sub	sp, sp, #16
 17803              	.LCFI466:
 17804              		.cfi_def_cfa_offset 24
 17805 0004 00AF     		add	r7, sp, #0
 17806              	.LCFI467:
 17807              		.cfi_def_cfa_register 7
 17808 0006 7860     		str	r0, [r7, #4]
6311:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg_data_t usbcfg;
6312:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 17809              		.loc 2 6312 0
 17810 0008 7B68     		ldr	r3, [r7, #4]
 17811 000a 5B68     		ldr	r3, [r3, #4]
 17812 000c 03F10C03 		add	r3, r3, #12
 17813 0010 1846     		mov	r0, r3
 17814 0012 FFF7FEFF 		bl	DWC_READ_REG32
 17815 0016 0346     		mov	r3, r0
 17816 0018 FB60     		str	r3, [r7, #12]
6313:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return usbcfg.b.hnpcap;
 17817              		.loc 2 6313 0
 17818 001a FB68     		ldr	r3, [r7, #12]
 17819 001c C3F34023 		ubfx	r3, r3, #9, #1
 17820 0020 DBB2     		uxtb	r3, r3
6314:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17821              		.loc 2 6314 0
 17822 0022 1846     		mov	r0, r3
 17823 0024 07F11007 		add	r7, r7, #16
 17824 0028 BD46     		mov	sp, r7
 17825 002a 80BD     		pop	{r7, pc}
 17826              		.cfi_endproc
 17827              	.LFE173:
 17829              		.section	.text.dwc_otg_set_hnpcapable,"ax",%progbits
 17830              		.align	2
 17831              		.global	dwc_otg_set_hnpcapable
 17832              		.thumb
 17833              		.thumb_func
 17835              	dwc_otg_set_hnpcapable:
 17836              	.LFB174:
6315:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6316:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_hnpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
6317:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17837              		.loc 2 6317 0
 17838              		.cfi_startproc
 17839              		@ args = 0, pretend = 0, frame = 16
 17840              		@ frame_needed = 1, uses_anonymous_args = 0
 17841 0000 80B5     		push	{r7, lr}
 17842              	.LCFI468:
 17843              		.cfi_def_cfa_offset 8
 17844              		.cfi_offset 7, -8
 17845              		.cfi_offset 14, -4
 17846 0002 84B0     		sub	sp, sp, #16
 17847              	.LCFI469:
 17848              		.cfi_def_cfa_offset 24
 17849 0004 00AF     		add	r7, sp, #0
 17850              	.LCFI470:
 17851              		.cfi_def_cfa_register 7
 17852 0006 7860     		str	r0, [r7, #4]
 17853 0008 3960     		str	r1, [r7, #0]
6318:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg_data_t usbcfg;
6319:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 17854              		.loc 2 6319 0
 17855 000a 7B68     		ldr	r3, [r7, #4]
 17856 000c 5B68     		ldr	r3, [r3, #4]
 17857 000e 03F10C03 		add	r3, r3, #12
 17858 0012 1846     		mov	r0, r3
 17859 0014 FFF7FEFF 		bl	DWC_READ_REG32
 17860 0018 0346     		mov	r3, r0
 17861 001a FB60     		str	r3, [r7, #12]
6320:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.b.hnpcap = val;
 17862              		.loc 2 6320 0
 17863 001c 3B68     		ldr	r3, [r7, #0]
 17864 001e DBB2     		uxtb	r3, r3
 17865 0020 03F00103 		and	r3, r3, #1
 17866 0024 DAB2     		uxtb	r2, r3
 17867 0026 FB68     		ldr	r3, [r7, #12]
 17868 0028 62F34923 		bfi	r3, r2, #9, #1
 17869 002c FB60     		str	r3, [r7, #12]
6321:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 17870              		.loc 2 6321 0
 17871 002e 7B68     		ldr	r3, [r7, #4]
 17872 0030 5B68     		ldr	r3, [r3, #4]
 17873 0032 03F10C02 		add	r2, r3, #12
 17874 0036 FB68     		ldr	r3, [r7, #12]
 17875 0038 1046     		mov	r0, r2
 17876 003a 1946     		mov	r1, r3
 17877 003c FFF7FEFF 		bl	DWC_WRITE_REG32
6322:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17878              		.loc 2 6322 0
 17879 0040 07F11007 		add	r7, r7, #16
 17880 0044 BD46     		mov	sp, r7
 17881 0046 80BD     		pop	{r7, pc}
 17882              		.cfi_endproc
 17883              	.LFE174:
 17885              		.section	.text.dwc_otg_get_srpcapable,"ax",%progbits
 17886              		.align	2
 17887              		.global	dwc_otg_get_srpcapable
 17888              		.thumb
 17889              		.thumb_func
 17891              	dwc_otg_get_srpcapable:
 17892              	.LFB175:
6323:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6324:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_srpcapable(dwc_otg_core_if_t * core_if)
6325:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17893              		.loc 2 6325 0
 17894              		.cfi_startproc
 17895              		@ args = 0, pretend = 0, frame = 16
 17896              		@ frame_needed = 1, uses_anonymous_args = 0
 17897 0000 80B5     		push	{r7, lr}
 17898              	.LCFI471:
 17899              		.cfi_def_cfa_offset 8
 17900              		.cfi_offset 7, -8
 17901              		.cfi_offset 14, -4
 17902 0002 84B0     		sub	sp, sp, #16
 17903              	.LCFI472:
 17904              		.cfi_def_cfa_offset 24
 17905 0004 00AF     		add	r7, sp, #0
 17906              	.LCFI473:
 17907              		.cfi_def_cfa_register 7
 17908 0006 7860     		str	r0, [r7, #4]
6326:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg_data_t usbcfg;
6327:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 17909              		.loc 2 6327 0
 17910 0008 7B68     		ldr	r3, [r7, #4]
 17911 000a 5B68     		ldr	r3, [r3, #4]
 17912 000c 03F10C03 		add	r3, r3, #12
 17913 0010 1846     		mov	r0, r3
 17914 0012 FFF7FEFF 		bl	DWC_READ_REG32
 17915 0016 0346     		mov	r3, r0
 17916 0018 FB60     		str	r3, [r7, #12]
6328:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return usbcfg.b.srpcap;
 17917              		.loc 2 6328 0
 17918 001a FB68     		ldr	r3, [r7, #12]
 17919 001c C3F30023 		ubfx	r3, r3, #8, #1
 17920 0020 DBB2     		uxtb	r3, r3
6329:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17921              		.loc 2 6329 0
 17922 0022 1846     		mov	r0, r3
 17923 0024 07F11007 		add	r7, r7, #16
 17924 0028 BD46     		mov	sp, r7
 17925 002a 80BD     		pop	{r7, pc}
 17926              		.cfi_endproc
 17927              	.LFE175:
 17929              		.section	.text.dwc_otg_set_srpcapable,"ax",%progbits
 17930              		.align	2
 17931              		.global	dwc_otg_set_srpcapable
 17932              		.thumb
 17933              		.thumb_func
 17935              	dwc_otg_set_srpcapable:
 17936              	.LFB176:
6330:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6331:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_srpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
6332:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17937              		.loc 2 6332 0
 17938              		.cfi_startproc
 17939              		@ args = 0, pretend = 0, frame = 16
 17940              		@ frame_needed = 1, uses_anonymous_args = 0
 17941 0000 80B5     		push	{r7, lr}
 17942              	.LCFI474:
 17943              		.cfi_def_cfa_offset 8
 17944              		.cfi_offset 7, -8
 17945              		.cfi_offset 14, -4
 17946 0002 84B0     		sub	sp, sp, #16
 17947              	.LCFI475:
 17948              		.cfi_def_cfa_offset 24
 17949 0004 00AF     		add	r7, sp, #0
 17950              	.LCFI476:
 17951              		.cfi_def_cfa_register 7
 17952 0006 7860     		str	r0, [r7, #4]
 17953 0008 3960     		str	r1, [r7, #0]
6333:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gusbcfg_data_t usbcfg;
6334:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 17954              		.loc 2 6334 0
 17955 000a 7B68     		ldr	r3, [r7, #4]
 17956 000c 5B68     		ldr	r3, [r3, #4]
 17957 000e 03F10C03 		add	r3, r3, #12
 17958 0012 1846     		mov	r0, r3
 17959 0014 FFF7FEFF 		bl	DWC_READ_REG32
 17960 0018 0346     		mov	r3, r0
 17961 001a FB60     		str	r3, [r7, #12]
6335:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	usbcfg.b.srpcap = val;
 17962              		.loc 2 6335 0
 17963 001c 3B68     		ldr	r3, [r7, #0]
 17964 001e DBB2     		uxtb	r3, r3
 17965 0020 03F00103 		and	r3, r3, #1
 17966 0024 DAB2     		uxtb	r2, r3
 17967 0026 FB68     		ldr	r3, [r7, #12]
 17968 0028 62F30823 		bfi	r3, r2, #8, #1
 17969 002c FB60     		str	r3, [r7, #12]
6336:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 17970              		.loc 2 6336 0
 17971 002e 7B68     		ldr	r3, [r7, #4]
 17972 0030 5B68     		ldr	r3, [r3, #4]
 17973 0032 03F10C02 		add	r2, r3, #12
 17974 0036 FB68     		ldr	r3, [r7, #12]
 17975 0038 1046     		mov	r0, r2
 17976 003a 1946     		mov	r1, r3
 17977 003c FFF7FEFF 		bl	DWC_WRITE_REG32
6337:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 17978              		.loc 2 6337 0
 17979 0040 07F11007 		add	r7, r7, #16
 17980 0044 BD46     		mov	sp, r7
 17981 0046 80BD     		pop	{r7, pc}
 17982              		.cfi_endproc
 17983              	.LFE176:
 17985              		.section	.text.dwc_otg_get_devspeed,"ax",%progbits
 17986              		.align	2
 17987              		.global	dwc_otg_get_devspeed
 17988              		.thumb
 17989              		.thumb_func
 17991              	dwc_otg_get_devspeed:
 17992              	.LFB177:
6338:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6339:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_devspeed(dwc_otg_core_if_t * core_if)
6340:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 17993              		.loc 2 6340 0
 17994              		.cfi_startproc
 17995              		@ args = 0, pretend = 0, frame = 16
 17996              		@ frame_needed = 1, uses_anonymous_args = 0
 17997 0000 80B5     		push	{r7, lr}
 17998              	.LCFI477:
 17999              		.cfi_def_cfa_offset 8
 18000              		.cfi_offset 7, -8
 18001              		.cfi_offset 14, -4
 18002 0002 84B0     		sub	sp, sp, #16
 18003              	.LCFI478:
 18004              		.cfi_def_cfa_offset 24
 18005 0004 00AF     		add	r7, sp, #0
 18006              	.LCFI479:
 18007              		.cfi_def_cfa_register 7
 18008 0006 7860     		str	r0, [r7, #4]
6341:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg_data_t dcfg;
6342:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 18009              		.loc 2 6342 0
 18010 0008 7B68     		ldr	r3, [r7, #4]
 18011 000a 9B68     		ldr	r3, [r3, #8]
 18012 000c 1B68     		ldr	r3, [r3, #0]
 18013 000e 1846     		mov	r0, r3
 18014 0010 FFF7FEFF 		bl	DWC_READ_REG32
 18015 0014 0346     		mov	r3, r0
 18016 0016 FB60     		str	r3, [r7, #12]
6343:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return dcfg.b.devspd;
 18017              		.loc 2 6343 0
 18018 0018 FB68     		ldr	r3, [r7, #12]
 18019 001a C3F30103 		ubfx	r3, r3, #0, #2
 18020 001e DBB2     		uxtb	r3, r3
6344:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18021              		.loc 2 6344 0
 18022 0020 1846     		mov	r0, r3
 18023 0022 07F11007 		add	r7, r7, #16
 18024 0026 BD46     		mov	sp, r7
 18025 0028 80BD     		pop	{r7, pc}
 18026              		.cfi_endproc
 18027              	.LFE177:
 18029 002a 00BF     		.section	.text.dwc_otg_set_devspeed,"ax",%progbits
 18030              		.align	2
 18031              		.global	dwc_otg_set_devspeed
 18032              		.thumb
 18033              		.thumb_func
 18035              	dwc_otg_set_devspeed:
 18036              	.LFB178:
6345:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6346:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_devspeed(dwc_otg_core_if_t * core_if, uint32_t val)
6347:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18037              		.loc 2 6347 0
 18038              		.cfi_startproc
 18039              		@ args = 0, pretend = 0, frame = 16
 18040              		@ frame_needed = 1, uses_anonymous_args = 0
 18041 0000 80B5     		push	{r7, lr}
 18042              	.LCFI480:
 18043              		.cfi_def_cfa_offset 8
 18044              		.cfi_offset 7, -8
 18045              		.cfi_offset 14, -4
 18046 0002 84B0     		sub	sp, sp, #16
 18047              	.LCFI481:
 18048              		.cfi_def_cfa_offset 24
 18049 0004 00AF     		add	r7, sp, #0
 18050              	.LCFI482:
 18051              		.cfi_def_cfa_register 7
 18052 0006 7860     		str	r0, [r7, #4]
 18053 0008 3960     		str	r1, [r7, #0]
6348:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg_data_t dcfg;
6349:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 18054              		.loc 2 6349 0
 18055 000a 7B68     		ldr	r3, [r7, #4]
 18056 000c 9B68     		ldr	r3, [r3, #8]
 18057 000e 1B68     		ldr	r3, [r3, #0]
 18058 0010 1846     		mov	r0, r3
 18059 0012 FFF7FEFF 		bl	DWC_READ_REG32
 18060 0016 0346     		mov	r3, r0
 18061 0018 FB60     		str	r3, [r7, #12]
6350:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dcfg.b.devspd = val;
 18062              		.loc 2 6350 0
 18063 001a 3B68     		ldr	r3, [r7, #0]
 18064 001c DBB2     		uxtb	r3, r3
 18065 001e 03F00303 		and	r3, r3, #3
 18066 0022 DAB2     		uxtb	r2, r3
 18067 0024 FB68     		ldr	r3, [r7, #12]
 18068 0026 62F30103 		bfi	r3, r2, #0, #2
 18069 002a FB60     		str	r3, [r7, #12]
6351:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 18070              		.loc 2 6351 0
 18071 002c 7B68     		ldr	r3, [r7, #4]
 18072 002e 9B68     		ldr	r3, [r3, #8]
 18073 0030 1B68     		ldr	r3, [r3, #0]
 18074 0032 1A46     		mov	r2, r3
 18075 0034 FB68     		ldr	r3, [r7, #12]
 18076 0036 1046     		mov	r0, r2
 18077 0038 1946     		mov	r1, r3
 18078 003a FFF7FEFF 		bl	DWC_WRITE_REG32
6352:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18079              		.loc 2 6352 0
 18080 003e 07F11007 		add	r7, r7, #16
 18081 0042 BD46     		mov	sp, r7
 18082 0044 80BD     		pop	{r7, pc}
 18083              		.cfi_endproc
 18084              	.LFE178:
 18086 0046 00BF     		.section	.text.dwc_otg_get_busconnected,"ax",%progbits
 18087              		.align	2
 18088              		.global	dwc_otg_get_busconnected
 18089              		.thumb
 18090              		.thumb_func
 18092              	dwc_otg_get_busconnected:
 18093              	.LFB179:
6353:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6354:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_busconnected(dwc_otg_core_if_t * core_if)
6355:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18094              		.loc 2 6355 0
 18095              		.cfi_startproc
 18096              		@ args = 0, pretend = 0, frame = 16
 18097              		@ frame_needed = 1, uses_anonymous_args = 0
 18098 0000 80B5     		push	{r7, lr}
 18099              	.LCFI483:
 18100              		.cfi_def_cfa_offset 8
 18101              		.cfi_offset 7, -8
 18102              		.cfi_offset 14, -4
 18103 0002 84B0     		sub	sp, sp, #16
 18104              	.LCFI484:
 18105              		.cfi_def_cfa_offset 24
 18106 0004 00AF     		add	r7, sp, #0
 18107              	.LCFI485:
 18108              		.cfi_def_cfa_register 7
 18109 0006 7860     		str	r0, [r7, #4]
6356:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0;
6357:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 18110              		.loc 2 6357 0
 18111 0008 7B68     		ldr	r3, [r7, #4]
 18112 000a DB68     		ldr	r3, [r3, #12]
 18113 000c 5B68     		ldr	r3, [r3, #4]
 18114 000e 1846     		mov	r0, r3
 18115 0010 FFF7FEFF 		bl	DWC_READ_REG32
 18116 0014 0346     		mov	r3, r0
 18117 0016 FB60     		str	r3, [r7, #12]
6358:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return hprt0.b.prtconnsts;
 18118              		.loc 2 6358 0
 18119 0018 FB68     		ldr	r3, [r7, #12]
 18120 001a C3F30003 		ubfx	r3, r3, #0, #1
 18121 001e DBB2     		uxtb	r3, r3
6359:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18122              		.loc 2 6359 0
 18123 0020 1846     		mov	r0, r3
 18124 0022 07F11007 		add	r7, r7, #16
 18125 0026 BD46     		mov	sp, r7
 18126 0028 80BD     		pop	{r7, pc}
 18127              		.cfi_endproc
 18128              	.LFE179:
 18130 002a 00BF     		.section	.text.dwc_otg_get_enumspeed,"ax",%progbits
 18131              		.align	2
 18132              		.global	dwc_otg_get_enumspeed
 18133              		.thumb
 18134              		.thumb_func
 18136              	dwc_otg_get_enumspeed:
 18137              	.LFB180:
6360:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6361:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_enumspeed(dwc_otg_core_if_t * core_if)
6362:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18138              		.loc 2 6362 0
 18139              		.cfi_startproc
 18140              		@ args = 0, pretend = 0, frame = 16
 18141              		@ frame_needed = 1, uses_anonymous_args = 0
 18142 0000 80B5     		push	{r7, lr}
 18143              	.LCFI486:
 18144              		.cfi_def_cfa_offset 8
 18145              		.cfi_offset 7, -8
 18146              		.cfi_offset 14, -4
 18147 0002 84B0     		sub	sp, sp, #16
 18148              	.LCFI487:
 18149              		.cfi_def_cfa_offset 24
 18150 0004 00AF     		add	r7, sp, #0
 18151              	.LCFI488:
 18152              		.cfi_def_cfa_register 7
 18153 0006 7860     		str	r0, [r7, #4]
6363:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dsts_data_t dsts;
6364:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 18154              		.loc 2 6364 0
 18155 0008 7B68     		ldr	r3, [r7, #4]
 18156 000a 9B68     		ldr	r3, [r3, #8]
 18157 000c 1B68     		ldr	r3, [r3, #0]
 18158 000e 03F10803 		add	r3, r3, #8
 18159 0012 1846     		mov	r0, r3
 18160 0014 FFF7FEFF 		bl	DWC_READ_REG32
 18161 0018 0346     		mov	r3, r0
 18162 001a FB60     		str	r3, [r7, #12]
6365:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return dsts.b.enumspd;
 18163              		.loc 2 6365 0
 18164 001c FB68     		ldr	r3, [r7, #12]
 18165 001e C3F34103 		ubfx	r3, r3, #1, #2
 18166 0022 DBB2     		uxtb	r3, r3
6366:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18167              		.loc 2 6366 0
 18168 0024 1846     		mov	r0, r3
 18169 0026 07F11007 		add	r7, r7, #16
 18170 002a BD46     		mov	sp, r7
 18171 002c 80BD     		pop	{r7, pc}
 18172              		.cfi_endproc
 18173              	.LFE180:
 18175 002e 00BF     		.section	.text.dwc_otg_get_prtpower,"ax",%progbits
 18176              		.align	2
 18177              		.global	dwc_otg_get_prtpower
 18178              		.thumb
 18179              		.thumb_func
 18181              	dwc_otg_get_prtpower:
 18182              	.LFB181:
6367:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6368:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_prtpower(dwc_otg_core_if_t * core_if)
6369:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18183              		.loc 2 6369 0
 18184              		.cfi_startproc
 18185              		@ args = 0, pretend = 0, frame = 16
 18186              		@ frame_needed = 1, uses_anonymous_args = 0
 18187 0000 80B5     		push	{r7, lr}
 18188              	.LCFI489:
 18189              		.cfi_def_cfa_offset 8
 18190              		.cfi_offset 7, -8
 18191              		.cfi_offset 14, -4
 18192 0002 84B0     		sub	sp, sp, #16
 18193              	.LCFI490:
 18194              		.cfi_def_cfa_offset 24
 18195 0004 00AF     		add	r7, sp, #0
 18196              	.LCFI491:
 18197              		.cfi_def_cfa_register 7
 18198 0006 7860     		str	r0, [r7, #4]
6370:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0;
6371:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 18199              		.loc 2 6371 0
 18200 0008 7B68     		ldr	r3, [r7, #4]
 18201 000a DB68     		ldr	r3, [r3, #12]
 18202 000c 5B68     		ldr	r3, [r3, #4]
 18203 000e 1846     		mov	r0, r3
 18204 0010 FFF7FEFF 		bl	DWC_READ_REG32
 18205 0014 0346     		mov	r3, r0
 18206 0016 FB60     		str	r3, [r7, #12]
6372:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return hprt0.b.prtpwr;
 18207              		.loc 2 6372 0
 18208 0018 FB68     		ldr	r3, [r7, #12]
 18209 001a C3F30033 		ubfx	r3, r3, #12, #1
 18210 001e DBB2     		uxtb	r3, r3
6373:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6374:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18211              		.loc 2 6374 0
 18212 0020 1846     		mov	r0, r3
 18213 0022 07F11007 		add	r7, r7, #16
 18214 0026 BD46     		mov	sp, r7
 18215 0028 80BD     		pop	{r7, pc}
 18216              		.cfi_endproc
 18217              	.LFE181:
 18219 002a 00BF     		.section	.text.dwc_otg_get_core_state,"ax",%progbits
 18220              		.align	2
 18221              		.global	dwc_otg_get_core_state
 18222              		.thumb
 18223              		.thumb_func
 18225              	dwc_otg_get_core_state:
 18226              	.LFB182:
6375:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6376:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_core_state(dwc_otg_core_if_t * core_if)
6377:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18227              		.loc 2 6377 0
 18228              		.cfi_startproc
 18229              		@ args = 0, pretend = 0, frame = 8
 18230              		@ frame_needed = 1, uses_anonymous_args = 0
 18231              		@ link register save eliminated.
 18232 0000 80B4     		push	{r7}
 18233              	.LCFI492:
 18234              		.cfi_def_cfa_offset 4
 18235              		.cfi_offset 7, -4
 18236 0002 83B0     		sub	sp, sp, #12
 18237              	.LCFI493:
 18238              		.cfi_def_cfa_offset 16
 18239 0004 00AF     		add	r7, sp, #0
 18240              	.LCFI494:
 18241              		.cfi_def_cfa_register 7
 18242 0006 7860     		str	r0, [r7, #4]
6378:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return core_if->hibernation_suspend;
 18243              		.loc 2 6378 0
 18244 0008 7B68     		ldr	r3, [r7, #4]
 18245 000a D3F8C030 		ldr	r3, [r3, #192]
6379:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18246              		.loc 2 6379 0
 18247 000e 1846     		mov	r0, r3
 18248 0010 07F10C07 		add	r7, r7, #12
 18249 0014 BD46     		mov	sp, r7
 18250 0016 80BC     		pop	{r7}
 18251 0018 7047     		bx	lr
 18252              		.cfi_endproc
 18253              	.LFE182:
 18255 001a 00BF     		.section	.text.dwc_otg_set_prtpower,"ax",%progbits
 18256              		.align	2
 18257              		.global	dwc_otg_set_prtpower
 18258              		.thumb
 18259              		.thumb_func
 18261              	dwc_otg_set_prtpower:
 18262              	.LFB183:
6380:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6381:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_prtpower(dwc_otg_core_if_t * core_if, uint32_t val)
6382:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18263              		.loc 2 6382 0
 18264              		.cfi_startproc
 18265              		@ args = 0, pretend = 0, frame = 16
 18266              		@ frame_needed = 1, uses_anonymous_args = 0
 18267 0000 80B5     		push	{r7, lr}
 18268              	.LCFI495:
 18269              		.cfi_def_cfa_offset 8
 18270              		.cfi_offset 7, -8
 18271              		.cfi_offset 14, -4
 18272 0002 84B0     		sub	sp, sp, #16
 18273              	.LCFI496:
 18274              		.cfi_def_cfa_offset 24
 18275 0004 00AF     		add	r7, sp, #0
 18276              	.LCFI497:
 18277              		.cfi_def_cfa_register 7
 18278 0006 7860     		str	r0, [r7, #4]
 18279 0008 3960     		str	r1, [r7, #0]
6383:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0;
6384:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 18280              		.loc 2 6384 0
 18281 000a 7868     		ldr	r0, [r7, #4]
 18282 000c FFF7FEFF 		bl	dwc_otg_read_hprt0
 18283 0010 0346     		mov	r3, r0
 18284 0012 FB60     		str	r3, [r7, #12]
6385:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtpwr = val;
 18285              		.loc 2 6385 0
 18286 0014 3B68     		ldr	r3, [r7, #0]
 18287 0016 DBB2     		uxtb	r3, r3
 18288 0018 03F00103 		and	r3, r3, #1
 18289 001c DAB2     		uxtb	r2, r3
 18290 001e FB68     		ldr	r3, [r7, #12]
 18291 0020 62F30C33 		bfi	r3, r2, #12, #1
 18292 0024 FB60     		str	r3, [r7, #12]
6386:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 18293              		.loc 2 6386 0
 18294 0026 7B68     		ldr	r3, [r7, #4]
 18295 0028 DB68     		ldr	r3, [r3, #12]
 18296 002a 5A68     		ldr	r2, [r3, #4]
 18297 002c FB68     		ldr	r3, [r7, #12]
 18298 002e 1046     		mov	r0, r2
 18299 0030 1946     		mov	r1, r3
 18300 0032 FFF7FEFF 		bl	DWC_WRITE_REG32
6387:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18301              		.loc 2 6387 0
 18302 0036 07F11007 		add	r7, r7, #16
 18303 003a BD46     		mov	sp, r7
 18304 003c 80BD     		pop	{r7, pc}
 18305              		.cfi_endproc
 18306              	.LFE183:
 18308 003e 00BF     		.section	.text.dwc_otg_get_prtsuspend,"ax",%progbits
 18309              		.align	2
 18310              		.global	dwc_otg_get_prtsuspend
 18311              		.thumb
 18312              		.thumb_func
 18314              	dwc_otg_get_prtsuspend:
 18315              	.LFB184:
6388:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6389:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_prtsuspend(dwc_otg_core_if_t * core_if)
6390:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18316              		.loc 2 6390 0
 18317              		.cfi_startproc
 18318              		@ args = 0, pretend = 0, frame = 16
 18319              		@ frame_needed = 1, uses_anonymous_args = 0
 18320 0000 80B5     		push	{r7, lr}
 18321              	.LCFI498:
 18322              		.cfi_def_cfa_offset 8
 18323              		.cfi_offset 7, -8
 18324              		.cfi_offset 14, -4
 18325 0002 84B0     		sub	sp, sp, #16
 18326              	.LCFI499:
 18327              		.cfi_def_cfa_offset 24
 18328 0004 00AF     		add	r7, sp, #0
 18329              	.LCFI500:
 18330              		.cfi_def_cfa_register 7
 18331 0006 7860     		str	r0, [r7, #4]
6391:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0;
6392:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 18332              		.loc 2 6392 0
 18333 0008 7B68     		ldr	r3, [r7, #4]
 18334 000a DB68     		ldr	r3, [r3, #12]
 18335 000c 5B68     		ldr	r3, [r3, #4]
 18336 000e 1846     		mov	r0, r3
 18337 0010 FFF7FEFF 		bl	DWC_READ_REG32
 18338 0014 0346     		mov	r3, r0
 18339 0016 FB60     		str	r3, [r7, #12]
6393:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return hprt0.b.prtsusp;
 18340              		.loc 2 6393 0
 18341 0018 FB68     		ldr	r3, [r7, #12]
 18342 001a C3F3C013 		ubfx	r3, r3, #7, #1
 18343 001e DBB2     		uxtb	r3, r3
6394:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6395:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18344              		.loc 2 6395 0
 18345 0020 1846     		mov	r0, r3
 18346 0022 07F11007 		add	r7, r7, #16
 18347 0026 BD46     		mov	sp, r7
 18348 0028 80BD     		pop	{r7, pc}
 18349              		.cfi_endproc
 18350              	.LFE184:
 18352 002a 00BF     		.section	.text.dwc_otg_set_prtsuspend,"ax",%progbits
 18353              		.align	2
 18354              		.global	dwc_otg_set_prtsuspend
 18355              		.thumb
 18356              		.thumb_func
 18358              	dwc_otg_set_prtsuspend:
 18359              	.LFB185:
6396:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6397:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_prtsuspend(dwc_otg_core_if_t * core_if, uint32_t val)
6398:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18360              		.loc 2 6398 0
 18361              		.cfi_startproc
 18362              		@ args = 0, pretend = 0, frame = 16
 18363              		@ frame_needed = 1, uses_anonymous_args = 0
 18364 0000 80B5     		push	{r7, lr}
 18365              	.LCFI501:
 18366              		.cfi_def_cfa_offset 8
 18367              		.cfi_offset 7, -8
 18368              		.cfi_offset 14, -4
 18369 0002 84B0     		sub	sp, sp, #16
 18370              	.LCFI502:
 18371              		.cfi_def_cfa_offset 24
 18372 0004 00AF     		add	r7, sp, #0
 18373              	.LCFI503:
 18374              		.cfi_def_cfa_register 7
 18375 0006 7860     		str	r0, [r7, #4]
 18376 0008 3960     		str	r1, [r7, #0]
6399:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0;
6400:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 18377              		.loc 2 6400 0
 18378 000a 7868     		ldr	r0, [r7, #4]
 18379 000c FFF7FEFF 		bl	dwc_otg_read_hprt0
 18380 0010 0346     		mov	r3, r0
 18381 0012 FB60     		str	r3, [r7, #12]
6401:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtsusp = val;
 18382              		.loc 2 6401 0
 18383 0014 3B68     		ldr	r3, [r7, #0]
 18384 0016 DBB2     		uxtb	r3, r3
 18385 0018 03F00103 		and	r3, r3, #1
 18386 001c DAB2     		uxtb	r2, r3
 18387 001e FB68     		ldr	r3, [r7, #12]
 18388 0020 62F3C713 		bfi	r3, r2, #7, #1
 18389 0024 FB60     		str	r3, [r7, #12]
6402:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 18390              		.loc 2 6402 0
 18391 0026 7B68     		ldr	r3, [r7, #4]
 18392 0028 DB68     		ldr	r3, [r3, #12]
 18393 002a 5A68     		ldr	r2, [r3, #4]
 18394 002c FB68     		ldr	r3, [r7, #12]
 18395 002e 1046     		mov	r0, r2
 18396 0030 1946     		mov	r1, r3
 18397 0032 FFF7FEFF 		bl	DWC_WRITE_REG32
6403:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18398              		.loc 2 6403 0
 18399 0036 07F11007 		add	r7, r7, #16
 18400 003a BD46     		mov	sp, r7
 18401 003c 80BD     		pop	{r7, pc}
 18402              		.cfi_endproc
 18403              	.LFE185:
 18405 003e 00BF     		.section	.text.dwc_otg_get_fr_interval,"ax",%progbits
 18406              		.align	2
 18407              		.global	dwc_otg_get_fr_interval
 18408              		.thumb
 18409              		.thumb_func
 18411              	dwc_otg_get_fr_interval:
 18412              	.LFB186:
6404:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6405:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_fr_interval(dwc_otg_core_if_t * core_if)
6406:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18413              		.loc 2 6406 0
 18414              		.cfi_startproc
 18415              		@ args = 0, pretend = 0, frame = 16
 18416              		@ frame_needed = 1, uses_anonymous_args = 0
 18417 0000 80B5     		push	{r7, lr}
 18418              	.LCFI504:
 18419              		.cfi_def_cfa_offset 8
 18420              		.cfi_offset 7, -8
 18421              		.cfi_offset 14, -4
 18422 0002 84B0     		sub	sp, sp, #16
 18423              	.LCFI505:
 18424              		.cfi_def_cfa_offset 24
 18425 0004 00AF     		add	r7, sp, #0
 18426              	.LCFI506:
 18427              		.cfi_def_cfa_register 7
 18428 0006 7860     		str	r0, [r7, #4]
6407:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hfir_data_t hfir;
6408:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 18429              		.loc 2 6408 0
 18430 0008 7B68     		ldr	r3, [r7, #4]
 18431 000a DB68     		ldr	r3, [r3, #12]
 18432 000c 1B68     		ldr	r3, [r3, #0]
 18433 000e 03F10403 		add	r3, r3, #4
 18434 0012 1846     		mov	r0, r3
 18435 0014 FFF7FEFF 		bl	DWC_READ_REG32
 18436 0018 0346     		mov	r3, r0
 18437 001a FB60     		str	r3, [r7, #12]
6409:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return hfir.b.frint;
 18438              		.loc 2 6409 0
 18439 001c BB89     		ldrh	r3, [r7, #12]
6410:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6411:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18440              		.loc 2 6411 0
 18441 001e 1846     		mov	r0, r3
 18442 0020 07F11007 		add	r7, r7, #16
 18443 0024 BD46     		mov	sp, r7
 18444 0026 80BD     		pop	{r7, pc}
 18445              		.cfi_endproc
 18446              	.LFE186:
 18448              		.section	.text.dwc_otg_set_fr_interval,"ax",%progbits
 18449              		.align	2
 18450              		.global	dwc_otg_set_fr_interval
 18451              		.thumb
 18452              		.thumb_func
 18454              	dwc_otg_set_fr_interval:
 18455              	.LFB187:
6412:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6413:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_fr_interval(dwc_otg_core_if_t * core_if, uint32_t val)
6414:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18456              		.loc 2 6414 0
 18457              		.cfi_startproc
 18458              		@ args = 0, pretend = 0, frame = 16
 18459              		@ frame_needed = 1, uses_anonymous_args = 0
 18460 0000 80B5     		push	{r7, lr}
 18461              	.LCFI507:
 18462              		.cfi_def_cfa_offset 8
 18463              		.cfi_offset 7, -8
 18464              		.cfi_offset 14, -4
 18465 0002 84B0     		sub	sp, sp, #16
 18466              	.LCFI508:
 18467              		.cfi_def_cfa_offset 24
 18468 0004 00AF     		add	r7, sp, #0
 18469              	.LCFI509:
 18470              		.cfi_def_cfa_register 7
 18471 0006 7860     		str	r0, [r7, #4]
 18472 0008 3960     		str	r1, [r7, #0]
6415:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hfir_data_t hfir;
6416:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t fram_int;
6417:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	fram_int = calc_frame_interval(core_if);
 18473              		.loc 2 6417 0
 18474 000a 7868     		ldr	r0, [r7, #4]
 18475 000c FFF7FEFF 		bl	calc_frame_interval
 18476 0010 F860     		str	r0, [r7, #12]
6418:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 18477              		.loc 2 6418 0
 18478 0012 7B68     		ldr	r3, [r7, #4]
 18479 0014 DB68     		ldr	r3, [r3, #12]
 18480 0016 1B68     		ldr	r3, [r3, #0]
 18481 0018 03F10403 		add	r3, r3, #4
 18482 001c 1846     		mov	r0, r3
 18483 001e FFF7FEFF 		bl	DWC_READ_REG32
 18484 0022 0346     		mov	r3, r0
 18485 0024 BB60     		str	r3, [r7, #8]
6419:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (!core_if->core_params->reload_ctl) {
 18486              		.loc 2 6419 0
 18487 0026 7B68     		ldr	r3, [r7, #4]
 18488 0028 1B68     		ldr	r3, [r3, #0]
 18489 002a D3F80831 		ldr	r3, [r3, #264]
 18490 002e 002B     		cmp	r3, #0
 18491 0030 6CD0     		beq	.L832
6420:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("\nCannot reload HFIR register.HFIR.HFIRRldCtrl bit is"
6421:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 "not set to 1.\nShould load driver with reload_ctl=1"
6422:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			 " module parameter\n");
6423:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
6424:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6425:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	switch (fram_int) {
 18492              		.loc 2 6425 0
 18493 0032 FB68     		ldr	r3, [r7, #12]
 18494 0034 41F64C52 		movw	r2, #7500
 18495 0038 9342     		cmp	r3, r2
 18496 003a 45D0     		beq	.L836
 18497 003c 41F64C52 		movw	r2, #7500
 18498 0040 9342     		cmp	r3, r2
 18499 0042 08D8     		bhi	.L840
 18500 0044 40F6A662 		movw	r2, #3750
 18501 0048 9342     		cmp	r3, r2
 18502 004a 11D0     		beq	.L834
 18503 004c 41F27072 		movw	r2, #6000
 18504 0050 9342     		cmp	r3, r2
 18505 0052 23D0     		beq	.L835
 18506 0054 5AE0     		b	.L832
 18507              	.L840:
 18508 0056 4BF68032 		movw	r2, #48000
 18509 005a 9342     		cmp	r3, r2
 18510 005c 29D0     		beq	.L838
 18511 005e 4EF66022 		movw	r2, #60000
 18512 0062 9342     		cmp	r3, r2
 18513 0064 3BD0     		beq	.L839
 18514 0066 47F23052 		movw	r2, #30000
 18515 006a 9342     		cmp	r3, r2
 18516 006c 0BD0     		beq	.L837
 18517 006e 4DE0     		b	.L832
 18518              	.L834:
6426:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case 3750:
6427:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((val < 3350) || (val > 4150)) {
 18519              		.loc 2 6427 0
 18520 0070 3A68     		ldr	r2, [r7, #0]
 18521 0072 40F61553 		movw	r3, #3349
 18522 0076 9A42     		cmp	r2, r3
 18523 0078 48D9     		bls	.L832
 18524              		.loc 2 6427 0 is_stmt 0 discriminator 1
 18525 007a 3A68     		ldr	r2, [r7, #0]
 18526 007c 41F23603 		movw	r3, #4150
 18527 0080 9A42     		cmp	r2, r3
 18528 0082 43D8     		bhi	.L832
6428:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("HFIR interval for HS core and 30 MHz"
6429:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 "clock freq should be from 3350 to 4150\n");
6430:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
6431:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6432:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 18529              		.loc 2 6432 0 is_stmt 1
 18530 0084 35E0     		b	.L841
 18531              	.L837:
6433:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case 30000:
6434:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((val < 26820) || (val > 33180)) {
 18532              		.loc 2 6434 0
 18533 0086 3A68     		ldr	r2, [r7, #0]
 18534 0088 46F6C303 		movw	r3, #26819
 18535 008c 9A42     		cmp	r2, r3
 18536 008e 3DD9     		bls	.L832
 18537              		.loc 2 6434 0 is_stmt 0 discriminator 1
 18538 0090 3A68     		ldr	r2, [r7, #0]
 18539 0092 48F29C13 		movw	r3, #33180
 18540 0096 9A42     		cmp	r2, r3
 18541 0098 38D8     		bhi	.L832
6435:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("HFIR interval for FS/LS core and 30 MHz"
6436:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 "clock freq should be from 26820 to 33180\n");
6437:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
6438:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6439:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 18542              		.loc 2 6439 0 is_stmt 1
 18543 009a 2AE0     		b	.L841
 18544              	.L835:
6440:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case 6000:
6441:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((val < 5360) || (val > 6640)) {
 18545              		.loc 2 6441 0
 18546 009c 3A68     		ldr	r2, [r7, #0]
 18547 009e 41F2EF43 		movw	r3, #5359
 18548 00a2 9A42     		cmp	r2, r3
 18549 00a4 32D9     		bls	.L832
 18550              		.loc 2 6441 0 is_stmt 0 discriminator 1
 18551 00a6 3A68     		ldr	r2, [r7, #0]
 18552 00a8 41F6F013 		movw	r3, #6640
 18553 00ac 9A42     		cmp	r2, r3
 18554 00ae 2DD8     		bhi	.L832
6442:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("HFIR interval for HS core and 48 MHz"
6443:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 "clock freq should be from 5360 to 6640\n");
6444:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
6445:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6446:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 18555              		.loc 2 6446 0 is_stmt 1
 18556 00b0 1FE0     		b	.L841
 18557              	.L838:
6447:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case 48000:
6448:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((val < 42912) || (val > 53088)) {
 18558              		.loc 2 6448 0
 18559 00b2 3A68     		ldr	r2, [r7, #0]
 18560 00b4 4AF29F73 		movw	r3, #42911
 18561 00b8 9A42     		cmp	r2, r3
 18562 00ba 27D9     		bls	.L832
 18563              		.loc 2 6448 0 is_stmt 0 discriminator 1
 18564 00bc 3A68     		ldr	r2, [r7, #0]
 18565 00be 4CF66073 		movw	r3, #53088
 18566 00c2 9A42     		cmp	r2, r3
 18567 00c4 22D8     		bhi	.L832
6449:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("HFIR interval for FS/LS core and 48 MHz"
6450:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 "clock freq should be from 42912 to 53088\n");
6451:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
6452:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6453:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 18568              		.loc 2 6453 0 is_stmt 1
 18569 00c6 14E0     		b	.L841
 18570              	.L836:
6454:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case 7500:
6455:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((val < 6700) || (val > 8300)) {
 18571              		.loc 2 6455 0
 18572 00c8 3A68     		ldr	r2, [r7, #0]
 18573 00ca 41F62B23 		movw	r3, #6699
 18574 00ce 9A42     		cmp	r2, r3
 18575 00d0 1CD9     		bls	.L832
 18576              		.loc 2 6455 0 is_stmt 0 discriminator 1
 18577 00d2 3A68     		ldr	r2, [r7, #0]
 18578 00d4 42F26C03 		movw	r3, #8300
 18579 00d8 9A42     		cmp	r2, r3
 18580 00da 17D8     		bhi	.L832
6456:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("HFIR interval for HS core and 60 MHz"
6457:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 "clock freq should be from 6700 to 8300\n");
6458:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
6459:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6460:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 18581              		.loc 2 6460 0 is_stmt 1
 18582 00dc 09E0     		b	.L841
 18583              	.L839:
6461:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	case 60000:
6462:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		if ((val < 53640) || (val > 65536)) {
 18584              		.loc 2 6462 0
 18585 00de 3A68     		ldr	r2, [r7, #0]
 18586 00e0 4DF28713 		movw	r3, #53639
 18587 00e4 9A42     		cmp	r2, r3
 18588 00e6 11D9     		bls	.L832
 18589              		.loc 2 6462 0 is_stmt 0 discriminator 1
 18590 00e8 3B68     		ldr	r3, [r7, #0]
 18591 00ea B3F5803F 		cmp	r3, #65536
 18592 00ee 0DD8     		bhi	.L832
6463:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			DWC_WARN("HFIR interval for FS/LS core and 60 MHz"
6464:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 				 "clock freq should be from 53640 to 65536\n");
6465:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 			return;
6466:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		}
6467:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
 18593              		.loc 2 6467 0 is_stmt 1
 18594 00f0 00BF     		nop
 18595              	.L841:
6468:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	default:
6469:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_WARN("Unknown frame interval\n");
6470:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
6471:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		break;
6472:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6473:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6474:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hfir.b.frint = val;
 18596              		.loc 2 6474 0
 18597 00f2 3B68     		ldr	r3, [r7, #0]
 18598 00f4 9BB2     		uxth	r3, r3
 18599 00f6 3B81     		strh	r3, [r7, #8]	@ unaligned
6475:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hfir.d32);
 18600              		.loc 2 6475 0
 18601 00f8 7B68     		ldr	r3, [r7, #4]
 18602 00fa DB68     		ldr	r3, [r3, #12]
 18603 00fc 1B68     		ldr	r3, [r3, #0]
 18604 00fe 03F10402 		add	r2, r3, #4
 18605 0102 BB68     		ldr	r3, [r7, #8]
 18606 0104 1046     		mov	r0, r2
 18607 0106 1946     		mov	r1, r3
 18608 0108 FFF7FEFF 		bl	DWC_WRITE_REG32
 18609              	.L832:
6476:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18610              		.loc 2 6476 0
 18611 010c 07F11007 		add	r7, r7, #16
 18612 0110 BD46     		mov	sp, r7
 18613 0112 80BD     		pop	{r7, pc}
 18614              		.cfi_endproc
 18615              	.LFE187:
 18617              		.section	.text.dwc_otg_get_mode_ch_tim,"ax",%progbits
 18618              		.align	2
 18619              		.global	dwc_otg_get_mode_ch_tim
 18620              		.thumb
 18621              		.thumb_func
 18623              	dwc_otg_get_mode_ch_tim:
 18624              	.LFB188:
6477:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6478:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_mode_ch_tim(dwc_otg_core_if_t * core_if)
6479:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18625              		.loc 2 6479 0
 18626              		.cfi_startproc
 18627              		@ args = 0, pretend = 0, frame = 16
 18628              		@ frame_needed = 1, uses_anonymous_args = 0
 18629 0000 80B5     		push	{r7, lr}
 18630              	.LCFI510:
 18631              		.cfi_def_cfa_offset 8
 18632              		.cfi_offset 7, -8
 18633              		.cfi_offset 14, -4
 18634 0002 84B0     		sub	sp, sp, #16
 18635              	.LCFI511:
 18636              		.cfi_def_cfa_offset 24
 18637 0004 00AF     		add	r7, sp, #0
 18638              	.LCFI512:
 18639              		.cfi_def_cfa_register 7
 18640 0006 7860     		str	r0, [r7, #4]
6480:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg_data_t hcfg;
6481:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 18641              		.loc 2 6481 0
 18642 0008 7B68     		ldr	r3, [r7, #4]
 18643 000a DB68     		ldr	r3, [r3, #12]
 18644 000c 1B68     		ldr	r3, [r3, #0]
 18645 000e 1846     		mov	r0, r3
 18646 0010 FFF7FEFF 		bl	DWC_READ_REG32
 18647 0014 0346     		mov	r3, r0
 18648 0016 FB60     		str	r3, [r7, #12]
6482:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return hcfg.b.modechtimen;
 18649              		.loc 2 6482 0
 18650 0018 FB68     		ldr	r3, [r7, #12]
 18651 001a C3F3C073 		ubfx	r3, r3, #31, #1
 18652 001e DBB2     		uxtb	r3, r3
6483:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6484:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18653              		.loc 2 6484 0
 18654 0020 1846     		mov	r0, r3
 18655 0022 07F11007 		add	r7, r7, #16
 18656 0026 BD46     		mov	sp, r7
 18657 0028 80BD     		pop	{r7, pc}
 18658              		.cfi_endproc
 18659              	.LFE188:
 18661 002a 00BF     		.section	.text.dwc_otg_set_mode_ch_tim,"ax",%progbits
 18662              		.align	2
 18663              		.global	dwc_otg_set_mode_ch_tim
 18664              		.thumb
 18665              		.thumb_func
 18667              	dwc_otg_set_mode_ch_tim:
 18668              	.LFB189:
6485:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6486:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_mode_ch_tim(dwc_otg_core_if_t * core_if, uint32_t val)
6487:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18669              		.loc 2 6487 0
 18670              		.cfi_startproc
 18671              		@ args = 0, pretend = 0, frame = 16
 18672              		@ frame_needed = 1, uses_anonymous_args = 0
 18673 0000 80B5     		push	{r7, lr}
 18674              	.LCFI513:
 18675              		.cfi_def_cfa_offset 8
 18676              		.cfi_offset 7, -8
 18677              		.cfi_offset 14, -4
 18678 0002 84B0     		sub	sp, sp, #16
 18679              	.LCFI514:
 18680              		.cfi_def_cfa_offset 24
 18681 0004 00AF     		add	r7, sp, #0
 18682              	.LCFI515:
 18683              		.cfi_def_cfa_register 7
 18684 0006 7860     		str	r0, [r7, #4]
 18685 0008 3960     		str	r1, [r7, #0]
6488:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg_data_t hcfg;
6489:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 18686              		.loc 2 6489 0
 18687 000a 7B68     		ldr	r3, [r7, #4]
 18688 000c DB68     		ldr	r3, [r3, #12]
 18689 000e 1B68     		ldr	r3, [r3, #0]
 18690 0010 1846     		mov	r0, r3
 18691 0012 FFF7FEFF 		bl	DWC_READ_REG32
 18692 0016 0346     		mov	r3, r0
 18693 0018 FB60     		str	r3, [r7, #12]
6490:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hcfg.b.modechtimen = val;
 18694              		.loc 2 6490 0
 18695 001a 3B68     		ldr	r3, [r7, #0]
 18696 001c DBB2     		uxtb	r3, r3
 18697 001e 03F00103 		and	r3, r3, #1
 18698 0022 DAB2     		uxtb	r2, r3
 18699 0024 FB68     		ldr	r3, [r7, #12]
 18700 0026 62F3DF73 		bfi	r3, r2, #31, #1
 18701 002a FB60     		str	r3, [r7, #12]
6491:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 18702              		.loc 2 6491 0
 18703 002c 7B68     		ldr	r3, [r7, #4]
 18704 002e DB68     		ldr	r3, [r3, #12]
 18705 0030 1B68     		ldr	r3, [r3, #0]
 18706 0032 1A46     		mov	r2, r3
 18707 0034 FB68     		ldr	r3, [r7, #12]
 18708 0036 1046     		mov	r0, r2
 18709 0038 1946     		mov	r1, r3
 18710 003a FFF7FEFF 		bl	DWC_WRITE_REG32
6492:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18711              		.loc 2 6492 0
 18712 003e 07F11007 		add	r7, r7, #16
 18713 0042 BD46     		mov	sp, r7
 18714 0044 80BD     		pop	{r7, pc}
 18715              		.cfi_endproc
 18716              	.LFE189:
 18718 0046 00BF     		.section	.text.dwc_otg_set_prtresume,"ax",%progbits
 18719              		.align	2
 18720              		.global	dwc_otg_set_prtresume
 18721              		.thumb
 18722              		.thumb_func
 18724              	dwc_otg_set_prtresume:
 18725              	.LFB190:
6493:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6494:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_prtresume(dwc_otg_core_if_t * core_if, uint32_t val)
6495:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18726              		.loc 2 6495 0
 18727              		.cfi_startproc
 18728              		@ args = 0, pretend = 0, frame = 16
 18729              		@ frame_needed = 1, uses_anonymous_args = 0
 18730 0000 80B5     		push	{r7, lr}
 18731              	.LCFI516:
 18732              		.cfi_def_cfa_offset 8
 18733              		.cfi_offset 7, -8
 18734              		.cfi_offset 14, -4
 18735 0002 84B0     		sub	sp, sp, #16
 18736              	.LCFI517:
 18737              		.cfi_def_cfa_offset 24
 18738 0004 00AF     		add	r7, sp, #0
 18739              	.LCFI518:
 18740              		.cfi_def_cfa_register 7
 18741 0006 7860     		str	r0, [r7, #4]
 18742 0008 3960     		str	r1, [r7, #0]
6496:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0_data_t hprt0;
6497:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 18743              		.loc 2 6497 0
 18744 000a 7868     		ldr	r0, [r7, #4]
 18745 000c FFF7FEFF 		bl	dwc_otg_read_hprt0
 18746 0010 0346     		mov	r3, r0
 18747 0012 FB60     		str	r3, [r7, #12]
6498:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	hprt0.b.prtres = val;
 18748              		.loc 2 6498 0
 18749 0014 3B68     		ldr	r3, [r7, #0]
 18750 0016 DBB2     		uxtb	r3, r3
 18751 0018 03F00103 		and	r3, r3, #1
 18752 001c DAB2     		uxtb	r2, r3
 18753 001e FB68     		ldr	r3, [r7, #12]
 18754 0020 62F38613 		bfi	r3, r2, #6, #1
 18755 0024 FB60     		str	r3, [r7, #12]
6499:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 18756              		.loc 2 6499 0
 18757 0026 7B68     		ldr	r3, [r7, #4]
 18758 0028 DB68     		ldr	r3, [r3, #12]
 18759 002a 5A68     		ldr	r2, [r3, #4]
 18760 002c FB68     		ldr	r3, [r7, #12]
 18761 002e 1046     		mov	r0, r2
 18762 0030 1946     		mov	r1, r3
 18763 0032 FFF7FEFF 		bl	DWC_WRITE_REG32
6500:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18764              		.loc 2 6500 0
 18765 0036 07F11007 		add	r7, r7, #16
 18766 003a BD46     		mov	sp, r7
 18767 003c 80BD     		pop	{r7, pc}
 18768              		.cfi_endproc
 18769              	.LFE190:
 18771 003e 00BF     		.section	.text.dwc_otg_get_remotewakesig,"ax",%progbits
 18772              		.align	2
 18773              		.global	dwc_otg_get_remotewakesig
 18774              		.thumb
 18775              		.thumb_func
 18777              	dwc_otg_get_remotewakesig:
 18778              	.LFB191:
6501:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6502:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_remotewakesig(dwc_otg_core_if_t * core_if)
6503:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18779              		.loc 2 6503 0
 18780              		.cfi_startproc
 18781              		@ args = 0, pretend = 0, frame = 16
 18782              		@ frame_needed = 1, uses_anonymous_args = 0
 18783 0000 80B5     		push	{r7, lr}
 18784              	.LCFI519:
 18785              		.cfi_def_cfa_offset 8
 18786              		.cfi_offset 7, -8
 18787              		.cfi_offset 14, -4
 18788 0002 84B0     		sub	sp, sp, #16
 18789              	.LCFI520:
 18790              		.cfi_def_cfa_offset 24
 18791 0004 00AF     		add	r7, sp, #0
 18792              	.LCFI521:
 18793              		.cfi_def_cfa_register 7
 18794 0006 7860     		str	r0, [r7, #4]
6504:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dctl_data_t dctl;
6505:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dctl.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 18795              		.loc 2 6505 0
 18796 0008 7B68     		ldr	r3, [r7, #4]
 18797 000a 9B68     		ldr	r3, [r3, #8]
 18798 000c 1B68     		ldr	r3, [r3, #0]
 18799 000e 03F10403 		add	r3, r3, #4
 18800 0012 1846     		mov	r0, r3
 18801 0014 FFF7FEFF 		bl	DWC_READ_REG32
 18802 0018 0346     		mov	r3, r0
 18803 001a FB60     		str	r3, [r7, #12]
6506:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return dctl.b.rmtwkupsig;
 18804              		.loc 2 6506 0
 18805 001c FB68     		ldr	r3, [r7, #12]
 18806 001e C3F30003 		ubfx	r3, r3, #0, #1
 18807 0022 DBB2     		uxtb	r3, r3
6507:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18808              		.loc 2 6507 0
 18809 0024 1846     		mov	r0, r3
 18810 0026 07F11007 		add	r7, r7, #16
 18811 002a BD46     		mov	sp, r7
 18812 002c 80BD     		pop	{r7, pc}
 18813              		.cfi_endproc
 18814              	.LFE191:
 18816 002e 00BF     		.section	.text.dwc_otg_get_lpm_portsleepstatus,"ax",%progbits
 18817              		.align	2
 18818              		.global	dwc_otg_get_lpm_portsleepstatus
 18819              		.thumb
 18820              		.thumb_func
 18822              	dwc_otg_get_lpm_portsleepstatus:
 18823              	.LFB192:
6508:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6509:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_lpm_portsleepstatus(dwc_otg_core_if_t * core_if)
6510:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18824              		.loc 2 6510 0
 18825              		.cfi_startproc
 18826              		@ args = 0, pretend = 0, frame = 16
 18827              		@ frame_needed = 1, uses_anonymous_args = 0
 18828 0000 80B5     		push	{r7, lr}
 18829              	.LCFI522:
 18830              		.cfi_def_cfa_offset 8
 18831              		.cfi_offset 7, -8
 18832              		.cfi_offset 14, -4
 18833 0002 84B0     		sub	sp, sp, #16
 18834              	.LCFI523:
 18835              		.cfi_def_cfa_offset 24
 18836 0004 00AF     		add	r7, sp, #0
 18837              	.LCFI524:
 18838              		.cfi_def_cfa_register 7
 18839 0006 7860     		str	r0, [r7, #4]
6511:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6512:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 18840              		.loc 2 6512 0
 18841 0008 7B68     		ldr	r3, [r7, #4]
 18842 000a 5B68     		ldr	r3, [r3, #4]
 18843 000c 03F15403 		add	r3, r3, #84
 18844 0010 1846     		mov	r0, r3
 18845 0012 FFF7FEFF 		bl	DWC_READ_REG32
 18846 0016 0346     		mov	r3, r0
 18847 0018 FB60     		str	r3, [r7, #12]
6513:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6514:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_ASSERT(!
6515:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   ((core_if->lx_state == DWC_OTG_L1) ^ lpmcfg.b.prt_sleep_sts),
6516:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   "lx_state = %d, lmpcfg.prt_sleep_sts = %d\n",
6517:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		   core_if->lx_state, lpmcfg.b.prt_sleep_sts);
6518:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6519:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return lpmcfg.b.prt_sleep_sts;
 18848              		.loc 2 6519 0
 18849 001a FB68     		ldr	r3, [r7, #12]
 18850 001c C3F3C033 		ubfx	r3, r3, #15, #1
 18851 0020 DBB2     		uxtb	r3, r3
6520:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18852              		.loc 2 6520 0
 18853 0022 1846     		mov	r0, r3
 18854 0024 07F11007 		add	r7, r7, #16
 18855 0028 BD46     		mov	sp, r7
 18856 002a 80BD     		pop	{r7, pc}
 18857              		.cfi_endproc
 18858              	.LFE192:
 18860              		.section	.text.dwc_otg_get_lpm_remotewakeenabled,"ax",%progbits
 18861              		.align	2
 18862              		.global	dwc_otg_get_lpm_remotewakeenabled
 18863              		.thumb
 18864              		.thumb_func
 18866              	dwc_otg_get_lpm_remotewakeenabled:
 18867              	.LFB193:
6521:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6522:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_lpm_remotewakeenabled(dwc_otg_core_if_t * core_if)
6523:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18868              		.loc 2 6523 0
 18869              		.cfi_startproc
 18870              		@ args = 0, pretend = 0, frame = 16
 18871              		@ frame_needed = 1, uses_anonymous_args = 0
 18872 0000 80B5     		push	{r7, lr}
 18873              	.LCFI525:
 18874              		.cfi_def_cfa_offset 8
 18875              		.cfi_offset 7, -8
 18876              		.cfi_offset 14, -4
 18877 0002 84B0     		sub	sp, sp, #16
 18878              	.LCFI526:
 18879              		.cfi_def_cfa_offset 24
 18880 0004 00AF     		add	r7, sp, #0
 18881              	.LCFI527:
 18882              		.cfi_def_cfa_register 7
 18883 0006 7860     		str	r0, [r7, #4]
6524:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6525:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 18884              		.loc 2 6525 0
 18885 0008 7B68     		ldr	r3, [r7, #4]
 18886 000a 5B68     		ldr	r3, [r3, #4]
 18887 000c 03F15403 		add	r3, r3, #84
 18888 0010 1846     		mov	r0, r3
 18889 0012 FFF7FEFF 		bl	DWC_READ_REG32
 18890 0016 0346     		mov	r3, r0
 18891 0018 FB60     		str	r3, [r7, #12]
6526:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return lpmcfg.b.rem_wkup_en;
 18892              		.loc 2 6526 0
 18893 001a FB68     		ldr	r3, [r7, #12]
 18894 001c C3F38013 		ubfx	r3, r3, #6, #1
 18895 0020 DBB2     		uxtb	r3, r3
6527:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18896              		.loc 2 6527 0
 18897 0022 1846     		mov	r0, r3
 18898 0024 07F11007 		add	r7, r7, #16
 18899 0028 BD46     		mov	sp, r7
 18900 002a 80BD     		pop	{r7, pc}
 18901              		.cfi_endproc
 18902              	.LFE193:
 18904              		.section	.text.dwc_otg_get_lpmresponse,"ax",%progbits
 18905              		.align	2
 18906              		.global	dwc_otg_get_lpmresponse
 18907              		.thumb
 18908              		.thumb_func
 18910              	dwc_otg_get_lpmresponse:
 18911              	.LFB194:
6528:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6529:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_lpmresponse(dwc_otg_core_if_t * core_if)
6530:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18912              		.loc 2 6530 0
 18913              		.cfi_startproc
 18914              		@ args = 0, pretend = 0, frame = 16
 18915              		@ frame_needed = 1, uses_anonymous_args = 0
 18916 0000 80B5     		push	{r7, lr}
 18917              	.LCFI528:
 18918              		.cfi_def_cfa_offset 8
 18919              		.cfi_offset 7, -8
 18920              		.cfi_offset 14, -4
 18921 0002 84B0     		sub	sp, sp, #16
 18922              	.LCFI529:
 18923              		.cfi_def_cfa_offset 24
 18924 0004 00AF     		add	r7, sp, #0
 18925              	.LCFI530:
 18926              		.cfi_def_cfa_register 7
 18927 0006 7860     		str	r0, [r7, #4]
6531:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6532:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 18928              		.loc 2 6532 0
 18929 0008 7B68     		ldr	r3, [r7, #4]
 18930 000a 5B68     		ldr	r3, [r3, #4]
 18931 000c 03F15403 		add	r3, r3, #84
 18932 0010 1846     		mov	r0, r3
 18933 0012 FFF7FEFF 		bl	DWC_READ_REG32
 18934 0016 0346     		mov	r3, r0
 18935 0018 FB60     		str	r3, [r7, #12]
6533:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return lpmcfg.b.appl_resp;
 18936              		.loc 2 6533 0
 18937 001a FB68     		ldr	r3, [r7, #12]
 18938 001c C3F34003 		ubfx	r3, r3, #1, #1
 18939 0020 DBB2     		uxtb	r3, r3
6534:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18940              		.loc 2 6534 0
 18941 0022 1846     		mov	r0, r3
 18942 0024 07F11007 		add	r7, r7, #16
 18943 0028 BD46     		mov	sp, r7
 18944 002a 80BD     		pop	{r7, pc}
 18945              		.cfi_endproc
 18946              	.LFE194:
 18948              		.section	.text.dwc_otg_set_lpmresponse,"ax",%progbits
 18949              		.align	2
 18950              		.global	dwc_otg_set_lpmresponse
 18951              		.thumb
 18952              		.thumb_func
 18954              	dwc_otg_set_lpmresponse:
 18955              	.LFB195:
6535:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6536:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_lpmresponse(dwc_otg_core_if_t * core_if, uint32_t val)
6537:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 18956              		.loc 2 6537 0
 18957              		.cfi_startproc
 18958              		@ args = 0, pretend = 0, frame = 16
 18959              		@ frame_needed = 1, uses_anonymous_args = 0
 18960 0000 80B5     		push	{r7, lr}
 18961              	.LCFI531:
 18962              		.cfi_def_cfa_offset 8
 18963              		.cfi_offset 7, -8
 18964              		.cfi_offset 14, -4
 18965 0002 84B0     		sub	sp, sp, #16
 18966              	.LCFI532:
 18967              		.cfi_def_cfa_offset 24
 18968 0004 00AF     		add	r7, sp, #0
 18969              	.LCFI533:
 18970              		.cfi_def_cfa_register 7
 18971 0006 7860     		str	r0, [r7, #4]
 18972 0008 3960     		str	r1, [r7, #0]
6538:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6539:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 18973              		.loc 2 6539 0
 18974 000a 7B68     		ldr	r3, [r7, #4]
 18975 000c 5B68     		ldr	r3, [r3, #4]
 18976 000e 03F15403 		add	r3, r3, #84
 18977 0012 1846     		mov	r0, r3
 18978 0014 FFF7FEFF 		bl	DWC_READ_REG32
 18979 0018 0346     		mov	r3, r0
 18980 001a FB60     		str	r3, [r7, #12]
6540:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.b.appl_resp = val;
 18981              		.loc 2 6540 0
 18982 001c 3B68     		ldr	r3, [r7, #0]
 18983 001e DBB2     		uxtb	r3, r3
 18984 0020 03F00103 		and	r3, r3, #1
 18985 0024 DAB2     		uxtb	r2, r3
 18986 0026 FB68     		ldr	r3, [r7, #12]
 18987 0028 62F34103 		bfi	r3, r2, #1, #1
 18988 002c FB60     		str	r3, [r7, #12]
6541:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 18989              		.loc 2 6541 0
 18990 002e 7B68     		ldr	r3, [r7, #4]
 18991 0030 5B68     		ldr	r3, [r3, #4]
 18992 0032 03F15402 		add	r2, r3, #84
 18993 0036 FB68     		ldr	r3, [r7, #12]
 18994 0038 1046     		mov	r0, r2
 18995 003a 1946     		mov	r1, r3
 18996 003c FFF7FEFF 		bl	DWC_WRITE_REG32
6542:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 18997              		.loc 2 6542 0
 18998 0040 07F11007 		add	r7, r7, #16
 18999 0044 BD46     		mov	sp, r7
 19000 0046 80BD     		pop	{r7, pc}
 19001              		.cfi_endproc
 19002              	.LFE195:
 19004              		.section	.text.dwc_otg_get_hsic_connect,"ax",%progbits
 19005              		.align	2
 19006              		.global	dwc_otg_get_hsic_connect
 19007              		.thumb
 19008              		.thumb_func
 19010              	dwc_otg_get_hsic_connect:
 19011              	.LFB196:
6543:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6544:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_hsic_connect(dwc_otg_core_if_t * core_if)
6545:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19012              		.loc 2 6545 0
 19013              		.cfi_startproc
 19014              		@ args = 0, pretend = 0, frame = 16
 19015              		@ frame_needed = 1, uses_anonymous_args = 0
 19016 0000 80B5     		push	{r7, lr}
 19017              	.LCFI534:
 19018              		.cfi_def_cfa_offset 8
 19019              		.cfi_offset 7, -8
 19020              		.cfi_offset 14, -4
 19021 0002 84B0     		sub	sp, sp, #16
 19022              	.LCFI535:
 19023              		.cfi_def_cfa_offset 24
 19024 0004 00AF     		add	r7, sp, #0
 19025              	.LCFI536:
 19026              		.cfi_def_cfa_register 7
 19027 0006 7860     		str	r0, [r7, #4]
6546:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6547:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 19028              		.loc 2 6547 0
 19029 0008 7B68     		ldr	r3, [r7, #4]
 19030 000a 5B68     		ldr	r3, [r3, #4]
 19031 000c 03F15403 		add	r3, r3, #84
 19032 0010 1846     		mov	r0, r3
 19033 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19034 0016 0346     		mov	r3, r0
 19035 0018 FB60     		str	r3, [r7, #12]
6548:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return lpmcfg.b.hsic_connect;
 19036              		.loc 2 6548 0
 19037 001a FB68     		ldr	r3, [r7, #12]
 19038 001c C3F38073 		ubfx	r3, r3, #30, #1
 19039 0020 DBB2     		uxtb	r3, r3
6549:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19040              		.loc 2 6549 0
 19041 0022 1846     		mov	r0, r3
 19042 0024 07F11007 		add	r7, r7, #16
 19043 0028 BD46     		mov	sp, r7
 19044 002a 80BD     		pop	{r7, pc}
 19045              		.cfi_endproc
 19046              	.LFE196:
 19048              		.section	.text.dwc_otg_set_hsic_connect,"ax",%progbits
 19049              		.align	2
 19050              		.global	dwc_otg_set_hsic_connect
 19051              		.thumb
 19052              		.thumb_func
 19054              	dwc_otg_set_hsic_connect:
 19055              	.LFB197:
6550:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6551:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_hsic_connect(dwc_otg_core_if_t * core_if, uint32_t val)
6552:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19056              		.loc 2 6552 0
 19057              		.cfi_startproc
 19058              		@ args = 0, pretend = 0, frame = 16
 19059              		@ frame_needed = 1, uses_anonymous_args = 0
 19060 0000 80B5     		push	{r7, lr}
 19061              	.LCFI537:
 19062              		.cfi_def_cfa_offset 8
 19063              		.cfi_offset 7, -8
 19064              		.cfi_offset 14, -4
 19065 0002 84B0     		sub	sp, sp, #16
 19066              	.LCFI538:
 19067              		.cfi_def_cfa_offset 24
 19068 0004 00AF     		add	r7, sp, #0
 19069              	.LCFI539:
 19070              		.cfi_def_cfa_register 7
 19071 0006 7860     		str	r0, [r7, #4]
 19072 0008 3960     		str	r1, [r7, #0]
6553:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6554:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 19073              		.loc 2 6554 0
 19074 000a 7B68     		ldr	r3, [r7, #4]
 19075 000c 5B68     		ldr	r3, [r3, #4]
 19076 000e 03F15403 		add	r3, r3, #84
 19077 0012 1846     		mov	r0, r3
 19078 0014 FFF7FEFF 		bl	DWC_READ_REG32
 19079 0018 0346     		mov	r3, r0
 19080 001a FB60     		str	r3, [r7, #12]
6555:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.b.hsic_connect = val;
 19081              		.loc 2 6555 0
 19082 001c 3B68     		ldr	r3, [r7, #0]
 19083 001e DBB2     		uxtb	r3, r3
 19084 0020 03F00103 		and	r3, r3, #1
 19085 0024 DAB2     		uxtb	r2, r3
 19086 0026 FB68     		ldr	r3, [r7, #12]
 19087 0028 62F39E73 		bfi	r3, r2, #30, #1
 19088 002c FB60     		str	r3, [r7, #12]
6556:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 19089              		.loc 2 6556 0
 19090 002e 7B68     		ldr	r3, [r7, #4]
 19091 0030 5B68     		ldr	r3, [r3, #4]
 19092 0032 03F15402 		add	r2, r3, #84
 19093 0036 FB68     		ldr	r3, [r7, #12]
 19094 0038 1046     		mov	r0, r2
 19095 003a 1946     		mov	r1, r3
 19096 003c FFF7FEFF 		bl	DWC_WRITE_REG32
6557:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19097              		.loc 2 6557 0
 19098 0040 07F11007 		add	r7, r7, #16
 19099 0044 BD46     		mov	sp, r7
 19100 0046 80BD     		pop	{r7, pc}
 19101              		.cfi_endproc
 19102              	.LFE197:
 19104              		.section	.text.dwc_otg_get_inv_sel_hsic,"ax",%progbits
 19105              		.align	2
 19106              		.global	dwc_otg_get_inv_sel_hsic
 19107              		.thumb
 19108              		.thumb_func
 19110              	dwc_otg_get_inv_sel_hsic:
 19111              	.LFB198:
6558:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6559:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_inv_sel_hsic(dwc_otg_core_if_t * core_if)
6560:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19112              		.loc 2 6560 0
 19113              		.cfi_startproc
 19114              		@ args = 0, pretend = 0, frame = 16
 19115              		@ frame_needed = 1, uses_anonymous_args = 0
 19116 0000 80B5     		push	{r7, lr}
 19117              	.LCFI540:
 19118              		.cfi_def_cfa_offset 8
 19119              		.cfi_offset 7, -8
 19120              		.cfi_offset 14, -4
 19121 0002 84B0     		sub	sp, sp, #16
 19122              	.LCFI541:
 19123              		.cfi_def_cfa_offset 24
 19124 0004 00AF     		add	r7, sp, #0
 19125              	.LCFI542:
 19126              		.cfi_def_cfa_register 7
 19127 0006 7860     		str	r0, [r7, #4]
6561:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6562:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 19128              		.loc 2 6562 0
 19129 0008 7B68     		ldr	r3, [r7, #4]
 19130 000a 5B68     		ldr	r3, [r3, #4]
 19131 000c 03F15403 		add	r3, r3, #84
 19132 0010 1846     		mov	r0, r3
 19133 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19134 0016 0346     		mov	r3, r0
 19135 0018 FB60     		str	r3, [r7, #12]
6563:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return lpmcfg.b.inv_sel_hsic;
 19136              		.loc 2 6563 0
 19137 001a FB68     		ldr	r3, [r7, #12]
 19138 001c C3F3C073 		ubfx	r3, r3, #31, #1
 19139 0020 DBB2     		uxtb	r3, r3
6564:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6565:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19140              		.loc 2 6565 0
 19141 0022 1846     		mov	r0, r3
 19142 0024 07F11007 		add	r7, r7, #16
 19143 0028 BD46     		mov	sp, r7
 19144 002a 80BD     		pop	{r7, pc}
 19145              		.cfi_endproc
 19146              	.LFE198:
 19148              		.section	.text.dwc_otg_set_inv_sel_hsic,"ax",%progbits
 19149              		.align	2
 19150              		.global	dwc_otg_set_inv_sel_hsic
 19151              		.thumb
 19152              		.thumb_func
 19154              	dwc_otg_set_inv_sel_hsic:
 19155              	.LFB199:
6566:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6567:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_inv_sel_hsic(dwc_otg_core_if_t * core_if, uint32_t val)
6568:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19156              		.loc 2 6568 0
 19157              		.cfi_startproc
 19158              		@ args = 0, pretend = 0, frame = 16
 19159              		@ frame_needed = 1, uses_anonymous_args = 0
 19160 0000 80B5     		push	{r7, lr}
 19161              	.LCFI543:
 19162              		.cfi_def_cfa_offset 8
 19163              		.cfi_offset 7, -8
 19164              		.cfi_offset 14, -4
 19165 0002 84B0     		sub	sp, sp, #16
 19166              	.LCFI544:
 19167              		.cfi_def_cfa_offset 24
 19168 0004 00AF     		add	r7, sp, #0
 19169              	.LCFI545:
 19170              		.cfi_def_cfa_register 7
 19171 0006 7860     		str	r0, [r7, #4]
 19172 0008 3960     		str	r1, [r7, #0]
6569:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	glpmcfg_data_t lpmcfg;
6570:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 19173              		.loc 2 6570 0
 19174 000a 7B68     		ldr	r3, [r7, #4]
 19175 000c 5B68     		ldr	r3, [r3, #4]
 19176 000e 03F15403 		add	r3, r3, #84
 19177 0012 1846     		mov	r0, r3
 19178 0014 FFF7FEFF 		bl	DWC_READ_REG32
 19179 0018 0346     		mov	r3, r0
 19180 001a FB60     		str	r3, [r7, #12]
6571:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	lpmcfg.b.inv_sel_hsic = val;
 19181              		.loc 2 6571 0
 19182 001c 3B68     		ldr	r3, [r7, #0]
 19183 001e DBB2     		uxtb	r3, r3
 19184 0020 03F00103 		and	r3, r3, #1
 19185 0024 DAB2     		uxtb	r2, r3
 19186 0026 FB68     		ldr	r3, [r7, #12]
 19187 0028 62F3DF73 		bfi	r3, r2, #31, #1
 19188 002c FB60     		str	r3, [r7, #12]
6572:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 19189              		.loc 2 6572 0
 19190 002e 7B68     		ldr	r3, [r7, #4]
 19191 0030 5B68     		ldr	r3, [r3, #4]
 19192 0032 03F15402 		add	r2, r3, #84
 19193 0036 FB68     		ldr	r3, [r7, #12]
 19194 0038 1046     		mov	r0, r2
 19195 003a 1946     		mov	r1, r3
 19196 003c FFF7FEFF 		bl	DWC_WRITE_REG32
6573:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19197              		.loc 2 6573 0
 19198 0040 07F11007 		add	r7, r7, #16
 19199 0044 BD46     		mov	sp, r7
 19200 0046 80BD     		pop	{r7, pc}
 19201              		.cfi_endproc
 19202              	.LFE199:
 19204              		.section	.text.dwc_otg_get_gotgctl,"ax",%progbits
 19205              		.align	2
 19206              		.global	dwc_otg_get_gotgctl
 19207              		.thumb
 19208              		.thumb_func
 19210              	dwc_otg_get_gotgctl:
 19211              	.LFB200:
6574:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6575:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_gotgctl(dwc_otg_core_if_t * core_if)
6576:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19212              		.loc 2 6576 0
 19213              		.cfi_startproc
 19214              		@ args = 0, pretend = 0, frame = 8
 19215              		@ frame_needed = 1, uses_anonymous_args = 0
 19216 0000 80B5     		push	{r7, lr}
 19217              	.LCFI546:
 19218              		.cfi_def_cfa_offset 8
 19219              		.cfi_offset 7, -8
 19220              		.cfi_offset 14, -4
 19221 0002 82B0     		sub	sp, sp, #8
 19222              	.LCFI547:
 19223              		.cfi_def_cfa_offset 16
 19224 0004 00AF     		add	r7, sp, #0
 19225              	.LCFI548:
 19226              		.cfi_def_cfa_register 7
 19227 0006 7860     		str	r0, [r7, #4]
6577:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 19228              		.loc 2 6577 0
 19229 0008 7B68     		ldr	r3, [r7, #4]
 19230 000a 5B68     		ldr	r3, [r3, #4]
 19231 000c 1846     		mov	r0, r3
 19232 000e FFF7FEFF 		bl	DWC_READ_REG32
 19233 0012 0346     		mov	r3, r0
6578:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19234              		.loc 2 6578 0
 19235 0014 1846     		mov	r0, r3
 19236 0016 07F10807 		add	r7, r7, #8
 19237 001a BD46     		mov	sp, r7
 19238 001c 80BD     		pop	{r7, pc}
 19239              		.cfi_endproc
 19240              	.LFE200:
 19242 001e 00BF     		.section	.text.dwc_otg_set_gotgctl,"ax",%progbits
 19243              		.align	2
 19244              		.global	dwc_otg_set_gotgctl
 19245              		.thumb
 19246              		.thumb_func
 19248              	dwc_otg_set_gotgctl:
 19249              	.LFB201:
6579:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6580:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_gotgctl(dwc_otg_core_if_t * core_if, uint32_t val)
6581:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19250              		.loc 2 6581 0
 19251              		.cfi_startproc
 19252              		@ args = 0, pretend = 0, frame = 8
 19253              		@ frame_needed = 1, uses_anonymous_args = 0
 19254 0000 80B5     		push	{r7, lr}
 19255              	.LCFI549:
 19256              		.cfi_def_cfa_offset 8
 19257              		.cfi_offset 7, -8
 19258              		.cfi_offset 14, -4
 19259 0002 82B0     		sub	sp, sp, #8
 19260              	.LCFI550:
 19261              		.cfi_def_cfa_offset 16
 19262 0004 00AF     		add	r7, sp, #0
 19263              	.LCFI551:
 19264              		.cfi_def_cfa_register 7
 19265 0006 7860     		str	r0, [r7, #4]
 19266 0008 3960     		str	r1, [r7, #0]
6582:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, val);
 19267              		.loc 2 6582 0
 19268 000a 7B68     		ldr	r3, [r7, #4]
 19269 000c 5B68     		ldr	r3, [r3, #4]
 19270 000e 1846     		mov	r0, r3
 19271 0010 3968     		ldr	r1, [r7, #0]
 19272 0012 FFF7FEFF 		bl	DWC_WRITE_REG32
6583:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19273              		.loc 2 6583 0
 19274 0016 07F10807 		add	r7, r7, #8
 19275 001a BD46     		mov	sp, r7
 19276 001c 80BD     		pop	{r7, pc}
 19277              		.cfi_endproc
 19278              	.LFE201:
 19280 001e 00BF     		.section	.text.dwc_otg_get_gusbcfg,"ax",%progbits
 19281              		.align	2
 19282              		.global	dwc_otg_get_gusbcfg
 19283              		.thumb
 19284              		.thumb_func
 19286              	dwc_otg_get_gusbcfg:
 19287              	.LFB202:
6584:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6585:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_gusbcfg(dwc_otg_core_if_t * core_if)
6586:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19288              		.loc 2 6586 0
 19289              		.cfi_startproc
 19290              		@ args = 0, pretend = 0, frame = 8
 19291              		@ frame_needed = 1, uses_anonymous_args = 0
 19292 0000 80B5     		push	{r7, lr}
 19293              	.LCFI552:
 19294              		.cfi_def_cfa_offset 8
 19295              		.cfi_offset 7, -8
 19296              		.cfi_offset 14, -4
 19297 0002 82B0     		sub	sp, sp, #8
 19298              	.LCFI553:
 19299              		.cfi_def_cfa_offset 16
 19300 0004 00AF     		add	r7, sp, #0
 19301              	.LCFI554:
 19302              		.cfi_def_cfa_register 7
 19303 0006 7860     		str	r0, [r7, #4]
6587:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 19304              		.loc 2 6587 0
 19305 0008 7B68     		ldr	r3, [r7, #4]
 19306 000a 5B68     		ldr	r3, [r3, #4]
 19307 000c 03F10C03 		add	r3, r3, #12
 19308 0010 1846     		mov	r0, r3
 19309 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19310 0016 0346     		mov	r3, r0
6588:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19311              		.loc 2 6588 0
 19312 0018 1846     		mov	r0, r3
 19313 001a 07F10807 		add	r7, r7, #8
 19314 001e BD46     		mov	sp, r7
 19315 0020 80BD     		pop	{r7, pc}
 19316              		.cfi_endproc
 19317              	.LFE202:
 19319 0022 00BF     		.section	.text.dwc_otg_set_gusbcfg,"ax",%progbits
 19320              		.align	2
 19321              		.global	dwc_otg_set_gusbcfg
 19322              		.thumb
 19323              		.thumb_func
 19325              	dwc_otg_set_gusbcfg:
 19326              	.LFB203:
6589:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6590:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_gusbcfg(dwc_otg_core_if_t * core_if, uint32_t val)
6591:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19327              		.loc 2 6591 0
 19328              		.cfi_startproc
 19329              		@ args = 0, pretend = 0, frame = 8
 19330              		@ frame_needed = 1, uses_anonymous_args = 0
 19331 0000 80B5     		push	{r7, lr}
 19332              	.LCFI555:
 19333              		.cfi_def_cfa_offset 8
 19334              		.cfi_offset 7, -8
 19335              		.cfi_offset 14, -4
 19336 0002 82B0     		sub	sp, sp, #8
 19337              	.LCFI556:
 19338              		.cfi_def_cfa_offset 16
 19339 0004 00AF     		add	r7, sp, #0
 19340              	.LCFI557:
 19341              		.cfi_def_cfa_register 7
 19342 0006 7860     		str	r0, [r7, #4]
 19343 0008 3960     		str	r1, [r7, #0]
6592:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, val);
 19344              		.loc 2 6592 0
 19345 000a 7B68     		ldr	r3, [r7, #4]
 19346 000c 5B68     		ldr	r3, [r3, #4]
 19347 000e 03F10C03 		add	r3, r3, #12
 19348 0012 1846     		mov	r0, r3
 19349 0014 3968     		ldr	r1, [r7, #0]
 19350 0016 FFF7FEFF 		bl	DWC_WRITE_REG32
6593:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19351              		.loc 2 6593 0
 19352 001a 07F10807 		add	r7, r7, #8
 19353 001e BD46     		mov	sp, r7
 19354 0020 80BD     		pop	{r7, pc}
 19355              		.cfi_endproc
 19356              	.LFE203:
 19358 0022 00BF     		.section	.text.dwc_otg_get_grxfsiz,"ax",%progbits
 19359              		.align	2
 19360              		.global	dwc_otg_get_grxfsiz
 19361              		.thumb
 19362              		.thumb_func
 19364              	dwc_otg_get_grxfsiz:
 19365              	.LFB204:
6594:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6595:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_grxfsiz(dwc_otg_core_if_t * core_if)
6596:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19366              		.loc 2 6596 0
 19367              		.cfi_startproc
 19368              		@ args = 0, pretend = 0, frame = 8
 19369              		@ frame_needed = 1, uses_anonymous_args = 0
 19370 0000 80B5     		push	{r7, lr}
 19371              	.LCFI558:
 19372              		.cfi_def_cfa_offset 8
 19373              		.cfi_offset 7, -8
 19374              		.cfi_offset 14, -4
 19375 0002 82B0     		sub	sp, sp, #8
 19376              	.LCFI559:
 19377              		.cfi_def_cfa_offset 16
 19378 0004 00AF     		add	r7, sp, #0
 19379              	.LCFI560:
 19380              		.cfi_def_cfa_register 7
 19381 0006 7860     		str	r0, [r7, #4]
6597:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 19382              		.loc 2 6597 0
 19383 0008 7B68     		ldr	r3, [r7, #4]
 19384 000a 5B68     		ldr	r3, [r3, #4]
 19385 000c 03F12403 		add	r3, r3, #36
 19386 0010 1846     		mov	r0, r3
 19387 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19388 0016 0346     		mov	r3, r0
6598:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19389              		.loc 2 6598 0
 19390 0018 1846     		mov	r0, r3
 19391 001a 07F10807 		add	r7, r7, #8
 19392 001e BD46     		mov	sp, r7
 19393 0020 80BD     		pop	{r7, pc}
 19394              		.cfi_endproc
 19395              	.LFE204:
 19397 0022 00BF     		.section	.text.dwc_otg_set_grxfsiz,"ax",%progbits
 19398              		.align	2
 19399              		.global	dwc_otg_set_grxfsiz
 19400              		.thumb
 19401              		.thumb_func
 19403              	dwc_otg_set_grxfsiz:
 19404              	.LFB205:
6599:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6600:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_grxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
6601:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19405              		.loc 2 6601 0
 19406              		.cfi_startproc
 19407              		@ args = 0, pretend = 0, frame = 8
 19408              		@ frame_needed = 1, uses_anonymous_args = 0
 19409 0000 80B5     		push	{r7, lr}
 19410              	.LCFI561:
 19411              		.cfi_def_cfa_offset 8
 19412              		.cfi_offset 7, -8
 19413              		.cfi_offset 14, -4
 19414 0002 82B0     		sub	sp, sp, #8
 19415              	.LCFI562:
 19416              		.cfi_def_cfa_offset 16
 19417 0004 00AF     		add	r7, sp, #0
 19418              	.LCFI563:
 19419              		.cfi_def_cfa_register 7
 19420 0006 7860     		str	r0, [r7, #4]
 19421 0008 3960     		str	r1, [r7, #0]
6602:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, val);
 19422              		.loc 2 6602 0
 19423 000a 7B68     		ldr	r3, [r7, #4]
 19424 000c 5B68     		ldr	r3, [r3, #4]
 19425 000e 03F12403 		add	r3, r3, #36
 19426 0012 1846     		mov	r0, r3
 19427 0014 3968     		ldr	r1, [r7, #0]
 19428 0016 FFF7FEFF 		bl	DWC_WRITE_REG32
6603:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19429              		.loc 2 6603 0
 19430 001a 07F10807 		add	r7, r7, #8
 19431 001e BD46     		mov	sp, r7
 19432 0020 80BD     		pop	{r7, pc}
 19433              		.cfi_endproc
 19434              	.LFE205:
 19436 0022 00BF     		.section	.text.dwc_otg_get_gnptxfsiz,"ax",%progbits
 19437              		.align	2
 19438              		.global	dwc_otg_get_gnptxfsiz
 19439              		.thumb
 19440              		.thumb_func
 19442              	dwc_otg_get_gnptxfsiz:
 19443              	.LFB206:
6604:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6605:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_gnptxfsiz(dwc_otg_core_if_t * core_if)
6606:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19444              		.loc 2 6606 0
 19445              		.cfi_startproc
 19446              		@ args = 0, pretend = 0, frame = 8
 19447              		@ frame_needed = 1, uses_anonymous_args = 0
 19448 0000 80B5     		push	{r7, lr}
 19449              	.LCFI564:
 19450              		.cfi_def_cfa_offset 8
 19451              		.cfi_offset 7, -8
 19452              		.cfi_offset 14, -4
 19453 0002 82B0     		sub	sp, sp, #8
 19454              	.LCFI565:
 19455              		.cfi_def_cfa_offset 16
 19456 0004 00AF     		add	r7, sp, #0
 19457              	.LCFI566:
 19458              		.cfi_def_cfa_register 7
 19459 0006 7860     		str	r0, [r7, #4]
6607:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 19460              		.loc 2 6607 0
 19461 0008 7B68     		ldr	r3, [r7, #4]
 19462 000a 5B68     		ldr	r3, [r3, #4]
 19463 000c 03F12803 		add	r3, r3, #40
 19464 0010 1846     		mov	r0, r3
 19465 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19466 0016 0346     		mov	r3, r0
6608:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19467              		.loc 2 6608 0
 19468 0018 1846     		mov	r0, r3
 19469 001a 07F10807 		add	r7, r7, #8
 19470 001e BD46     		mov	sp, r7
 19471 0020 80BD     		pop	{r7, pc}
 19472              		.cfi_endproc
 19473              	.LFE206:
 19475 0022 00BF     		.section	.text.dwc_otg_set_gnptxfsiz,"ax",%progbits
 19476              		.align	2
 19477              		.global	dwc_otg_set_gnptxfsiz
 19478              		.thumb
 19479              		.thumb_func
 19481              	dwc_otg_set_gnptxfsiz:
 19482              	.LFB207:
6609:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6610:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_gnptxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
6611:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19483              		.loc 2 6611 0
 19484              		.cfi_startproc
 19485              		@ args = 0, pretend = 0, frame = 8
 19486              		@ frame_needed = 1, uses_anonymous_args = 0
 19487 0000 80B5     		push	{r7, lr}
 19488              	.LCFI567:
 19489              		.cfi_def_cfa_offset 8
 19490              		.cfi_offset 7, -8
 19491              		.cfi_offset 14, -4
 19492 0002 82B0     		sub	sp, sp, #8
 19493              	.LCFI568:
 19494              		.cfi_def_cfa_offset 16
 19495 0004 00AF     		add	r7, sp, #0
 19496              	.LCFI569:
 19497              		.cfi_def_cfa_register 7
 19498 0006 7860     		str	r0, [r7, #4]
 19499 0008 3960     		str	r1, [r7, #0]
6612:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz, val);
 19500              		.loc 2 6612 0
 19501 000a 7B68     		ldr	r3, [r7, #4]
 19502 000c 5B68     		ldr	r3, [r3, #4]
 19503 000e 03F12803 		add	r3, r3, #40
 19504 0012 1846     		mov	r0, r3
 19505 0014 3968     		ldr	r1, [r7, #0]
 19506 0016 FFF7FEFF 		bl	DWC_WRITE_REG32
6613:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19507              		.loc 2 6613 0
 19508 001a 07F10807 		add	r7, r7, #8
 19509 001e BD46     		mov	sp, r7
 19510 0020 80BD     		pop	{r7, pc}
 19511              		.cfi_endproc
 19512              	.LFE207:
 19514 0022 00BF     		.section	.text.dwc_otg_get_gpvndctl,"ax",%progbits
 19515              		.align	2
 19516              		.global	dwc_otg_get_gpvndctl
 19517              		.thumb
 19518              		.thumb_func
 19520              	dwc_otg_get_gpvndctl:
 19521              	.LFB208:
6614:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6615:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_gpvndctl(dwc_otg_core_if_t * core_if)
6616:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19522              		.loc 2 6616 0
 19523              		.cfi_startproc
 19524              		@ args = 0, pretend = 0, frame = 8
 19525              		@ frame_needed = 1, uses_anonymous_args = 0
 19526 0000 80B5     		push	{r7, lr}
 19527              	.LCFI570:
 19528              		.cfi_def_cfa_offset 8
 19529              		.cfi_offset 7, -8
 19530              		.cfi_offset 14, -4
 19531 0002 82B0     		sub	sp, sp, #8
 19532              	.LCFI571:
 19533              		.cfi_def_cfa_offset 16
 19534 0004 00AF     		add	r7, sp, #0
 19535              	.LCFI572:
 19536              		.cfi_def_cfa_register 7
 19537 0006 7860     		str	r0, [r7, #4]
6617:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->gpvndctl);
 19538              		.loc 2 6617 0
 19539 0008 7B68     		ldr	r3, [r7, #4]
 19540 000a 5B68     		ldr	r3, [r3, #4]
 19541 000c 03F13403 		add	r3, r3, #52
 19542 0010 1846     		mov	r0, r3
 19543 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19544 0016 0346     		mov	r3, r0
6618:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19545              		.loc 2 6618 0
 19546 0018 1846     		mov	r0, r3
 19547 001a 07F10807 		add	r7, r7, #8
 19548 001e BD46     		mov	sp, r7
 19549 0020 80BD     		pop	{r7, pc}
 19550              		.cfi_endproc
 19551              	.LFE208:
 19553 0022 00BF     		.section	.text.dwc_otg_set_gpvndctl,"ax",%progbits
 19554              		.align	2
 19555              		.global	dwc_otg_set_gpvndctl
 19556              		.thumb
 19557              		.thumb_func
 19559              	dwc_otg_set_gpvndctl:
 19560              	.LFB209:
6619:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6620:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_gpvndctl(dwc_otg_core_if_t * core_if, uint32_t val)
6621:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19561              		.loc 2 6621 0
 19562              		.cfi_startproc
 19563              		@ args = 0, pretend = 0, frame = 8
 19564              		@ frame_needed = 1, uses_anonymous_args = 0
 19565 0000 80B5     		push	{r7, lr}
 19566              	.LCFI573:
 19567              		.cfi_def_cfa_offset 8
 19568              		.cfi_offset 7, -8
 19569              		.cfi_offset 14, -4
 19570 0002 82B0     		sub	sp, sp, #8
 19571              	.LCFI574:
 19572              		.cfi_def_cfa_offset 16
 19573 0004 00AF     		add	r7, sp, #0
 19574              	.LCFI575:
 19575              		.cfi_def_cfa_register 7
 19576 0006 7860     		str	r0, [r7, #4]
 19577 0008 3960     		str	r1, [r7, #0]
6622:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->gpvndctl, val);
 19578              		.loc 2 6622 0
 19579 000a 7B68     		ldr	r3, [r7, #4]
 19580 000c 5B68     		ldr	r3, [r3, #4]
 19581 000e 03F13403 		add	r3, r3, #52
 19582 0012 1846     		mov	r0, r3
 19583 0014 3968     		ldr	r1, [r7, #0]
 19584 0016 FFF7FEFF 		bl	DWC_WRITE_REG32
6623:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19585              		.loc 2 6623 0
 19586 001a 07F10807 		add	r7, r7, #8
 19587 001e BD46     		mov	sp, r7
 19588 0020 80BD     		pop	{r7, pc}
 19589              		.cfi_endproc
 19590              	.LFE209:
 19592 0022 00BF     		.section	.text.dwc_otg_get_ggpio,"ax",%progbits
 19593              		.align	2
 19594              		.global	dwc_otg_get_ggpio
 19595              		.thumb
 19596              		.thumb_func
 19598              	dwc_otg_get_ggpio:
 19599              	.LFB210:
6624:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6625:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_ggpio(dwc_otg_core_if_t * core_if)
6626:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19600              		.loc 2 6626 0
 19601              		.cfi_startproc
 19602              		@ args = 0, pretend = 0, frame = 8
 19603              		@ frame_needed = 1, uses_anonymous_args = 0
 19604 0000 80B5     		push	{r7, lr}
 19605              	.LCFI576:
 19606              		.cfi_def_cfa_offset 8
 19607              		.cfi_offset 7, -8
 19608              		.cfi_offset 14, -4
 19609 0002 82B0     		sub	sp, sp, #8
 19610              	.LCFI577:
 19611              		.cfi_def_cfa_offset 16
 19612 0004 00AF     		add	r7, sp, #0
 19613              	.LCFI578:
 19614              		.cfi_def_cfa_register 7
 19615 0006 7860     		str	r0, [r7, #4]
6627:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->ggpio);
 19616              		.loc 2 6627 0
 19617 0008 7B68     		ldr	r3, [r7, #4]
 19618 000a 5B68     		ldr	r3, [r3, #4]
 19619 000c 03F13803 		add	r3, r3, #56
 19620 0010 1846     		mov	r0, r3
 19621 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19622 0016 0346     		mov	r3, r0
6628:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19623              		.loc 2 6628 0
 19624 0018 1846     		mov	r0, r3
 19625 001a 07F10807 		add	r7, r7, #8
 19626 001e BD46     		mov	sp, r7
 19627 0020 80BD     		pop	{r7, pc}
 19628              		.cfi_endproc
 19629              	.LFE210:
 19631 0022 00BF     		.section	.text.dwc_otg_set_ggpio,"ax",%progbits
 19632              		.align	2
 19633              		.global	dwc_otg_set_ggpio
 19634              		.thumb
 19635              		.thumb_func
 19637              	dwc_otg_set_ggpio:
 19638              	.LFB211:
6629:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6630:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_ggpio(dwc_otg_core_if_t * core_if, uint32_t val)
6631:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19639              		.loc 2 6631 0
 19640              		.cfi_startproc
 19641              		@ args = 0, pretend = 0, frame = 8
 19642              		@ frame_needed = 1, uses_anonymous_args = 0
 19643 0000 80B5     		push	{r7, lr}
 19644              	.LCFI579:
 19645              		.cfi_def_cfa_offset 8
 19646              		.cfi_offset 7, -8
 19647              		.cfi_offset 14, -4
 19648 0002 82B0     		sub	sp, sp, #8
 19649              	.LCFI580:
 19650              		.cfi_def_cfa_offset 16
 19651 0004 00AF     		add	r7, sp, #0
 19652              	.LCFI581:
 19653              		.cfi_def_cfa_register 7
 19654 0006 7860     		str	r0, [r7, #4]
 19655 0008 3960     		str	r1, [r7, #0]
6632:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->ggpio, val);
 19656              		.loc 2 6632 0
 19657 000a 7B68     		ldr	r3, [r7, #4]
 19658 000c 5B68     		ldr	r3, [r3, #4]
 19659 000e 03F13803 		add	r3, r3, #56
 19660 0012 1846     		mov	r0, r3
 19661 0014 3968     		ldr	r1, [r7, #0]
 19662 0016 FFF7FEFF 		bl	DWC_WRITE_REG32
6633:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19663              		.loc 2 6633 0
 19664 001a 07F10807 		add	r7, r7, #8
 19665 001e BD46     		mov	sp, r7
 19666 0020 80BD     		pop	{r7, pc}
 19667              		.cfi_endproc
 19668              	.LFE211:
 19670 0022 00BF     		.section	.text.dwc_otg_get_hprt0,"ax",%progbits
 19671              		.align	2
 19672              		.global	dwc_otg_get_hprt0
 19673              		.thumb
 19674              		.thumb_func
 19676              	dwc_otg_get_hprt0:
 19677              	.LFB212:
6634:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6635:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_hprt0(dwc_otg_core_if_t * core_if)
6636:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19678              		.loc 2 6636 0
 19679              		.cfi_startproc
 19680              		@ args = 0, pretend = 0, frame = 8
 19681              		@ frame_needed = 1, uses_anonymous_args = 0
 19682 0000 80B5     		push	{r7, lr}
 19683              	.LCFI582:
 19684              		.cfi_def_cfa_offset 8
 19685              		.cfi_offset 7, -8
 19686              		.cfi_offset 14, -4
 19687 0002 82B0     		sub	sp, sp, #8
 19688              	.LCFI583:
 19689              		.cfi_def_cfa_offset 16
 19690 0004 00AF     		add	r7, sp, #0
 19691              	.LCFI584:
 19692              		.cfi_def_cfa_register 7
 19693 0006 7860     		str	r0, [r7, #4]
6637:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(core_if->host_if->hprt0);
 19694              		.loc 2 6637 0
 19695 0008 7B68     		ldr	r3, [r7, #4]
 19696 000a DB68     		ldr	r3, [r3, #12]
 19697 000c 5B68     		ldr	r3, [r3, #4]
 19698 000e 1846     		mov	r0, r3
 19699 0010 FFF7FEFF 		bl	DWC_READ_REG32
 19700 0014 0346     		mov	r3, r0
6638:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6639:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19701              		.loc 2 6639 0
 19702 0016 1846     		mov	r0, r3
 19703 0018 07F10807 		add	r7, r7, #8
 19704 001c BD46     		mov	sp, r7
 19705 001e 80BD     		pop	{r7, pc}
 19706              		.cfi_endproc
 19707              	.LFE212:
 19709              		.section	.text.dwc_otg_set_hprt0,"ax",%progbits
 19710              		.align	2
 19711              		.global	dwc_otg_set_hprt0
 19712              		.thumb
 19713              		.thumb_func
 19715              	dwc_otg_set_hprt0:
 19716              	.LFB213:
6640:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6641:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_hprt0(dwc_otg_core_if_t * core_if, uint32_t val)
6642:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19717              		.loc 2 6642 0
 19718              		.cfi_startproc
 19719              		@ args = 0, pretend = 0, frame = 8
 19720              		@ frame_needed = 1, uses_anonymous_args = 0
 19721 0000 80B5     		push	{r7, lr}
 19722              	.LCFI585:
 19723              		.cfi_def_cfa_offset 8
 19724              		.cfi_offset 7, -8
 19725              		.cfi_offset 14, -4
 19726 0002 82B0     		sub	sp, sp, #8
 19727              	.LCFI586:
 19728              		.cfi_def_cfa_offset 16
 19729 0004 00AF     		add	r7, sp, #0
 19730              	.LCFI587:
 19731              		.cfi_def_cfa_register 7
 19732 0006 7860     		str	r0, [r7, #4]
 19733 0008 3960     		str	r1, [r7, #0]
6643:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(core_if->host_if->hprt0, val);
 19734              		.loc 2 6643 0
 19735 000a 7B68     		ldr	r3, [r7, #4]
 19736 000c DB68     		ldr	r3, [r3, #12]
 19737 000e 5B68     		ldr	r3, [r3, #4]
 19738 0010 1846     		mov	r0, r3
 19739 0012 3968     		ldr	r1, [r7, #0]
 19740 0014 FFF7FEFF 		bl	DWC_WRITE_REG32
6644:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19741              		.loc 2 6644 0
 19742 0018 07F10807 		add	r7, r7, #8
 19743 001c BD46     		mov	sp, r7
 19744 001e 80BD     		pop	{r7, pc}
 19745              		.cfi_endproc
 19746              	.LFE213:
 19748              		.section	.text.dwc_otg_get_guid,"ax",%progbits
 19749              		.align	2
 19750              		.global	dwc_otg_get_guid
 19751              		.thumb
 19752              		.thumb_func
 19754              	dwc_otg_get_guid:
 19755              	.LFB214:
6645:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6646:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_guid(dwc_otg_core_if_t * core_if)
6647:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19756              		.loc 2 6647 0
 19757              		.cfi_startproc
 19758              		@ args = 0, pretend = 0, frame = 8
 19759              		@ frame_needed = 1, uses_anonymous_args = 0
 19760 0000 80B5     		push	{r7, lr}
 19761              	.LCFI588:
 19762              		.cfi_def_cfa_offset 8
 19763              		.cfi_offset 7, -8
 19764              		.cfi_offset 14, -4
 19765 0002 82B0     		sub	sp, sp, #8
 19766              	.LCFI589:
 19767              		.cfi_def_cfa_offset 16
 19768 0004 00AF     		add	r7, sp, #0
 19769              	.LCFI590:
 19770              		.cfi_def_cfa_register 7
 19771 0006 7860     		str	r0, [r7, #4]
6648:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->guid);
 19772              		.loc 2 6648 0
 19773 0008 7B68     		ldr	r3, [r7, #4]
 19774 000a 5B68     		ldr	r3, [r3, #4]
 19775 000c 03F13C03 		add	r3, r3, #60
 19776 0010 1846     		mov	r0, r3
 19777 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19778 0016 0346     		mov	r3, r0
6649:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19779              		.loc 2 6649 0
 19780 0018 1846     		mov	r0, r3
 19781 001a 07F10807 		add	r7, r7, #8
 19782 001e BD46     		mov	sp, r7
 19783 0020 80BD     		pop	{r7, pc}
 19784              		.cfi_endproc
 19785              	.LFE214:
 19787 0022 00BF     		.section	.text.dwc_otg_set_guid,"ax",%progbits
 19788              		.align	2
 19789              		.global	dwc_otg_set_guid
 19790              		.thumb
 19791              		.thumb_func
 19793              	dwc_otg_set_guid:
 19794              	.LFB215:
6650:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6651:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_set_guid(dwc_otg_core_if_t * core_if, uint32_t val)
6652:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19795              		.loc 2 6652 0
 19796              		.cfi_startproc
 19797              		@ args = 0, pretend = 0, frame = 8
 19798              		@ frame_needed = 1, uses_anonymous_args = 0
 19799 0000 80B5     		push	{r7, lr}
 19800              	.LCFI591:
 19801              		.cfi_def_cfa_offset 8
 19802              		.cfi_offset 7, -8
 19803              		.cfi_offset 14, -4
 19804 0002 82B0     		sub	sp, sp, #8
 19805              	.LCFI592:
 19806              		.cfi_def_cfa_offset 16
 19807 0004 00AF     		add	r7, sp, #0
 19808              	.LCFI593:
 19809              		.cfi_def_cfa_register 7
 19810 0006 7860     		str	r0, [r7, #4]
 19811 0008 3960     		str	r1, [r7, #0]
6653:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(&core_if->core_global_regs->guid, val);
 19812              		.loc 2 6653 0
 19813 000a 7B68     		ldr	r3, [r7, #4]
 19814 000c 5B68     		ldr	r3, [r3, #4]
 19815 000e 03F13C03 		add	r3, r3, #60
 19816 0012 1846     		mov	r0, r3
 19817 0014 3968     		ldr	r1, [r7, #0]
 19818 0016 FFF7FEFF 		bl	DWC_WRITE_REG32
6654:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19819              		.loc 2 6654 0
 19820 001a 07F10807 		add	r7, r7, #8
 19821 001e BD46     		mov	sp, r7
 19822 0020 80BD     		pop	{r7, pc}
 19823              		.cfi_endproc
 19824              	.LFE215:
 19826 0022 00BF     		.section	.text.dwc_otg_get_hptxfsiz,"ax",%progbits
 19827              		.align	2
 19828              		.global	dwc_otg_get_hptxfsiz
 19829              		.thumb
 19830              		.thumb_func
 19832              	dwc_otg_get_hptxfsiz:
 19833              	.LFB216:
6655:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6656:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint32_t dwc_otg_get_hptxfsiz(dwc_otg_core_if_t * core_if)
6657:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19834              		.loc 2 6657 0
 19835              		.cfi_startproc
 19836              		@ args = 0, pretend = 0, frame = 8
 19837              		@ frame_needed = 1, uses_anonymous_args = 0
 19838 0000 80B5     		push	{r7, lr}
 19839              	.LCFI594:
 19840              		.cfi_def_cfa_offset 8
 19841              		.cfi_offset 7, -8
 19842              		.cfi_offset 14, -4
 19843 0002 82B0     		sub	sp, sp, #8
 19844              	.LCFI595:
 19845              		.cfi_def_cfa_offset 16
 19846 0004 00AF     		add	r7, sp, #0
 19847              	.LCFI596:
 19848              		.cfi_def_cfa_register 7
 19849 0006 7860     		str	r0, [r7, #4]
6658:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 19850              		.loc 2 6658 0
 19851 0008 7B68     		ldr	r3, [r7, #4]
 19852 000a 5B68     		ldr	r3, [r3, #4]
 19853 000c 03F58073 		add	r3, r3, #256
 19854 0010 1846     		mov	r0, r3
 19855 0012 FFF7FEFF 		bl	DWC_READ_REG32
 19856 0016 0346     		mov	r3, r0
6659:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19857              		.loc 2 6659 0
 19858 0018 1846     		mov	r0, r3
 19859 001a 07F10807 		add	r7, r7, #8
 19860 001e BD46     		mov	sp, r7
 19861 0020 80BD     		pop	{r7, pc}
 19862              		.cfi_endproc
 19863              	.LFE216:
 19865 0022 00BF     		.section	.text.dwc_otg_get_otg_version,"ax",%progbits
 19866              		.align	2
 19867              		.global	dwc_otg_get_otg_version
 19868              		.thumb
 19869              		.thumb_func
 19871              	dwc_otg_get_otg_version:
 19872              	.LFB217:
6660:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6661:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** uint16_t dwc_otg_get_otg_version(dwc_otg_core_if_t * core_if)
6662:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19873              		.loc 2 6662 0
 19874              		.cfi_startproc
 19875              		@ args = 0, pretend = 0, frame = 8
 19876              		@ frame_needed = 1, uses_anonymous_args = 0
 19877              		@ link register save eliminated.
 19878 0000 80B4     		push	{r7}
 19879              	.LCFI597:
 19880              		.cfi_def_cfa_offset 4
 19881              		.cfi_offset 7, -4
 19882 0002 83B0     		sub	sp, sp, #12
 19883              	.LCFI598:
 19884              		.cfi_def_cfa_offset 16
 19885 0004 00AF     		add	r7, sp, #0
 19886              	.LCFI599:
 19887              		.cfi_def_cfa_register 7
 19888 0006 7860     		str	r0, [r7, #4]
6663:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return ((core_if->otg_ver == 1) ? (uint16_t)0x0200 : (uint16_t)0x0103);
 19889              		.loc 2 6663 0
 19890 0008 7B68     		ldr	r3, [r7, #4]
 19891 000a D3F8C430 		ldr	r3, [r3, #196]
 19892 000e 012B     		cmp	r3, #1
 19893 0010 02D1     		bne	.L889
 19894              		.loc 2 6663 0 is_stmt 0 discriminator 1
 19895 0012 4FF40073 		mov	r3, #512
 19896 0016 01E0     		b	.L890
 19897              	.L889:
 19898              		.loc 2 6663 0 discriminator 2
 19899 0018 40F20313 		movw	r3, #259
 19900              	.L890:
6664:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19901              		.loc 2 6664 0 is_stmt 1 discriminator 3
 19902 001c 1846     		mov	r0, r3
 19903 001e 07F10C07 		add	r7, r7, #12
 19904 0022 BD46     		mov	sp, r7
 19905 0024 80BC     		pop	{r7}
 19906 0026 7047     		bx	lr
 19907              		.cfi_endproc
 19908              	.LFE217:
 19910              		.section	.text.dwc_otg_pcd_start_srp_timer,"ax",%progbits
 19911              		.align	2
 19912              		.global	dwc_otg_pcd_start_srp_timer
 19913              		.thumb
 19914              		.thumb_func
 19916              	dwc_otg_pcd_start_srp_timer:
 19917              	.LFB218:
6665:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6666:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** /**
6667:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * Start the SRP timer to detect when the SRP does not complete within
6668:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * 6 seconds.
6669:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  *
6670:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  * @param core_if the pointer to core_if strucure.
6671:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c ****  */
6672:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_pcd_start_srp_timer(dwc_otg_core_if_t * core_if)
6673:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19918              		.loc 2 6673 0
 19919              		.cfi_startproc
 19920              		@ args = 0, pretend = 0, frame = 8
 19921              		@ frame_needed = 1, uses_anonymous_args = 0
 19922 0000 80B5     		push	{r7, lr}
 19923              	.LCFI600:
 19924              		.cfi_def_cfa_offset 8
 19925              		.cfi_offset 7, -8
 19926              		.cfi_offset 14, -4
 19927 0002 82B0     		sub	sp, sp, #8
 19928              	.LCFI601:
 19929              		.cfi_def_cfa_offset 16
 19930 0004 00AF     		add	r7, sp, #0
 19931              	.LCFI602:
 19932              		.cfi_def_cfa_register 7
 19933 0006 7860     		str	r0, [r7, #4]
6674:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	core_if->srp_timer_started = 1;
 19934              		.loc 2 6674 0
 19935 0008 7B68     		ldr	r3, [r7, #4]
 19936 000a 4FF00102 		mov	r2, #1
 19937 000e 9A75     		strb	r2, [r3, #22]
6675:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_TIMER_SCHEDULE(core_if->srp_timer, 6000 /* 6 secs */ );
 19938              		.loc 2 6675 0
 19939 0010 7B68     		ldr	r3, [r7, #4]
 19940 0012 9B69     		ldr	r3, [r3, #24]
 19941 0014 1846     		mov	r0, r3
 19942 0016 41F27071 		movw	r1, #6000
 19943 001a FFF7FEFF 		bl	DWC_TIMER_SCHEDULE
6676:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 19944              		.loc 2 6676 0
 19945 001e 07F10807 		add	r7, r7, #8
 19946 0022 BD46     		mov	sp, r7
 19947 0024 80BD     		pop	{r7, pc}
 19948              		.cfi_endproc
 19949              	.LFE218:
 19951 0026 00BF     		.section	.text.dwc_otg_initiate_srp,"ax",%progbits
 19952              		.align	2
 19953              		.global	dwc_otg_initiate_srp
 19954              		.thumb
 19955              		.thumb_func
 19957              	dwc_otg_initiate_srp:
 19958              	.LFB219:
6677:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6678:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** void dwc_otg_initiate_srp(dwc_otg_core_if_t * core_if)
6679:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** {
 19959              		.loc 2 6679 0
 19960              		.cfi_startproc
 19961              		@ args = 0, pretend = 0, frame = 24
 19962              		@ frame_needed = 1, uses_anonymous_args = 0
 19963 0000 80B5     		push	{r7, lr}
 19964              	.LCFI603:
 19965              		.cfi_def_cfa_offset 8
 19966              		.cfi_offset 7, -8
 19967              		.cfi_offset 14, -4
 19968 0002 86B0     		sub	sp, sp, #24
 19969              	.LCFI604:
 19970              		.cfi_def_cfa_offset 32
 19971 0004 00AF     		add	r7, sp, #0
 19972              	.LCFI605:
 19973              		.cfi_def_cfa_register 7
 19974 0006 7860     		str	r0, [r7, #4]
6680:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	uint32_t *addr = (uint32_t *) & (core_if->core_global_regs->gotgctl);
 19975              		.loc 2 6680 0
 19976 0008 7B68     		ldr	r3, [r7, #4]
 19977 000a 5B68     		ldr	r3, [r3, #4]
 19978 000c 7B61     		str	r3, [r7, #20]
6681:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl_data_t mem;
6682:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	gotgctl_data_t val;
6683:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6684:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	val.d32 = DWC_READ_REG32(addr);
 19979              		.loc 2 6684 0
 19980 000e 7869     		ldr	r0, [r7, #20]
 19981 0010 FFF7FEFF 		bl	DWC_READ_REG32
 19982 0014 0346     		mov	r3, r0
 19983 0016 FB60     		str	r3, [r7, #12]
6685:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	if (val.b.sesreq) {
 19984              		.loc 2 6685 0
 19985 0018 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 19986 001a 03F00203 		and	r3, r3, #2
 19987 001e DBB2     		uxtb	r3, r3
 19988 0020 002B     		cmp	r3, #0
 19989 0022 10D1     		bne	.L893
6686:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		DWC_ERROR("Session Request Already active!\n");
6687:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 		return;
6688:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	}
6689:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6690:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_INFO("Session Request Initated\n");	//NOTICE
6691:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	mem.d32 = DWC_READ_REG32(addr);
 19990              		.loc 2 6691 0
 19991 0024 7869     		ldr	r0, [r7, #20]
 19992 0026 FFF7FEFF 		bl	DWC_READ_REG32
 19993 002a 0346     		mov	r3, r0
 19994 002c 3B61     		str	r3, [r7, #16]
6692:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	mem.b.sesreq = 1;
 19995              		.loc 2 6692 0
 19996 002e 3B69     		ldr	r3, [r7, #16]
 19997 0030 43F00203 		orr	r3, r3, #2
 19998 0034 3B61     		str	r3, [r7, #16]
6693:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	DWC_WRITE_REG32(addr, mem.d32);
 19999              		.loc 2 6693 0
 20000 0036 3B69     		ldr	r3, [r7, #16]
 20001 0038 7869     		ldr	r0, [r7, #20]
 20002 003a 1946     		mov	r1, r3
 20003 003c FFF7FEFF 		bl	DWC_WRITE_REG32
6694:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 
6695:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	/* Start the SRP timer */
6696:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	dwc_otg_pcd_start_srp_timer(core_if);
 20004              		.loc 2 6696 0
 20005 0040 7868     		ldr	r0, [r7, #4]
 20006 0042 FFF7FEFF 		bl	dwc_otg_pcd_start_srp_timer
 20007              	.L893:
6697:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** 	return;
6698:../Dave/Generated/src/USBLD001/driver/dwc_otg_cil.c **** }
 20008              		.loc 2 6698 0
 20009 0046 07F11807 		add	r7, r7, #24
 20010 004a BD46     		mov	sp, r7
 20011 004c 80BD     		pop	{r7, pc}
 20012              		.cfi_endproc
 20013              	.LFE219:
 20015 004e 00BF     		.text
 20016              	.Letext0:
 20017              		.file 3 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 20018              		.file 4 "../Dave/Generated/src/USBLD001/driver/../dwc_common_port/dwc_os.h"
 20019              		.file 5 "../Dave/Generated/src/USBLD001/driver/dwc_otg_core_if.h"
 20020              		.file 6 "../Dave/Generated/src/USBLD001/driver/dwc_otg_regs.h"
 20021              		.file 7 "../Dave/Generated/src/USBLD001/driver/dwc_otg_adp.h"
 20022              		.file 8 "../Dave/Generated/src/USBLD001/driver/dwc_otg_dbg.h"
DEFINED SYMBOLS
                            *ABS*:00000000 dwc_otg_cil.c
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:20     .text.dwc_otg_read_hprt0:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:24     .text.dwc_otg_read_hprt0:00000000 dwc_otg_read_hprt0
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:78     .text.dwc_otg_mode:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:82     .text.dwc_otg_mode:00000000 dwc_otg_mode
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:117    .rodata:00000000 $d
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:118    .rodata:00000000 .LC0
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:121    .rodata:00000008 .LC1
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:124    .text.dwc_otg_cil_init:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:129    .text.dwc_otg_cil_init:00000000 dwc_otg_cil_init
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12239  .text.dwc_otg_setup_params:00000000 dwc_otg_setup_params
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:522    .text.dwc_otg_cil_remove:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:527    .text.dwc_otg_cil_remove:00000000 dwc_otg_cil_remove
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:656    .text.dwc_otg_enable_global_interrupts:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:661    .text.dwc_otg_enable_global_interrupts:00000000 dwc_otg_enable_global_interrupts
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:703    .text.dwc_otg_disable_global_interrupts:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:708    .text.dwc_otg_disable_global_interrupts:00000000 dwc_otg_disable_global_interrupts
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:750    .text.dwc_otg_enable_common_interrupts:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:754    .text.dwc_otg_enable_common_interrupts:00000000 dwc_otg_enable_common_interrupts
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:840    .text.dwc_otg_device_hibernation_restore:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:845    .text.dwc_otg_device_hibernation_restore:00000000 dwc_otg_device_hibernation_restore
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2956   .text.restore_essential_regs:00000000 restore_essential_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2427   .text.dwc_otg_restore_global_regs:00000000 dwc_otg_restore_global_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2608   .text.dwc_otg_restore_dev_regs:00000000 dwc_otg_restore_dev_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:1285   .text.dwc_otg_host_hibernation_restore:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:1290   .text.dwc_otg_host_hibernation_restore:00000000 dwc_otg_host_hibernation_restore
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2806   .text.dwc_otg_restore_host_regs:00000000 dwc_otg_restore_host_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:1778   .text.dwc_otg_save_global_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:1783   .text.dwc_otg_save_global_regs:00000000 dwc_otg_save_global_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:1959   .text.dwc_otg_save_gintmsk_reg:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:1964   .text.dwc_otg_save_gintmsk_reg:00000000 dwc_otg_save_gintmsk_reg
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2030   .text.dwc_otg_save_dev_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2035   .text.dwc_otg_save_dev_regs:00000000 dwc_otg_save_dev_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2270   .text.dwc_otg_save_host_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2275   .text.dwc_otg_save_host_regs:00000000 dwc_otg_save_host_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14378  .text.dwc_otg_get_param_host_channels:00000000 dwc_otg_get_param_host_channels
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2422   .text.dwc_otg_restore_global_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2603   .text.dwc_otg_restore_dev_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2801   .text.dwc_otg_restore_host_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2904   .text.restore_lpm_i2c_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2909   .text.restore_lpm_i2c_regs:00000000 restore_lpm_i2c_regs
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:2951   .text.restore_essential_regs:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3242   .text.init_fslspclksel:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3246   .text.init_fslspclksel:00000000 init_fslspclksel
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3337   .text.init_devspd:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3341   .text.init_devspd:00000000 init_devspd
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3443   .text.calc_num_in_eps:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3447   .text.calc_num_in_eps:00000000 calc_num_in_eps
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3541   .text.calc_num_out_eps:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3545   .text.calc_num_out_eps:00000000 calc_num_out_eps
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3618   .text.dwc_otg_core_init:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:3623   .text.dwc_otg_core_init:00000000 dwc_otg_core_init
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11862  .text.dwc_otg_core_reset:00000000 dwc_otg_core_reset
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12022  .text.dwc_otg_is_host_mode:00000000 dwc_otg_is_host_mode
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:4329   .text.dwc_otg_core_init:00000580 $d
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:4338   .text.dwc_otg_core_init:0000059c $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:4651   .text.dwc_otg_core_dev_init:00000000 dwc_otg_core_dev_init
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:4548   .text.dwc_otg_enable_device_interrupts:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:4553   .text.dwc_otg_enable_device_interrupts:00000000 dwc_otg_enable_device_interrupts
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:4646   .text.dwc_otg_core_dev_init:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11683  .text.dwc_otg_flush_tx_fifo:00000000 dwc_otg_flush_tx_fifo
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11777  .text.dwc_otg_flush_rx_fifo:00000000 dwc_otg_flush_rx_fifo
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:5471   .text.dwc_otg_enable_host_interrupts:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:5476   .text.dwc_otg_enable_host_interrupts:00000000 dwc_otg_enable_host_interrupts
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:5555   .text.dwc_otg_disable_host_interrupts:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:5560   .text.dwc_otg_disable_host_interrupts:00000000 dwc_otg_disable_host_interrupts
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:5621   .text.dwc_otg_core_host_init:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:5626   .text.dwc_otg_core_host_init:00000000 dwc_otg_core_host_init
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6115   .text.dwc_otg_hc_init:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6120   .text.dwc_otg_hc_init:00000000 dwc_otg_hc_init
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6613   .text.dwc_otg_hc_halt:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6618   .text.dwc_otg_hc_halt:00000000 dwc_otg_hc_halt
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6833   .text.dwc_otg_hc_cleanup:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6838   .text.dwc_otg_hc_cleanup:00000000 dwc_otg_hc_cleanup
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6889   .text.hc_set_even_odd_frame:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6893   .text.hc_set_even_odd_frame:00000000 hc_set_even_odd_frame
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6962   .text.set_pid_isoc:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:6967   .text.set_pid_isoc:00000000 set_pid_isoc
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7072   .text.dwc_otg_hc_start_transfer:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7077   .text.dwc_otg_hc_start_transfer:00000000 dwc_otg_hc_start_transfer
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7886   .text.dwc_otg_hc_do_ping:00000000 dwc_otg_hc_do_ping
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7965   .text.dwc_otg_hc_write_packet:00000000 dwc_otg_hc_write_packet
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7553   .text.dwc_otg_hc_start_transfer_ddma:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7558   .text.dwc_otg_hc_start_transfer_ddma:00000000 dwc_otg_hc_start_transfer_ddma
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7709   .text.dwc_otg_hc_continue_transfer:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7714   .text.dwc_otg_hc_continue_transfer:00000000 dwc_otg_hc_continue_transfer
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7881   .text.dwc_otg_hc_do_ping:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:7960   .text.dwc_otg_hc_write_packet:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8129   .text.dwc_otg_get_frame_number:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8134   .text.dwc_otg_get_frame_number:00000000 dwc_otg_get_frame_number
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8174   .text.calc_frame_interval:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8179   .text.calc_frame_interval:00000000 calc_frame_interval
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8414   .text.dwc_otg_read_setup_packet:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8419   .text.dwc_otg_read_setup_packet:00000000 dwc_otg_read_setup_packet
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8464   .text.dwc_otg_ep0_activate:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8469   .text.dwc_otg_ep0_activate:00000000 dwc_otg_ep0_activate
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8580   .text.dwc_otg_ep_activate:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8585   .text.dwc_otg_ep_activate:00000000 dwc_otg_ep_activate
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8840   .text.dwc_otg_ep_deactivate:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:8845   .text.dwc_otg_ep_deactivate:00000000 dwc_otg_ep_deactivate
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:9024   .text.init_dma_desc_chain:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:9028   .text.init_dma_desc_chain:00000000 init_dma_desc_chain
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:9282   .text.dwc_otg_ep_start_transfer:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:9287   .text.dwc_otg_ep_start_transfer:00000000 dwc_otg_ep_start_transfer
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:9827   .text.dwc_otg_ep_start_zl_transfer:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:9832   .text.dwc_otg_ep_start_zl_transfer:00000000 dwc_otg_ep_start_zl_transfer
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:10126  .text.dwc_otg_ep0_start_transfer:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:10131  .text.dwc_otg_ep0_start_transfer:00000000 dwc_otg_ep0_start_transfer
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:10616  .text.dwc_otg_ep0_continue_transfer:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:10621  .text.dwc_otg_ep0_continue_transfer:00000000 dwc_otg_ep0_continue_transfer
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11086  .text.dwc_otg_ep_write_packet:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11091  .text.dwc_otg_ep_write_packet:00000000 dwc_otg_ep_write_packet
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11242  .text.dwc_otg_ep_set_stall:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11247  .text.dwc_otg_ep_set_stall:00000000 dwc_otg_ep_set_stall
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11342  .text.dwc_otg_ep_clear_stall:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11347  .text.dwc_otg_ep_clear_stall:00000000 dwc_otg_ep_clear_stall
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11438  .text.dwc_otg_read_packet:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11443  .text.dwc_otg_read_packet:00000000 dwc_otg_read_packet
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11514  .text.dwc_otg_dump_dev_registers:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11519  .text.dwc_otg_dump_dev_registers:00000000 dwc_otg_dump_dev_registers
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11546  .text.dwc_otg_dump_spram:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11551  .text.dwc_otg_dump_spram:00000000 dwc_otg_dump_spram
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11612  .text.dwc_otg_dump_host_registers:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11617  .text.dwc_otg_dump_host_registers:00000000 dwc_otg_dump_host_registers
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11646  .text.dwc_otg_dump_global_registers:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11651  .text.dwc_otg_dump_global_registers:00000000 dwc_otg_dump_global_registers
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11678  .text.dwc_otg_flush_tx_fifo:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11772  .text.dwc_otg_flush_rx_fifo:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11857  .text.dwc_otg_core_reset:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11976  .text.dwc_otg_is_device_mode:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:11981  .text.dwc_otg_is_device_mode:00000000 dwc_otg_is_device_mode
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12017  .text.dwc_otg_is_host_mode:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12058  .text.dwc_otg_cil_register_hcd_callbacks:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12063  .text.dwc_otg_cil_register_hcd_callbacks:00000000 dwc_otg_cil_register_hcd_callbacks
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12100  .text.dwc_otg_cil_register_pcd_callbacks:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12105  .text.dwc_otg_cil_register_pcd_callbacks:00000000 dwc_otg_cil_register_pcd_callbacks
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12142  .text.dwc_otg_set_uninitialized:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12146  .text.dwc_otg_set_uninitialized:00000000 dwc_otg_set_uninitialized
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12196  .text.dwc_otg_param_initialized:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12200  .text.dwc_otg_param_initialized:00000000 dwc_otg_param_initialized
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12235  .text.dwc_otg_setup_params:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12527  .text.dwc_otg_set_param_otg_cap:00000000 dwc_otg_set_param_otg_cap
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12838  .text.dwc_otg_set_param_dma_enable:00000000 dwc_otg_set_param_dma_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12965  .text.dwc_otg_set_param_dma_desc_enable:00000000 dwc_otg_set_param_dma_desc_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12746  .text.dwc_otg_set_param_opt:00000000 dwc_otg_set_param_opt
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16412  .text.dwc_otg_set_param_dma_burst_size:00000000 dwc_otg_set_param_dma_burst_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13090  .text.dwc_otg_set_param_host_support_fs_ls_low_power:00000000 dwc_otg_set_param_host_support_fs_ls_low_power
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13182  .text.dwc_otg_set_param_enable_dynamic_fifo:00000000 dwc_otg_set_param_enable_dynamic_fifo
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13300  .text.dwc_otg_set_param_data_fifo_size:00000000 dwc_otg_set_param_data_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13415  .text.dwc_otg_set_param_dev_rx_fifo_size:00000000 dwc_otg_set_param_dev_rx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13538  .text.dwc_otg_set_param_dev_nperio_tx_fifo_size:00000000 dwc_otg_set_param_dev_nperio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13664  .text.dwc_otg_set_param_host_rx_fifo_size:00000000 dwc_otg_set_param_host_rx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13787  .text.dwc_otg_set_param_host_nperio_tx_fifo_size:00000000 dwc_otg_set_param_host_nperio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13913  .text.dwc_otg_set_param_host_perio_tx_fifo_size:00000000 dwc_otg_set_param_host_perio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14041  .text.dwc_otg_set_param_max_transfer_size:00000000 dwc_otg_set_param_max_transfer_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14168  .text.dwc_otg_set_param_max_packet_count:00000000 dwc_otg_set_param_max_packet_count
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14295  .text.dwc_otg_set_param_host_channels:00000000 dwc_otg_set_param_host_channels
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14415  .text.dwc_otg_set_param_dev_endpoints:00000000 dwc_otg_set_param_dev_endpoints
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14534  .text.dwc_otg_set_param_phy_type:00000000 dwc_otg_set_param_phy_type
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14745  .text.dwc_otg_set_param_speed:00000000 dwc_otg_set_param_speed
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14871  .text.dwc_otg_set_param_host_ls_low_power_phy_clk:00000000 dwc_otg_set_param_host_ls_low_power_phy_clk
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14997  .text.dwc_otg_set_param_phy_ulpi_ddr:00000000 dwc_otg_set_param_phy_ulpi_ddr
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15089  .text.dwc_otg_set_param_phy_ulpi_ext_vbus:00000000 dwc_otg_set_param_phy_ulpi_ext_vbus
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15181  .text.dwc_otg_set_param_phy_utmi_width:00000000 dwc_otg_set_param_phy_utmi_width
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15373  .text.dwc_otg_set_param_ts_dline:00000000 dwc_otg_set_param_ts_dline
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15465  .text.dwc_otg_set_param_i2c_enable:00000000 dwc_otg_set_param_i2c_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15281  .text.dwc_otg_set_param_ulpi_fs_ls:00000000 dwc_otg_set_param_ulpi_fs_ls
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15724  .text.dwc_otg_set_param_en_multiple_tx_fifo:00000000 dwc_otg_set_param_en_multiple_tx_fifo
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15583  .text.dwc_otg_set_param_dev_perio_tx_fifo_size:00000000 dwc_otg_set_param_dev_perio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15842  .text.dwc_otg_set_param_dev_tx_fifo_size:00000000 dwc_otg_set_param_dev_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15983  .text.dwc_otg_set_param_thr_ctl:00000000 dwc_otg_set_param_thr_ctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16685  .text.dwc_otg_set_param_mpi_enable:00000000 dwc_otg_set_param_mpi_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16567  .text.dwc_otg_set_param_pti_enable:00000000 dwc_otg_set_param_pti_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16110  .text.dwc_otg_set_param_lpm_enable:00000000 dwc_otg_set_param_lpm_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16921  .text.dwc_otg_set_param_ic_usb_cap:00000000 dwc_otg_set_param_ic_usb_cap
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16228  .text.dwc_otg_set_param_tx_thr_length:00000000 dwc_otg_set_param_tx_thr_length
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16320  .text.dwc_otg_set_param_rx_thr_length:00000000 dwc_otg_set_param_rx_thr_length
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17039  .text.dwc_otg_set_param_ahb_thr_ratio:00000000 dwc_otg_set_param_ahb_thr_ratio
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17194  .text.dwc_otg_set_param_power_down:00000000 dwc_otg_set_param_power_down
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17323  .text.dwc_otg_set_param_reload_ctl:00000000 dwc_otg_set_param_reload_ctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17452  .text.dwc_otg_set_param_otg_ver:00000000 dwc_otg_set_param_otg_ver
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16803  .text.dwc_otg_set_param_adp_enable:00000000 dwc_otg_set_param_adp_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12486  .text.dwc_otg_is_dma_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12491  .text.dwc_otg_is_dma_enable:00000000 dwc_otg_is_dma_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12522  .text.dwc_otg_set_param_otg_cap:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12704  .text.dwc_otg_get_param_otg_cap:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12709  .text.dwc_otg_get_param_otg_cap:00000000 dwc_otg_get_param_otg_cap
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12741  .text.dwc_otg_set_param_opt:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12796  .text.dwc_otg_get_param_opt:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12801  .text.dwc_otg_get_param_opt:00000000 dwc_otg_get_param_opt
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12833  .text.dwc_otg_set_param_dma_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12923  .text.dwc_otg_get_param_dma_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12928  .text.dwc_otg_get_param_dma_enable:00000000 dwc_otg_get_param_dma_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:12960  .text.dwc_otg_set_param_dma_desc_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13048  .text.dwc_otg_get_param_dma_desc_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13053  .text.dwc_otg_get_param_dma_desc_enable:00000000 dwc_otg_get_param_dma_desc_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13085  .text.dwc_otg_set_param_host_support_fs_ls_low_power:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13140  .text.dwc_otg_get_param_host_support_fs_ls_low_power:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13145  .text.dwc_otg_get_param_host_support_fs_ls_low_power:00000000 dwc_otg_get_param_host_support_fs_ls_low_power
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13177  .text.dwc_otg_set_param_enable_dynamic_fifo:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13258  .text.dwc_otg_get_param_enable_dynamic_fifo:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13263  .text.dwc_otg_get_param_enable_dynamic_fifo:00000000 dwc_otg_get_param_enable_dynamic_fifo
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13295  .text.dwc_otg_set_param_data_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13373  .text.dwc_otg_get_param_data_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13378  .text.dwc_otg_get_param_data_fifo_size:00000000 dwc_otg_get_param_data_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13410  .text.dwc_otg_set_param_dev_rx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13496  .text.dwc_otg_get_param_dev_rx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13501  .text.dwc_otg_get_param_dev_rx_fifo_size:00000000 dwc_otg_get_param_dev_rx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13533  .text.dwc_otg_set_param_dev_nperio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13622  .text.dwc_otg_get_param_dev_nperio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13627  .text.dwc_otg_get_param_dev_nperio_tx_fifo_size:00000000 dwc_otg_get_param_dev_nperio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13659  .text.dwc_otg_set_param_host_rx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13745  .text.dwc_otg_get_param_host_rx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13750  .text.dwc_otg_get_param_host_rx_fifo_size:00000000 dwc_otg_get_param_host_rx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13782  .text.dwc_otg_set_param_host_nperio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13871  .text.dwc_otg_get_param_host_nperio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13876  .text.dwc_otg_get_param_host_nperio_tx_fifo_size:00000000 dwc_otg_get_param_host_nperio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13908  .text.dwc_otg_set_param_host_perio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:13999  .text.dwc_otg_get_param_host_perio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14004  .text.dwc_otg_get_param_host_perio_tx_fifo_size:00000000 dwc_otg_get_param_host_perio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14036  .text.dwc_otg_set_param_max_transfer_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14126  .text.dwc_otg_get_param_max_transfer_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14131  .text.dwc_otg_get_param_max_transfer_size:00000000 dwc_otg_get_param_max_transfer_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14163  .text.dwc_otg_set_param_max_packet_count:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14253  .text.dwc_otg_get_param_max_packet_count:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14258  .text.dwc_otg_get_param_max_packet_count:00000000 dwc_otg_get_param_max_packet_count
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14290  .text.dwc_otg_set_param_host_channels:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14373  .text.dwc_otg_get_param_host_channels:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14410  .text.dwc_otg_set_param_dev_endpoints:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14492  .text.dwc_otg_get_param_dev_endpoints:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14497  .text.dwc_otg_get_param_dev_endpoints:00000000 dwc_otg_get_param_dev_endpoints
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14529  .text.dwc_otg_set_param_phy_type:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14703  .text.dwc_otg_get_param_phy_type:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14708  .text.dwc_otg_get_param_phy_type:00000000 dwc_otg_get_param_phy_type
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14740  .text.dwc_otg_set_param_speed:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14829  .text.dwc_otg_get_param_speed:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14834  .text.dwc_otg_get_param_speed:00000000 dwc_otg_get_param_speed
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14866  .text.dwc_otg_set_param_host_ls_low_power_phy_clk:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14955  .text.dwc_otg_get_param_host_ls_low_power_phy_clk:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14960  .text.dwc_otg_get_param_host_ls_low_power_phy_clk:00000000 dwc_otg_get_param_host_ls_low_power_phy_clk
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:14992  .text.dwc_otg_set_param_phy_ulpi_ddr:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15047  .text.dwc_otg_get_param_phy_ulpi_ddr:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15052  .text.dwc_otg_get_param_phy_ulpi_ddr:00000000 dwc_otg_get_param_phy_ulpi_ddr
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15084  .text.dwc_otg_set_param_phy_ulpi_ext_vbus:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15139  .text.dwc_otg_get_param_phy_ulpi_ext_vbus:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15144  .text.dwc_otg_get_param_phy_ulpi_ext_vbus:00000000 dwc_otg_get_param_phy_ulpi_ext_vbus
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15176  .text.dwc_otg_set_param_phy_utmi_width:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15239  .text.dwc_otg_get_param_phy_utmi_width:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15244  .text.dwc_otg_get_param_phy_utmi_width:00000000 dwc_otg_get_param_phy_utmi_width
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15276  .text.dwc_otg_set_param_ulpi_fs_ls:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15331  .text.dwc_otg_get_param_ulpi_fs_ls:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15336  .text.dwc_otg_get_param_ulpi_fs_ls:00000000 dwc_otg_get_param_ulpi_fs_ls
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15368  .text.dwc_otg_set_param_ts_dline:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15423  .text.dwc_otg_get_param_ts_dline:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15428  .text.dwc_otg_get_param_ts_dline:00000000 dwc_otg_get_param_ts_dline
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15460  .text.dwc_otg_set_param_i2c_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15541  .text.dwc_otg_get_param_i2c_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15546  .text.dwc_otg_get_param_i2c_enable:00000000 dwc_otg_get_param_i2c_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15578  .text.dwc_otg_set_param_dev_perio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15679  .text.dwc_otg_get_param_dev_perio_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15684  .text.dwc_otg_get_param_dev_perio_tx_fifo_size:00000000 dwc_otg_get_param_dev_perio_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15719  .text.dwc_otg_set_param_en_multiple_tx_fifo:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15800  .text.dwc_otg_get_param_en_multiple_tx_fifo:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15805  .text.dwc_otg_get_param_en_multiple_tx_fifo:00000000 dwc_otg_get_param_en_multiple_tx_fifo
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15837  .text.dwc_otg_set_param_dev_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15938  .text.dwc_otg_get_param_dev_tx_fifo_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15943  .text.dwc_otg_get_param_dev_tx_fifo_size:00000000 dwc_otg_get_param_dev_tx_fifo_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:15978  .text.dwc_otg_set_param_thr_ctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16068  .text.dwc_otg_get_param_thr_ctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16073  .text.dwc_otg_get_param_thr_ctl:00000000 dwc_otg_get_param_thr_ctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16105  .text.dwc_otg_set_param_lpm_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16186  .text.dwc_otg_get_param_lpm_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16191  .text.dwc_otg_get_param_lpm_enable:00000000 dwc_otg_get_param_lpm_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16223  .text.dwc_otg_set_param_tx_thr_length:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16278  .text.dwc_otg_get_param_tx_thr_length:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16283  .text.dwc_otg_get_param_tx_thr_length:00000000 dwc_otg_get_param_tx_thr_length
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16315  .text.dwc_otg_set_param_rx_thr_length:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16370  .text.dwc_otg_get_param_rx_thr_length:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16375  .text.dwc_otg_get_param_rx_thr_length:00000000 dwc_otg_get_param_rx_thr_length
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16407  .text.dwc_otg_set_param_dma_burst_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16525  .text.dwc_otg_get_param_dma_burst_size:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16530  .text.dwc_otg_get_param_dma_burst_size:00000000 dwc_otg_get_param_dma_burst_size
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16562  .text.dwc_otg_set_param_pti_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16643  .text.dwc_otg_get_param_pti_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16648  .text.dwc_otg_get_param_pti_enable:00000000 dwc_otg_get_param_pti_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16680  .text.dwc_otg_set_param_mpi_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16761  .text.dwc_otg_get_param_mpi_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16766  .text.dwc_otg_get_param_mpi_enable:00000000 dwc_otg_get_param_mpi_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16798  .text.dwc_otg_set_param_adp_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16879  .text.dwc_otg_get_param_adp_enable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16884  .text.dwc_otg_get_param_adp_enable:00000000 dwc_otg_get_param_adp_enable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16916  .text.dwc_otg_set_param_ic_usb_cap:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:16997  .text.dwc_otg_get_param_ic_usb_cap:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17002  .text.dwc_otg_get_param_ic_usb_cap:00000000 dwc_otg_get_param_ic_usb_cap
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17034  .text.dwc_otg_set_param_ahb_thr_ratio:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17152  .text.dwc_otg_get_param_ahb_thr_ratio:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17157  .text.dwc_otg_get_param_ahb_thr_ratio:00000000 dwc_otg_get_param_ahb_thr_ratio
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17189  .text.dwc_otg_set_param_power_down:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17281  .text.dwc_otg_get_param_power_down:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17286  .text.dwc_otg_get_param_power_down:00000000 dwc_otg_get_param_power_down
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17318  .text.dwc_otg_set_param_reload_ctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17410  .text.dwc_otg_get_param_reload_ctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17415  .text.dwc_otg_get_param_reload_ctl:00000000 dwc_otg_get_param_reload_ctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17447  .text.dwc_otg_set_param_otg_ver:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17528  .text.dwc_otg_get_param_otg_ver:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17533  .text.dwc_otg_get_param_otg_ver:00000000 dwc_otg_get_param_otg_ver
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17565  .text.dwc_otg_get_hnpstatus:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17570  .text.dwc_otg_get_hnpstatus:00000000 dwc_otg_get_hnpstatus
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17608  .text.dwc_otg_get_srpstatus:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17613  .text.dwc_otg_get_srpstatus:00000000 dwc_otg_get_srpstatus
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17651  .text.dwc_otg_set_hnpreq:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17656  .text.dwc_otg_set_hnpreq:00000000 dwc_otg_set_hnpreq
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17706  .text.dwc_otg_get_gsnpsid:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17711  .text.dwc_otg_get_gsnpsid:00000000 dwc_otg_get_gsnpsid
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17742  .text.dwc_otg_get_mode:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17747  .text.dwc_otg_get_mode:00000000 dwc_otg_get_mode
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17786  .text.dwc_otg_get_hnpcapable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17791  .text.dwc_otg_get_hnpcapable:00000000 dwc_otg_get_hnpcapable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17830  .text.dwc_otg_set_hnpcapable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17835  .text.dwc_otg_set_hnpcapable:00000000 dwc_otg_set_hnpcapable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17886  .text.dwc_otg_get_srpcapable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17891  .text.dwc_otg_get_srpcapable:00000000 dwc_otg_get_srpcapable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17930  .text.dwc_otg_set_srpcapable:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17935  .text.dwc_otg_set_srpcapable:00000000 dwc_otg_set_srpcapable
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17986  .text.dwc_otg_get_devspeed:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:17991  .text.dwc_otg_get_devspeed:00000000 dwc_otg_get_devspeed
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18030  .text.dwc_otg_set_devspeed:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18035  .text.dwc_otg_set_devspeed:00000000 dwc_otg_set_devspeed
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18087  .text.dwc_otg_get_busconnected:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18092  .text.dwc_otg_get_busconnected:00000000 dwc_otg_get_busconnected
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18131  .text.dwc_otg_get_enumspeed:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18136  .text.dwc_otg_get_enumspeed:00000000 dwc_otg_get_enumspeed
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18176  .text.dwc_otg_get_prtpower:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18181  .text.dwc_otg_get_prtpower:00000000 dwc_otg_get_prtpower
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18220  .text.dwc_otg_get_core_state:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18225  .text.dwc_otg_get_core_state:00000000 dwc_otg_get_core_state
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18256  .text.dwc_otg_set_prtpower:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18261  .text.dwc_otg_set_prtpower:00000000 dwc_otg_set_prtpower
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18309  .text.dwc_otg_get_prtsuspend:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18314  .text.dwc_otg_get_prtsuspend:00000000 dwc_otg_get_prtsuspend
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18353  .text.dwc_otg_set_prtsuspend:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18358  .text.dwc_otg_set_prtsuspend:00000000 dwc_otg_set_prtsuspend
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18406  .text.dwc_otg_get_fr_interval:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18411  .text.dwc_otg_get_fr_interval:00000000 dwc_otg_get_fr_interval
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18449  .text.dwc_otg_set_fr_interval:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18454  .text.dwc_otg_set_fr_interval:00000000 dwc_otg_set_fr_interval
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18618  .text.dwc_otg_get_mode_ch_tim:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18623  .text.dwc_otg_get_mode_ch_tim:00000000 dwc_otg_get_mode_ch_tim
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18662  .text.dwc_otg_set_mode_ch_tim:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18667  .text.dwc_otg_set_mode_ch_tim:00000000 dwc_otg_set_mode_ch_tim
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18719  .text.dwc_otg_set_prtresume:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18724  .text.dwc_otg_set_prtresume:00000000 dwc_otg_set_prtresume
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18772  .text.dwc_otg_get_remotewakesig:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18777  .text.dwc_otg_get_remotewakesig:00000000 dwc_otg_get_remotewakesig
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18817  .text.dwc_otg_get_lpm_portsleepstatus:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18822  .text.dwc_otg_get_lpm_portsleepstatus:00000000 dwc_otg_get_lpm_portsleepstatus
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18861  .text.dwc_otg_get_lpm_remotewakeenabled:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18866  .text.dwc_otg_get_lpm_remotewakeenabled:00000000 dwc_otg_get_lpm_remotewakeenabled
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18905  .text.dwc_otg_get_lpmresponse:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18910  .text.dwc_otg_get_lpmresponse:00000000 dwc_otg_get_lpmresponse
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18949  .text.dwc_otg_set_lpmresponse:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:18954  .text.dwc_otg_set_lpmresponse:00000000 dwc_otg_set_lpmresponse
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19005  .text.dwc_otg_get_hsic_connect:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19010  .text.dwc_otg_get_hsic_connect:00000000 dwc_otg_get_hsic_connect
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19049  .text.dwc_otg_set_hsic_connect:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19054  .text.dwc_otg_set_hsic_connect:00000000 dwc_otg_set_hsic_connect
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19105  .text.dwc_otg_get_inv_sel_hsic:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19110  .text.dwc_otg_get_inv_sel_hsic:00000000 dwc_otg_get_inv_sel_hsic
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19149  .text.dwc_otg_set_inv_sel_hsic:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19154  .text.dwc_otg_set_inv_sel_hsic:00000000 dwc_otg_set_inv_sel_hsic
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19205  .text.dwc_otg_get_gotgctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19210  .text.dwc_otg_get_gotgctl:00000000 dwc_otg_get_gotgctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19243  .text.dwc_otg_set_gotgctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19248  .text.dwc_otg_set_gotgctl:00000000 dwc_otg_set_gotgctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19281  .text.dwc_otg_get_gusbcfg:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19286  .text.dwc_otg_get_gusbcfg:00000000 dwc_otg_get_gusbcfg
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19320  .text.dwc_otg_set_gusbcfg:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19325  .text.dwc_otg_set_gusbcfg:00000000 dwc_otg_set_gusbcfg
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19359  .text.dwc_otg_get_grxfsiz:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19364  .text.dwc_otg_get_grxfsiz:00000000 dwc_otg_get_grxfsiz
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19398  .text.dwc_otg_set_grxfsiz:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19403  .text.dwc_otg_set_grxfsiz:00000000 dwc_otg_set_grxfsiz
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19437  .text.dwc_otg_get_gnptxfsiz:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19442  .text.dwc_otg_get_gnptxfsiz:00000000 dwc_otg_get_gnptxfsiz
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19476  .text.dwc_otg_set_gnptxfsiz:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19481  .text.dwc_otg_set_gnptxfsiz:00000000 dwc_otg_set_gnptxfsiz
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19515  .text.dwc_otg_get_gpvndctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19520  .text.dwc_otg_get_gpvndctl:00000000 dwc_otg_get_gpvndctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19554  .text.dwc_otg_set_gpvndctl:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19559  .text.dwc_otg_set_gpvndctl:00000000 dwc_otg_set_gpvndctl
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19593  .text.dwc_otg_get_ggpio:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19598  .text.dwc_otg_get_ggpio:00000000 dwc_otg_get_ggpio
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19632  .text.dwc_otg_set_ggpio:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19637  .text.dwc_otg_set_ggpio:00000000 dwc_otg_set_ggpio
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19671  .text.dwc_otg_get_hprt0:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19676  .text.dwc_otg_get_hprt0:00000000 dwc_otg_get_hprt0
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19710  .text.dwc_otg_set_hprt0:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19715  .text.dwc_otg_set_hprt0:00000000 dwc_otg_set_hprt0
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19749  .text.dwc_otg_get_guid:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19754  .text.dwc_otg_get_guid:00000000 dwc_otg_get_guid
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19788  .text.dwc_otg_set_guid:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19793  .text.dwc_otg_set_guid:00000000 dwc_otg_set_guid
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19827  .text.dwc_otg_get_hptxfsiz:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19832  .text.dwc_otg_get_hptxfsiz:00000000 dwc_otg_get_hptxfsiz
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19866  .text.dwc_otg_get_otg_version:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19871  .text.dwc_otg_get_otg_version:00000000 dwc_otg_get_otg_version
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19911  .text.dwc_otg_pcd_start_srp_timer:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19916  .text.dwc_otg_pcd_start_srp_timer:00000000 dwc_otg_pcd_start_srp_timer
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19952  .text.dwc_otg_initiate_srp:00000000 $t
C:\Users\Andreas\AppData\Local\Temp\cchkEGja.s:19957  .text.dwc_otg_initiate_srp:00000000 dwc_otg_initiate_srp
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.84cfd71c6d2dc0bd4021712beaa9efd8
                           .group:00000000 wm4.stdarg.h.31.b70f21342353634f7b44d85f85f13832
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.349.31f4c5baff3fa2689010b32028da9c47
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.stddef.h.187.9e651b6b8b16e149c1353259404973ea
                           .group:00000000 wm4.string.h.17.f8d12df81104836a3f2a5d589ae830d8
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.stddef.h.40.cf962ebbec441b3ac67502735f0765db
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.type_CM.h.61.3660c940695d7d5fef91de9c4081d0f0
                           .group:00000000 wm4.dwc_os.h.82.db2ca40c41e2f648d146b8942e5157d9
                           .group:00000000 wm4.dwc_otg_core_if.h.79.69b423f1b80cf6599fa5d22acae5fed6
                           .group:00000000 wm4.dwc_otg_regs.h.126.2e3ceb012c63b4493a7f3895cc69d724
                           .group:00000000 wm4.dwc_list.h.80.8da47a4d46ff6c633100fe5858ae15ea
                           .group:00000000 wm4.dwc_otg_dbg.h.74.dce17e0e4baa7dab653ff5db193ad2a8
                           .group:00000000 wm4.dwc_otg_adp.h.77.1b967e1ac3ef3726f9d560a2ab3c7ddc
                           .group:00000000 wm4.dwc_otg_cil.h.115.51e9f472a778bee570c9e431e948c25d

UNDEFINED SYMBOLS
DWC_READ_REG32
__DWC_ALLOC
__DWC_FREE
DWC_WORKQ_ALLOC
w_wakeup_detected
DWC_TIMER_ALLOC
DWC_WORKQ_FREE
dwc_otg_adp_init
DWC_MODIFY_REG32
DWC_WRITE_REG32
DWC_WORKQ_WAIT_WORK_DONE
dwc_otg_adp_remove
DWC_TIMER_FREE
DWC_UDELAY
DWC_MDELAY
DWC_TIMER_SCHEDULE
