

================================================================
== Vitis HLS Report for 'fdtd_2d'
================================================================
* Date:           Mon May  5 03:27:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.583 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   571201|   571201|  2.856 ms|  2.856 ms|  571202|  571202|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75                  |fdtd_2d_Pipeline_VITIS_LOOP_12_2                  |       82|       82|   0.410 us|   0.410 us|    82|    82|       no|
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82  |fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4  |     4739|     4739|  23.695 us|  23.695 us|  4739|  4739|       no|
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90  |fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6  |     4759|     4759|  23.795 us|  23.795 us|  4759|  4759|       no|
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98  |fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8  |     4690|     4690|  23.450 us|  23.450 us|  4690|  4690|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |   571200|   571200|     14280|          -|          -|    40|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    20|     4229|     3854|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      524|    -|
|Register             |        -|     -|       85|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     4314|     4401|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U22                      |dadddsub_64ns_64ns_64_5_full_dsp_1                |        0|   3|   457|   698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U23                           |dmul_64ns_64ns_64_5_max_dsp_1                     |        0|   8|   312|   109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U21                          |dsub_64ns_64ns_64_5_full_dsp_1                    |        0|   3|   457|   698|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75                  |fdtd_2d_Pipeline_VITIS_LOOP_12_2                  |        0|   0|     9|    51|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82  |fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4  |        0|   0|   550|   275|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90  |fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6  |        0|   0|   550|   262|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98  |fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8  |        0|   6|  1894|  1761|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                  |        0|  20|  4229|  3854|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_122_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln10_fu_116_p2  |      icmp|   0|  0|  10|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|          12|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         12|    1|         12|
    |ex_address0        |  14|          3|   13|         39|
    |ex_address1        |  14|          3|   13|         39|
    |ex_ce0             |  14|          3|    1|          3|
    |ex_ce1             |  14|          3|    1|          3|
    |ex_we0             |   9|          2|    1|          2|
    |ey_address0        |  20|          4|   13|         52|
    |ey_address1        |  14|          3|   13|         39|
    |ey_ce0             |  20|          4|    1|          4|
    |ey_ce1             |  14|          3|    1|          3|
    |ey_d0              |  14|          3|   64|        192|
    |ey_we0             |  14|          3|    1|          3|
    |grp_fu_158_ce      |  20|          4|    1|          4|
    |grp_fu_158_p0      |  20|          4|   64|        256|
    |grp_fu_158_p1      |  20|          4|   64|        256|
    |grp_fu_162_ce      |  20|          4|    1|          4|
    |grp_fu_162_opcode  |  20|          4|    2|          8|
    |grp_fu_162_p0      |  20|          4|   64|        256|
    |grp_fu_162_p1      |  20|          4|   64|        256|
    |grp_fu_166_ce      |  20|          4|    1|          4|
    |grp_fu_166_p0      |  20|          4|   64|        256|
    |grp_fu_166_p1      |  20|          4|   64|        256|
    |hz_address0        |  20|          4|   13|         52|
    |hz_address1        |  20|          4|   13|         52|
    |hz_ce0             |  20|          4|    1|          4|
    |hz_ce1             |  20|          4|    1|          4|
    |hz_we0             |   9|          2|    1|          2|
    |t_fu_58            |   9|          2|    6|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 524|        106|  547|       2073|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  11|   0|   11|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg                  |   1|   0|    1|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |p_fict_s_load_reg_153                                                    |  64|   0|   64|          0|
    |t_fu_58                                                                  |   6|   0|    6|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  85|   0|   85|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|tmax               |   in|   32|     ap_none|          tmax|        scalar|
|nx                 |   in|   32|     ap_none|            nx|        scalar|
|ny                 |   in|   32|     ap_none|            ny|        scalar|
|ex_address0        |  out|   13|   ap_memory|            ex|         array|
|ex_ce0             |  out|    1|   ap_memory|            ex|         array|
|ex_we0             |  out|    1|   ap_memory|            ex|         array|
|ex_d0              |  out|   64|   ap_memory|            ex|         array|
|ex_q0              |   in|   64|   ap_memory|            ex|         array|
|ex_address1        |  out|   13|   ap_memory|            ex|         array|
|ex_ce1             |  out|    1|   ap_memory|            ex|         array|
|ex_q1              |   in|   64|   ap_memory|            ex|         array|
|ey_address0        |  out|   13|   ap_memory|            ey|         array|
|ey_ce0             |  out|    1|   ap_memory|            ey|         array|
|ey_we0             |  out|    1|   ap_memory|            ey|         array|
|ey_d0              |  out|   64|   ap_memory|            ey|         array|
|ey_q0              |   in|   64|   ap_memory|            ey|         array|
|ey_address1        |  out|   13|   ap_memory|            ey|         array|
|ey_ce1             |  out|    1|   ap_memory|            ey|         array|
|ey_q1              |   in|   64|   ap_memory|            ey|         array|
|hz_address0        |  out|   13|   ap_memory|            hz|         array|
|hz_ce0             |  out|    1|   ap_memory|            hz|         array|
|hz_we0             |  out|    1|   ap_memory|            hz|         array|
|hz_d0              |  out|   64|   ap_memory|            hz|         array|
|hz_q0              |   in|   64|   ap_memory|            hz|         array|
|hz_address1        |  out|   13|   ap_memory|            hz|         array|
|hz_ce1             |  out|    1|   ap_memory|            hz|         array|
|hz_q1              |   in|   64|   ap_memory|            hz|         array|
|p_fict_s_address0  |  out|    6|   ap_memory|      p_fict_s|         array|
|p_fict_s_ce0       |  out|    1|   ap_memory|      p_fict_s|         array|
|p_fict_s_q0        |   in|   64|   ap_memory|      p_fict_s|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 12 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:2]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tmax"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmax, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nx"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ny"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ny, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ex, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ex"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ey, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ey"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hz, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hz"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_fict_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_fict_s"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 28 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 29 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_1 = load i6 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 30 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp_eq  i6 %t_1, i6 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 31 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln10 = add i6 %t_1, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 33 'add' 'add_ln10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_12_2.split, void %for.end113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 34 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %t_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 35 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_fict_s_addr = getelementptr i64 %p_fict_s, i64 0, i64 %zext_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 36 'getelementptr' 'p_fict_s_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.71ns)   --->   "%p_fict_s_load = load i6 %p_fict_s_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 37 'load' 'p_fict_s_load' <Predicate = (!icmp_ln10)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 %add_ln10, i6 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 38 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:44]   --->   Operation 39 'ret' 'ret_ln44' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 40 [1/2] (0.71ns)   --->   "%p_fict_s_load = load i6 %p_fict_s_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 40 'load' 'p_fict_s_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 41 [2/2] (2.98ns)   --->   "%call_ln10 = call void @fdtd_2d_Pipeline_VITIS_LOOP_12_2, i64 %ey, i64 %p_fict_s_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 41 'call' 'call_ln10' <Predicate = true> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fdtd_2d_Pipeline_VITIS_LOOP_12_2, i64 %ey, i64 %p_fict_s_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 42 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, i64 %ey, i64 %hz"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4, i64 %ey, i64 %hz"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6, i64 %ex, i64 %hz"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6, i64 %ex, i64 %hz"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8, i64 %ex, i64 %ey, i64 %hz"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:4]   --->   Operation 48 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8, i64 %ex, i64 %ey, i64 %hz"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_12_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10]   --->   Operation 50 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmax]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nx]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ny]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ ey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ hz]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_fict_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                 (alloca           ) [ 011111111111]
spectopmodule_ln2 (spectopmodule    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
store_ln10        (store            ) [ 000000000000]
br_ln10           (br               ) [ 000000000000]
t_1               (load             ) [ 000000000000]
icmp_ln10         (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
add_ln10          (add              ) [ 000000000000]
br_ln10           (br               ) [ 000000000000]
zext_ln10         (zext             ) [ 000000000000]
p_fict_s_addr     (getelementptr    ) [ 000100000000]
store_ln10        (store            ) [ 000000000000]
ret_ln44          (ret              ) [ 000000000000]
p_fict_s_load     (load             ) [ 000011000000]
call_ln10         (call             ) [ 000000000000]
call_ln0          (call             ) [ 000000000000]
call_ln0          (call             ) [ 000000000000]
specloopname_ln4  (specloopname     ) [ 000000000000]
call_ln0          (call             ) [ 000000000000]
br_ln10           (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmax">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmax"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ny">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ny"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ex">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ex"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ey">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ey"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="hz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hz"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_fict_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fict_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdtd_2d_Pipeline_VITIS_LOOP_12_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="t_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_fict_s_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_fict_s_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_fict_s_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="0" index="2" bw="64" slack="1"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="64" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="0" index="3" bw="64" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln10_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="t_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln10_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln10_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln10_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln10_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="6" slack="1"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="t_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_fict_s_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="1"/>
<pin id="150" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_fict_s_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_fict_s_load_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_fict_s_load "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/4 sub2/4 sub4/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub1/14 sub3/14 add/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/9 mul1/9 mul2/19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="137"><net_src comp="122" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="58" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="151"><net_src comp="62" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="156"><net_src comp="69" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ex | {8 9 }
	Port: ey | {4 5 6 7 }
	Port: hz | {10 11 }
 - Input state : 
	Port: fdtd_2d : ex | {8 9 10 11 }
	Port: fdtd_2d : ey | {6 7 10 11 }
	Port: fdtd_2d : hz | {6 7 8 9 10 11 }
	Port: fdtd_2d : p_fict_s | {2 3 }
  - Chain level:
	State 1
		store_ln10 : 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		zext_ln10 : 1
		p_fict_s_addr : 2
		p_fict_s_load : 3
		store_ln10 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75         |    0    |    0    |    7    |    24   |
|   call   | grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82 |    14   |  1.935  |   1894  |   1719  |
|          | grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90 |    14   |  1.935  |   1894  |   1705  |
|          | grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98 |    20   |  3.483  |   3295  |   3176  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                         grp_fu_158                         |    3    |    0    |   457   |   698   |
|          |                         grp_fu_162                         |    3    |    0    |   457   |   698   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                         grp_fu_166                         |    8    |    0    |   312   |   109   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                       add_ln10_fu_122                      |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln10_fu_116                      |    0    |    0    |    0    |    10   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                      zext_ln10_fu_128                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    62   |  7.353  |   8316  |   8152  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|p_fict_s_addr_reg_148|    6   |
|p_fict_s_load_reg_153|   64   |
|      t_reg_138      |    6   |
+---------------------+--------+
|        Total        |   76   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   62   |    7   |  8316  |  8152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   76   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   62   |    7   |  8392  |  8161  |
+-----------+--------+--------+--------+--------+
