[Inputs]
step_en
clk
reset
AEQZ
ACK_N
=IR_31_26[5:0]=
=IR_5_0[5:0]=
[Outputs]
stop_n
busy
AS_N
WR_N
IRCE
PCCE
ACE
BCE
CCE
MARCE
MDRCE
EDACCE
S1SEL0
S1SEL1
S2SEL0
S2SEL1
DINTSEL
DINT2SEL
MDRSEL
ASEL
ADD
TEST
SHIFT
RIGHT
ITYPE
JLINK
READ
in_init
GPR_WE
bt
=ALUF[2:0]=
=STATE[11:0]=
[BiDir]
[ATTRIBUTES]
VeriModel CONTROL

