{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545813923762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545813923771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 16:45:23 2018 " "Processing started: Wed Dec 26 16:45:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545813923771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813923771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_pio_it -c nios_pio_it " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_pio_it -c nios_pio_it" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813923771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545813925793 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813934879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:38 Progress: Loading module/unsaved.qsys " "2018.12.26.16:45:38 Progress: Loading module/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813938917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:39 Progress: Reading input file " "2018.12.26.16:45:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813939819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:39 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.12.26.16:45:39 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813939900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Parameterizing module clk_0 " "2018.12.26.16:45:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Adding nios2 \[altera_nios2_gen2 18.1\] " "2018.12.26.16:45:40 Progress: Adding nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Parameterizing module nios2 " "2018.12.26.16:45:40 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2018.12.26.16:45:40 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Parameterizing module pio_0 " "2018.12.26.16:45:40 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\] " "2018.12.26.16:45:40 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Parameterizing module ram " "2018.12.26.16:45:40 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Adding rom \[altera_avalon_onchip_memory2 18.1\] " "2018.12.26.16:45:40 Progress: Adding rom \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Parameterizing module rom " "2018.12.26.16:45:40 Progress: Parameterizing module rom" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:40 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2018.12.26.16:45:40 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813940897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:41 Progress: Parameterizing module sysid " "2018.12.26.16:45:41 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813941233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:41 Progress: Building connections " "2018.12.26.16:45:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813941233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:41 Progress: Parameterizing connections " "2018.12.26.16:45:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813941271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:41 Progress: Validating " "2018.12.26.16:45:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813941272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.26.16:45:42 Progress: Done reading input file " "2018.12.26.16:45:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813942415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813943957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Unsaved.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813943958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.sysid: Time stamp will be automatically updated when this component is generated. " "Unsaved.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813943958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813944904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"unsaved\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"unsaved\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813952577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'unsaved_pio_0' " "Pio_0: Starting RTL generation for module 'unsaved_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813952587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_pio_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0002_pio_0_gen//unsaved_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_pio_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0002_pio_0_gen//unsaved_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813952587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'unsaved_pio_0' " "Pio_0: Done RTL generation for module 'unsaved_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813952977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"unsaved\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"unsaved\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813952984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'unsaved_ram' " "Ram: Starting RTL generation for module 'unsaved_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813952991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0003_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0003_ram_gen//unsaved_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_ram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0003_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0003_ram_gen//unsaved_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813952991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'unsaved_ram' " "Ram: Done RTL generation for module 'unsaved_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813953358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813953367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom: Starting RTL generation for module 'unsaved_rom' " "Rom: Starting RTL generation for module 'unsaved_rom'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813953374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_rom --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0004_rom_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0004_rom_gen//unsaved_rom_component_configuration.pl  --do_build_sim=0  \] " "Rom:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_rom --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0004_rom_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0004_rom_gen//unsaved_rom_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813953374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom: Done RTL generation for module 'unsaved_rom' " "Rom: Done RTL generation for module 'unsaved_rom'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813953737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"rom\" " "Rom: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"rom\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813953745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"unsaved\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"unsaved\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813953752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813959777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813960455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813961119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813961776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813962440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813966474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813966480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813966485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_nios2_cpu' " "Cpu: Starting RTL generation for module 'unsaved_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813966498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0008_cpu_gen//unsaved_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_nios2_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7891_8338650504185460753.dir/0008_cpu_gen//unsaved_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813966498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:07 (*) Starting Nios II generation " "Cpu: # 2018.12.26 16:46:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:07 (*)   Checking for plaintext license. " "Cpu: # 2018.12.26 16:46:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:08 (*)   Plaintext license not found. " "Cpu: # 2018.12.26 16:46:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:08 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2018.12.26 16:46:08 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:09 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2018.12.26 16:46:09 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:09 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.12.26 16:46:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:09 (*)   Creating all objects for CPU " "Cpu: # 2018.12.26 16:46:09 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:09 (*)     Testbench " "Cpu: # 2018.12.26 16:46:09 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:10 (*)     Instruction decoding " "Cpu: # 2018.12.26 16:46:10 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:10 (*)       Instruction fields " "Cpu: # 2018.12.26 16:46:10 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:10 (*)       Instruction decodes " "Cpu: # 2018.12.26 16:46:10 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:10 (*)       Signals for RTL simulation waveforms " "Cpu: # 2018.12.26 16:46:10 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:10 (*)       Instruction controls " "Cpu: # 2018.12.26 16:46:10 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:10 (*)     Pipeline frontend " "Cpu: # 2018.12.26 16:46:10 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:10 (*)     Pipeline backend " "Cpu: # 2018.12.26 16:46:10 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:13 (*)   Generating RTL from CPU objects " "Cpu: # 2018.12.26 16:46:13 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:15 (*)   Creating encrypted RTL " "Cpu: # 2018.12.26 16:46:15 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.26 16:46:16 (*) Done Nios II generation " "Cpu: # 2018.12.26 16:46:16 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_nios2_cpu' " "Cpu: Done RTL generation for module 'unsaved_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\" " "Sysid_control_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sysid_control_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\" " "Sysid_control_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sysid_control_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\" " "Sysid_control_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sysid_control_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\" " "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813976589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813977893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813977898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 30 modules, 51 files " "Unsaved: Done \"unsaved\" with 30 modules, 51 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813977899 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813978925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module/nios_pio_it.v 1 1 " "Found 1 design units, including 1 entities, in source file module/nios_pio_it.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_it " "Found entity 1: nios_pio_it" {  } { { "module/nios_pio_it.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/module/nios_pio_it.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979521 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979578 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979794 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979815 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979835 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545813979844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979855 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_003 " "Found entity 2: unsaved_mm_interconnect_0_router_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2 " "Found entity 1: unsaved_nios2" {  } { { "db/ip/unsaved/submodules/unsaved_nios2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813979934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813979934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_cpu.v 30 30 " "Found 30 design units, including 30 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_cpu_ic_data_module " "Found entity 1: unsaved_nios2_cpu_ic_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_cpu_ic_tag_module " "Found entity 2: unsaved_nios2_cpu_ic_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_cpu_bht_module " "Found entity 3: unsaved_nios2_cpu_bht_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_cpu_register_bank_a_module " "Found entity 4: unsaved_nios2_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_cpu_register_bank_b_module " "Found entity 5: unsaved_nios2_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_cpu_dc_tag_module " "Found entity 6: unsaved_nios2_cpu_dc_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_cpu_dc_data_module " "Found entity 7: unsaved_nios2_cpu_dc_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_cpu_dc_victim_module " "Found entity 8: unsaved_nios2_cpu_dc_victim_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_cpu_nios2_oci_debug " "Found entity 9: unsaved_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_cpu_nios2_oci_break " "Found entity 10: unsaved_nios2_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_cpu_nios2_oci_match_single " "Found entity 12: unsaved_nios2_cpu_nios2_oci_match_single" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 1552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_cpu_nios2_oci_match_paired " "Found entity 13: unsaved_nios2_cpu_nios2_oci_match_paired" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 1589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_cpu_nios2_oci_dbrk " "Found entity 14: unsaved_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 1628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_cpu_nios2_oci_itrace " "Found entity 15: unsaved_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 1929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_cpu_nios2_oci_td_mode " "Found entity 16: unsaved_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_cpu_nios2_oci_dtrace " "Found entity 17: unsaved_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 18: unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 19: unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 20: unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_cpu_nios2_oci_fifo " "Found entity 21: unsaved_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_nios2_cpu_nios2_oci_pib " "Found entity 22: unsaved_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 23: unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_nios2_cpu_nios2_oci_im " "Found entity 24: unsaved_nios2_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_nios2_cpu_nios2_performance_monitors " "Found entity 25: unsaved_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_nios2_cpu_nios2_avalon_reg " "Found entity 26: unsaved_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_nios2_cpu_ociram_sp_ram_module " "Found entity 27: unsaved_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "28 unsaved_nios2_cpu_nios2_ocimem " "Found entity 28: unsaved_nios2_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "29 unsaved_nios2_cpu_nios2_oci " "Found entity 29: unsaved_nios2_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""} { "Info" "ISGN_ENTITY_NAME" "30 unsaved_nios2_cpu " "Found entity 30: unsaved_nios2_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813980908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_cpu_debug_slave_sysclk " "Found entity 1: unsaved_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813980928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_cpu_debug_slave_tck " "Found entity 1: unsaved_nios2_cpu_debug_slave_tck" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813980948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_cpu_debug_slave_wrapper " "Found entity 1: unsaved_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813980967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_cpu_mult_cell " "Found entity 1: unsaved_nios2_cpu_mult_cell" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813980987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813980987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_cpu_test_bench " "Found entity 1: unsaved_nios2_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_test_bench.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813981008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813981008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_pio_0 " "Found entity 1: unsaved_pio_0" {  } { { "db/ip/unsaved/submodules/unsaved_pio_0.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813981028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813981028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_ram " "Found entity 1: unsaved_ram" {  } { { "db/ip/unsaved/submodules/unsaved_ram.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813981048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813981048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_rom " "Found entity 1: unsaved_rom" {  } { { "db/ip/unsaved/submodules/unsaved_rom.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813981069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813981069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sysid " "Found entity 1: unsaved_sysid" {  } { { "db/ip/unsaved/submodules/unsaved_sysid.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813981087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813981087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813981106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813981106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_pio_it " "Elaborating entity \"nios_pio_it\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545813981788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:unsaved1 " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:unsaved1\"" {  } { { "module/nios_pio_it.v" "unsaved1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/module/nios_pio_it.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813981810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2 unsaved:unsaved1\|unsaved_nios2:nios2 " "Elaborating entity \"unsaved_nios2\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\"" {  } { { "db/ip/unsaved/unsaved.v" "nios2" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813981849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu " "Elaborating entity \"unsaved_nios2_cpu\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2.v" "cpu" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813981906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_test_bench unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_test_bench:the_unsaved_nios2_cpu_test_bench " "Elaborating entity \"unsaved_nios2_cpu_test_bench\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_test_bench:the_unsaved_nios2_cpu_test_bench\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_test_bench" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 6805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813982270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_ic_data_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data " "Elaborating entity \"unsaved_nios2_cpu_ic_data_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_ic_data" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 7807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813982335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813982709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813982728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813982728 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813982728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813982897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813982897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813982913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_ic_tag_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag " "Elaborating entity \"unsaved_nios2_cpu_ic_tag_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_ic_tag" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 7873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983110 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813983110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ad1 " "Found entity 1: altsyncram_1ad1" {  } { { "db/altsyncram_1ad1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_1ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813983267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813983267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ad1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ad1:auto_generated " "Elaborating entity \"altsyncram_1ad1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_bht_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht " "Elaborating entity \"unsaved_nios2_cpu_bht_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_bht" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 8071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983457 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813983457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813983613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813983613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_register_bank_a_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a " "Elaborating entity \"unsaved_nios2_cpu_register_bank_a_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_register_bank_a" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 9028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813983801 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813983801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813983961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813983961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813983976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_register_bank_b_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_b_module:unsaved_nios2_cpu_register_bank_b " "Elaborating entity \"unsaved_nios2_cpu_register_bank_b_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_register_bank_b_module:unsaved_nios2_cpu_register_bank_b\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_register_bank_b" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 9046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_mult_cell unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell " "Elaborating entity \"unsaved_nios2_cpu_mult_cell\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_mult_cell" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 9631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984380 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813984380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813984517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813984517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813984949 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813984949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813984999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813985018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813985114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813985135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813985185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813985199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813985408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813985422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813986993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813988709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813988731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813989970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_dc_tag_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag " "Elaborating entity \"unsaved_nios2_cpu_dc_tag_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_dc_tag" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 10053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999407 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813999407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfc1 " "Found entity 1: altsyncram_tfc1" {  } { { "db/altsyncram_tfc1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_tfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813999564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813999564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfc1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated " "Elaborating entity \"altsyncram_tfc1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_dc_data_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data " "Elaborating entity \"unsaved_nios2_cpu_dc_data_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_dc_data" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 10119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545813999761 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545813999761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545813999925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545813999925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545813999942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_dc_victim_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim " "Elaborating entity \"unsaved_nios2_cpu_dc_victim_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_dc_victim" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 10231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000131 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814000131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814000294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814000294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 10984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_debug unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_debug\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_debug" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814000677 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814000677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_break unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_break\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_break" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_xbrk unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_xbrk:the_unsaved_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_xbrk:the_unsaved_nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_dbrk unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_match_single unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk\|unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_match_single\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk\|unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814000961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_match_paired unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk\|unsaved_nios2_cpu_nios2_oci_match_paired:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_match_paired\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk\|unsaved_nios2_cpu_nios2_oci_match_paired:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_itrace unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_dtrace unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dtrace:the_unsaved_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dtrace:the_unsaved_nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_td_mode unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dtrace:the_unsaved_nios2_cpu_nios2_oci_dtrace\|unsaved_nios2_cpu_nios2_oci_td_mode:unsaved_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_dtrace:the_unsaved_nios2_cpu_nios2_oci_dtrace\|unsaved_nios2_cpu_nios2_oci_td_mode:unsaved_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_fifo unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo\|unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo\|unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo\|unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo\|unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo\|unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo\|unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_pib unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_pib:the_unsaved_nios2_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_pib\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_pib:the_unsaved_nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_pib" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_oci_im unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im " "Elaborating entity \"unsaved_nios2_cpu_nios2_oci_im\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_im" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814001930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814001931 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814001931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_7mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814002094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814002094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im\|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_avalon_reg unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_avalon_reg:the_unsaved_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_avalon_reg:the_unsaved_nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_nios2_ocimem unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem " "Elaborating entity \"unsaved_nios2_cpu_nios2_ocimem\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_ocimem" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_ociram_sp_ram_module unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_ociram_sp_ram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3454 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814002425 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3454 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814002425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814002586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814002586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem\|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_debug_slave_wrapper unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_nios2_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_debug_slave_tck unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck " "Elaborating entity \"unsaved_nios2_cpu_debug_slave_tck\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_cpu_debug_slave_tck" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_cpu_debug_slave_sysclk unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_nios2_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" "the_unsaved_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814002845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" "unsaved_nios2_cpu_debug_slave_phy" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814003095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814003110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814003110 ""}  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814003110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814003143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814003163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814004005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci\|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814004251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_pio_0 unsaved:unsaved1\|unsaved_pio_0:pio_0 " "Elaborating entity \"unsaved_pio_0\" for hierarchy \"unsaved:unsaved1\|unsaved_pio_0:pio_0\"" {  } { { "db/ip/unsaved/unsaved.v" "pio_0" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814004357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_ram unsaved:unsaved1\|unsaved_ram:ram " "Elaborating entity \"unsaved_ram\" for hierarchy \"unsaved:unsaved1\|unsaved_ram:ram\"" {  } { { "db/ip/unsaved/unsaved.v" "ram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814004393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_ram.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814004451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_ram.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814004471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_ram.hex " "Parameter \"init_file\" = \"unsaved_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814004471 ""}  } { { "db/ip/unsaved/submodules/unsaved_ram.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814004471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tf1 " "Found entity 1: altsyncram_2tf1" {  } { { "db/altsyncram_2tf1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_2tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814004637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814004637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2tf1 unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram\|altsyncram_2tf1:auto_generated " "Elaborating entity \"altsyncram_2tf1\" for hierarchy \"unsaved:unsaved1\|unsaved_ram:ram\|altsyncram:the_altsyncram\|altsyncram_2tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814004657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_rom unsaved:unsaved1\|unsaved_rom:rom " "Elaborating entity \"unsaved_rom\" for hierarchy \"unsaved:unsaved1\|unsaved_rom:rom\"" {  } { { "db/ip/unsaved/unsaved.v" "rom" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814005938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_rom.v" "the_altsyncram" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814005996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_rom.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814006015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_rom.hex " "Parameter \"init_file\" = \"unsaved_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814006015 ""}  } { { "db/ip/unsaved/submodules/unsaved_rom.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814006015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gtf1 " "Found entity 1: altsyncram_gtf1" {  } { { "db/altsyncram_gtf1.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/altsyncram_gtf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814006181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814006181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gtf1 unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram\|altsyncram_gtf1:auto_generated " "Elaborating entity \"altsyncram_gtf1\" for hierarchy \"unsaved:unsaved1\|unsaved_rom:rom\|altsyncram:the_altsyncram\|altsyncram_gtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814006201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_sysid unsaved:unsaved1\|unsaved_sysid:sysid " "Elaborating entity \"unsaved_sysid\" for hierarchy \"unsaved:unsaved1\|unsaved_sysid:sysid\"" {  } { { "db/ip/unsaved/unsaved.v" "sysid" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/unsaved/unsaved.v" "mm_interconnect_0" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "sysid_control_slave_agent" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814007966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_mm_interconnect_0_router_001\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_001" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001_default_decode unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"unsaved_mm_interconnect_0_router_003\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_003" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003_default_decode unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_003_default_decode\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_001 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux_001 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux_001\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux_001 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux_001\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_001 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:unsaved1\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814008954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved:unsaved1\|unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved:unsaved1\|unsaved_irq_mapper:irq_mapper\"" {  } { { "db/ip/unsaved/unsaved.v" "irq_mapper" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814009062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:unsaved1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:unsaved1\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/unsaved/unsaved.v" "rst_controller" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/unsaved.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814009084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:unsaved1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:unsaved1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814009107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:unsaved1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:unsaved1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814009130 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress unsaved_nios2_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"unsaved_nios2_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "unsaved_nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3290 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1545814010123 "|nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_unsaved_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_unsaved_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "the_unsaved_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4039 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1545814010126 "|nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1545814010503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.12.26.16:46:54 Progress: Loading sld0853d7ed/alt_sld_fab_wrapper_hw.tcl " "2018.12.26.16:46:54 Progress: Loading sld0853d7ed/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814014121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814017177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814017292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814021719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814021838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814021959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814022098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814022103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814022104 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1545814022775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0853d7ed/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0853d7ed/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0853d7ed/alt_sld_fab.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/sld0853d7ed/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814023103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814023103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814023208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814023208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814023251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814023251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814023341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814023341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814023439 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814023439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814023439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/sld0853d7ed/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814023532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814023532 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545814030522 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545814030522 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545814030522 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545814030522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814030898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814030898 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814030898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814031070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814031070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814031225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:unsaved1\|unsaved_nios2:nios2\|unsaved_nios2_cpu:cpu\|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545814031225 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545814031225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545814031405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814031405 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/unsaved/submodules/unsaved_pio_0.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_pio_0.v" 84 -1 0 } } { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 8477 -1 0 } } { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 3397 -1 0 } } { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 6729 -1 0 } } { "db/ip/unsaved/submodules/unsaved_nios2_cpu.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.v" 4878 -1 0 } } { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545814032891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1545814032891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814035842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545814039266 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545814039474 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1545814039474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814039644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/output_files/nios_pio_it.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/output_files/nios_pio_it.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814041233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545814044507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545814044507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6055 " "Implemented 6055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545814045207 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545814045207 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545814045207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5727 " "Implemented 5727 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545814045207 ""} { "Info" "ICUT_CUT_TM_RAMS" "310 " "Implemented 310 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545814045207 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1545814045207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545814045207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545814045281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 16:47:25 2018 " "Processing ended: Wed Dec 26 16:47:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545814045281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545814045281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545814045281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545814045281 ""}
