<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/GitHub/VHDL_Modules/Design_concepts/STATE_MACHINE_tbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="state_machine_tbench" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="2" />
   <wvobject fp_name="/state_machine_tbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/state_machine_tbench/uut/state_current" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state_current</obj_property>
      <obj_property name="ObjectShortName">state_current</obj_property>
   </wvobject>
</wave_config>
