// Seed: 1498854026
module module_0 #(
    parameter id_25 = 32'd10
) (
    input wand id_0,
    output supply1 id_1,
    input tri0 id_2#(
        .id_20 (-1 <-> 'b0),
        .id_21 (1),
        .id_22 (1),
        .id_23 (-1),
        .id_24 (-1),
        ._id_25(1),
        .id_26 (1)
    ),
    input wor id_3,
    input wand id_4,
    input tri id_5,
    input wand id_6,
    input wand id_7
    , id_27,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input wand id_11,
    output tri id_12,
    output wire id_13,
    input uwire id_14,
    output tri0 id_15,
    input uwire id_16
    , id_28 = (-1),
    input wire id_17,
    input wand id_18
);
  wire id_29;
  wire [id_25 : -1 'h0 &  -1 'b0 ==  1] id_30;
  wire id_31;
endmodule
module module_1 #(
    parameter id_16 = 32'd25,
    parameter id_6  = 32'd90
) (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire _id_6,
    output wand id_7,
    output wor id_8,
    output wor id_9,
    input tri1 id_10,
    input wire id_11,
    input uwire id_12,
    input wand id_13,
    input wor id_14,
    input wire id_15,
    output supply0 _id_16,
    input tri id_17,
    output wor id_18,
    output wire id_19,
    inout wor id_20,
    input wand id_21,
    output supply1 id_22[id_6 : id_16  -  1],
    output tri0 id_23,
    output tri0 id_24
    , id_28,
    input wire id_25,
    output uwire id_26
);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_4,
      id_4,
      id_4,
      id_20,
      id_21,
      id_17,
      id_15,
      id_0,
      id_10,
      id_4,
      id_26,
      id_7,
      id_11,
      id_7,
      id_4,
      id_11,
      id_5
  );
  assign modCall_1.id_14 = 0;
endmodule
