============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 17:27:38 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top fpga_ed4g"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : elaborate module fpga_ed4g in ../../../src/rtl/FPGA/fpga_ed4g.sv(3)
HDL-1007 : elaborate module PLL_150M in ../../al_ip/PLL_150M.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/Anlogic/TD5.6.2/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",FBCLK_DIV=6,CLKC0_DIV=7,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=6,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in E:/Anlogic/TD5.6.2/arch/eagle_macro.v(930)
HDL-1007 : elaborate module LED_send in ../../../src/rtl/led_phy/LED_send.sv(1)
HDL-1007 : elaborate module test_pattern in ../../../src/rtl/led_phy/test_pattern.sv(1)
HDL-1200 : Current top model is fpga_ed4g
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "export_db LED_light_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../pin.adc"
RUN-1002 : start command "set_pin_assignment  cko   LOCATION = P83; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sdo   LOCATION = P82; IOSTANDARD = LVCMOS25; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sysclk_i   LOCATION = P63; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "LED_send"
SYN-1012 : SanityCheck: Model "PLL_150M"
SYN-1012 : SanityCheck: Model "test_pattern"
SYN-1043 : Mark PLL_150M as IO macro for instance bufg_feedback
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 1059/47 useful/useless nets, 378/4 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-1032 : 1054/21 useful/useless nets, 376/9 useful/useless insts
SYN-1016 : Merged 129 instances.
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[127]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[126]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[125]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[124]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[123]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[122]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[121]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[120]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[119]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[118]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[117]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[116]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[115]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[114]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[113]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[112]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[111]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[110]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[109]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[108]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[107]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[106]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[105]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[104]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[103]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[102]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[101]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[100]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[99]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[98]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[97]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[96]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[95]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[94]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[93]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[92]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[91]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[90]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[89]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[88]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[87]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[86]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[85]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[84]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[83]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[82]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[81]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[80]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[79]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[78]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[77]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[76]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[75]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[74]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[73]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[72]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[71]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[70]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[69]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[68]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[67]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[66]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[65]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[64]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[63]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[62]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[61]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[60]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[59]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[58]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[57]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[56]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[55]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[54]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[53]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[52]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[51]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[50]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[49]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[48]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[47]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[46]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[45]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[44]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[43]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[42]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[41]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[40]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[39]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[38]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[37]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[36]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[35]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[34]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[33]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[32]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[31]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[30]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[29]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[28]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[27]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[26]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[25]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[24]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[23]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[22]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[21]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[20]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[19]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[18]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[17]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[16]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[15]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[14]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[13]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[12]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[11]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[10]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[9]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[8]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[7]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[6]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[5]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[4]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[3]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[2]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[1]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/data_in[0]" in ../../../src/rtl/led_phy/test_pattern.sv(7)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(18)
SYN-5013 WARNING: Undriven net: model "fpga_ed4g" / net "u_test_pattern/enable" in ../../../src/rtl/led_phy/test_pattern.sv(6)
SYN-5014 WARNING: the net's pin: pin "i" in ../../../src/rtl/FPGA/fpga_ed4g.sv(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 800/0 useful/useless nets, 745/7 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1001 : Optimize 2 less-than instances
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 358 better
SYN-1014 : Optimize round 2
SYN-1032 : 638/0 useful/useless nets, 583/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_LED_send/reg2_syn_162
SYN-1015 : Optimize round 2, 3 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "report_area -file LED_light_rtl.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      6
  #nand                     0
  #or                       3
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      7
  #bufif1                   0
  #MX21                     4
  #FADD                     0
  #DFF                    188
  #LATCH                    0
#MACRO_ADD                  7
#MACRO_EQ                  10
#MACRO_MUX                 42
#MACRO_OTHERS               1

Report Hierarchy Area:
+------------------------------------------------+
|Instance     |Module    |gates  |seq    |macros |
+------------------------------------------------+
|top          |fpga_ed4g |20     |188    |18     |
|  u_LED_send |LED_send  |19     |159    |16     |
|  u_PLL_150M |PLL_150M  |0      |0      |1      |
+------------------------------------------------+

RUN-1002 : start command "export_db LED_light_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name clk_150m -source  -master_clock SYSCLK "
RUN-1105 : Rename Clock: clock u_PLL_150M/pll_inst.clkc[0] was renamed, new name is clk_150m.
RUN-1002 : start command "optimize_gate -maparea LED_light_gate.area"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
SYN-1032 : 639/1 useful/useless nets, 585/0 useful/useless insts
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 1 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 14 instances.
SYN-2501 : Optimize round 1, 62 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1019 : Optimized 64 mux instances.
SYN-1016 : Merged 57 instances.
SYN-1032 : 881/2 useful/useless nets, 828/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 2663, tnet num: 881, tinst num: 827, tnode num: 3823, tedge num: 3862.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 132 (3.85), #lev = 6 (2.91)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (3.98), #lev = 6 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 263 instances into 129 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file LED_light_gate.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

LUT Statistics
#Total_luts               187
  #lut4                   107
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b              58

Utilization Statistics
#lut                      187   out of  19600    0.95%
#reg                      188   out of  19600    0.96%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance     |Module    |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------+
|top          |fpga_ed4g |129     |58      |190     |0       |0       |
|  u_LED_send |LED_send  |128     |28      |159     |0       |0       |
|  u_PLL_150M |PLL_150M  |1       |0       |0       |0       |0       |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 188 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 28 adder to BLE ...
SYN-4008 : Packed 28 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
RUN-1002 : start command "export_db LED_light_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240627_172738.log"
