{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685687146545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685687146545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:55:46 2023 " "Processing started: Fri Jun 02 09:55:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685687146545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685687146545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB7 -c LAB7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB7 -c LAB7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685687146545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685687146707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/writebackstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/writebackstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBackStage " "Found entity 1: WriteBackStage" {  } { { "../Verilog/WriteBackStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/WriteBackStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/val2_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/val2_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Gen " "Found entity 1: Val2_Gen" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Found entity 1: status_reg" {  } { { "../Verilog/status_reg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/status_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Verilog/RegisterFile.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/memaccessstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/memaccessstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAccessStage " "Found entity 1: MemAccessStage" {  } { { "../Verilog/MemAccessStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/MemAccessStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/memaccessreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/memaccessreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAccessReg " "Found entity 1: MemAccessReg" {  } { { "../Verilog/MemAccessReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/MemAccessReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "../Verilog/HazardDetectionUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/freqdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/freqdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "../Verilog/FreqDivider.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/FreqDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../Verilog/ForwardingUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/fetchstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/fetchstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "../Verilog/FetchStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/FetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/fetchreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/fetchreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchReg " "Found entity 1: FetchReg" {  } { { "../Verilog/FetchReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/FetchReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExecuteStage.v(46) " "Verilog HDL warning at ExecuteStage.v(46): extended using \"x\" or \"z\"" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687146739 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExecuteStage.v(49) " "Verilog HDL warning at ExecuteStage.v(49): extended using \"x\" or \"z\"" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687146739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/executestage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/executestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteStage " "Found entity 1: ExecuteStage" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/executereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/executereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteReg " "Found entity 1: ExecuteReg" {  } { { "../Verilog/ExecuteReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/decodestage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/decodestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "../Verilog/DecodeStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/decodereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/decodereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeReg " "Found entity 1: DecodeReg" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(24) " "Verilog HDL warning at Data_Memory.v(24): extended using \"x\" or \"z\"" {  } { { "../Verilog/Data_Memory.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Data_Memory.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687146743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../Verilog/Data_Memory.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Verilog/ControlUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146745 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(69) " "Verilog HDL warning at cache_controller.v(69): extended using \"x\" or \"z\"" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687146746 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(70) " "Verilog HDL warning at cache_controller.v(70): extended using \"x\" or \"z\"" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687146746 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(72) " "Verilog HDL warning at cache_controller.v(72): extended using \"x\" or \"z\"" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687146746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Verilog/ALU.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/adder_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/adder_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_addr " "Found entity 1: adder_addr" {  } { { "../Verilog/adder_addr.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/adder_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687146749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687146749 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F_or_nH ARM.v(319) " "Verilog HDL Implicit Net warning at ARM.v(319): created implicit net for \"F_or_nH\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 319 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687146749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685687146766 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ARM.v(193) " "Output port \"HEX0\" at ARM.v(193) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ARM.v(194) " "Output port \"HEX1\" at ARM.v(194) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ARM.v(195) " "Output port \"HEX2\" at ARM.v(195) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ARM.v(196) " "Output port \"HEX3\" at ARM.v(196) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ARM.v(197) " "Output port \"HEX4\" at ARM.v(197) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ARM.v(198) " "Output port \"HEX5\" at ARM.v(198) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 ARM.v(199) " "Output port \"HEX6\" at ARM.v(199) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 ARM.v(200) " "Output port \"HEX7\" at ARM.v(200) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ARM.v(212) " "Output port \"DRAM_ADDR\" at ARM.v(212) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR ARM.v(225) " "Output port \"FL_ADDR\" at ARM.v(225) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR ARM.v(240) " "Output port \"OTG_ADDR\" at ARM.v(240) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ARM.v(282) " "Output port \"VGA_R\" at ARM.v(282) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ARM.v(283) " "Output port \"VGA_G\" at ARM.v(283) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ARM.v(284) " "Output port \"VGA_B\" at ARM.v(284) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ARM.v(213) " "Output port \"DRAM_LDQM\" at ARM.v(213) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146774 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ARM.v(214) " "Output port \"DRAM_UDQM\" at ARM.v(214) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ARM.v(215) " "Output port \"DRAM_WE_N\" at ARM.v(215) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ARM.v(216) " "Output port \"DRAM_CAS_N\" at ARM.v(216) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ARM.v(217) " "Output port \"DRAM_RAS_N\" at ARM.v(217) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ARM.v(218) " "Output port \"DRAM_CS_N\" at ARM.v(218) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 ARM.v(219) " "Output port \"DRAM_BA_0\" at ARM.v(219) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 ARM.v(220) " "Output port \"DRAM_BA_1\" at ARM.v(220) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ARM.v(221) " "Output port \"DRAM_CLK\" at ARM.v(221) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ARM.v(222) " "Output port \"DRAM_CKE\" at ARM.v(222) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N ARM.v(226) " "Output port \"FL_WE_N\" at ARM.v(226) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N ARM.v(227) " "Output port \"FL_RST_N\" at ARM.v(227) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N ARM.v(228) " "Output port \"FL_OE_N\" at ARM.v(228) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N ARM.v(229) " "Output port \"FL_CE_N\" at ARM.v(229) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N ARM.v(241) " "Output port \"OTG_CS_N\" at ARM.v(241) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N ARM.v(242) " "Output port \"OTG_RD_N\" at ARM.v(242) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N ARM.v(243) " "Output port \"OTG_WR_N\" at ARM.v(243) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N ARM.v(244) " "Output port \"OTG_RST_N\" at ARM.v(244) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED ARM.v(245) " "Output port \"OTG_FSPEED\" at ARM.v(245) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED ARM.v(246) " "Output port \"OTG_LSPEED\" at ARM.v(246) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N ARM.v(251) " "Output port \"OTG_DACK0_N\" at ARM.v(251) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N ARM.v(252) " "Output port \"OTG_DACK1_N\" at ARM.v(252) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON ARM.v(255) " "Output port \"LCD_ON\" at ARM.v(255) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON ARM.v(256) " "Output port \"LCD_BLON\" at ARM.v(256) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW ARM.v(257) " "Output port \"LCD_RW\" at ARM.v(257) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN ARM.v(258) " "Output port \"LCD_EN\" at ARM.v(258) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS ARM.v(259) " "Output port \"LCD_RS\" at ARM.v(259) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO ARM.v(275) " "Output port \"TDO\" at ARM.v(275) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK ARM.v(267) " "Output port \"I2C_SCLK\" at ARM.v(267) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ARM.v(277) " "Output port \"VGA_CLK\" at ARM.v(277) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146775 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ARM.v(278) " "Output port \"VGA_HS\" at ARM.v(278) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ARM.v(279) " "Output port \"VGA_VS\" at ARM.v(279) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK ARM.v(280) " "Output port \"VGA_BLANK\" at ARM.v(280) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC ARM.v(281) " "Output port \"VGA_SYNC\" at ARM.v(281) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD ARM.v(287) " "Output port \"ENET_CMD\" at ARM.v(287) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N ARM.v(288) " "Output port \"ENET_CS_N\" at ARM.v(288) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N ARM.v(289) " "Output port \"ENET_WR_N\" at ARM.v(289) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N ARM.v(290) " "Output port \"ENET_RD_N\" at ARM.v(290) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N ARM.v(291) " "Output port \"ENET_RST_N\" at ARM.v(291) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK ARM.v(293) " "Output port \"ENET_CLK\" at ARM.v(293) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ARM.v(298) " "Output port \"AUD_DACDAT\" at ARM.v(298) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ARM.v(300) " "Output port \"AUD_XCK\" at ARM.v(300) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET ARM.v(305) " "Output port \"TD_RESET\" at ARM.v(305) has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1685687146776 "|ARM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider FreqDivider:FD " "Elaborating entity \"FreqDivider\" for hierarchy \"FreqDivider:FD\"" {  } { { "../Verilog/ARM.v" "FD" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FreqDivider.v(14) " "Verilog HDL assignment warning at FreqDivider.v(14): truncated value with size 32 to match size of target (1)" {  } { { "../Verilog/FreqDivider.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/FreqDivider.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685687146802 "|ARM|FreqDivider:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage FetchStage:FS " "Elaborating entity \"FetchStage\" for hierarchy \"FetchStage:FS\"" {  } { { "../Verilog/ARM.v" "FS" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchReg FetchReg:FR " "Elaborating entity \"FetchReg\" for hierarchy \"FetchReg:FR\"" {  } { { "../Verilog/ARM.v" "FR" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeStage DecodeStage:DS " "Elaborating entity \"DecodeStage\" for hierarchy \"DecodeStage:DS\"" {  } { { "../Verilog/ARM.v" "DS" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DecodeStage.v(106) " "Verilog HDL assignment warning at DecodeStage.v(106): truncated value with size 32 to match size of target (9)" {  } { { "../Verilog/DecodeStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeStage.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685687146825 "|ARM|DecodeStage:DS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DecodeStage:DS\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"DecodeStage:DS\|RegisterFile:RF\"" {  } { { "../Verilog/DecodeStage.v" "RF" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeStage.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146830 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(24) " "Verilog HDL Always Construct warning at RegisterFile.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/RegisterFile.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/RegisterFile.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685687146832 "|ARM|DecodeStage:DS|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit DecodeStage:DS\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"DecodeStage:DS\|ControlUnit:CU\"" {  } { { "../Verilog/DecodeStage.v" "CU" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeStage.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146857 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction ControlUnit.v(62) " "Verilog HDL Always Construct warning at ControlUnit.v(62): variable \"Instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/ControlUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ControlUnit.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146858 "|ARM|DecodeStage:DS|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(29) " "Verilog HDL Case Statement warning at ControlUnit.v(29): incomplete case statement has no default case item" {  } { { "../Verilog/ControlUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ControlUnit.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1685687146858 "|ARM|DecodeStage:DS|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction ControlUnit.v(104) " "Verilog HDL Always Construct warning at ControlUnit.v(104): variable \"Instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/ControlUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ControlUnit.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146858 "|ARM|DecodeStage:DS|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check DecodeStage:DS\|Condition_Check:CC " "Elaborating entity \"Condition_Check\" for hierarchy \"DecodeStage:DS\|Condition_Check:CC\"" {  } { { "../Verilog/DecodeStage.v" "CC" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeStage.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146863 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z_SR Condition_Check.v(21) " "Verilog HDL Always Construct warning at Condition_Check.v(21): variable \"Z_SR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z_SR Condition_Check.v(23) " "Verilog HDL Always Construct warning at Condition_Check.v(23): variable \"Z_SR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C Condition_Check.v(25) " "Verilog HDL Always Construct warning at Condition_Check.v(25): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C Condition_Check.v(27) " "Verilog HDL Always Construct warning at Condition_Check.v(27): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Condition_Check.v(29) " "Verilog HDL Always Construct warning at Condition_Check.v(29): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Condition_Check.v(31) " "Verilog HDL Always Construct warning at Condition_Check.v(31): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V Condition_Check.v(33) " "Verilog HDL Always Construct warning at Condition_Check.v(33): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V Condition_Check.v(35) " "Verilog HDL Always Construct warning at Condition_Check.v(35): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C Condition_Check.v(37) " "Verilog HDL Always Construct warning at Condition_Check.v(37): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z_SR Condition_Check.v(37) " "Verilog HDL Always Construct warning at Condition_Check.v(37): variable \"Z_SR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146863 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C Condition_Check.v(39) " "Verilog HDL Always Construct warning at Condition_Check.v(39): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z_SR Condition_Check.v(39) " "Verilog HDL Always Construct warning at Condition_Check.v(39): variable \"Z_SR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Condition_Check.v(41) " "Verilog HDL Always Construct warning at Condition_Check.v(41): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V Condition_Check.v(41) " "Verilog HDL Always Construct warning at Condition_Check.v(41): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Condition_Check.v(43) " "Verilog HDL Always Construct warning at Condition_Check.v(43): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V Condition_Check.v(43) " "Verilog HDL Always Construct warning at Condition_Check.v(43): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z_SR Condition_Check.v(45) " "Verilog HDL Always Construct warning at Condition_Check.v(45): variable \"Z_SR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Condition_Check.v(45) " "Verilog HDL Always Construct warning at Condition_Check.v(45): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V Condition_Check.v(45) " "Verilog HDL Always Construct warning at Condition_Check.v(45): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z_SR Condition_Check.v(47) " "Verilog HDL Always Construct warning at Condition_Check.v(47): variable \"Z_SR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N Condition_Check.v(47) " "Verilog HDL Always Construct warning at Condition_Check.v(47): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V Condition_Check.v(47) " "Verilog HDL Always Construct warning at Condition_Check.v(47): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146864 "|ARM|DecodeStage:DS|Condition_Check:CC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeReg DecodeReg:DR " "Elaborating entity \"DecodeReg\" for hierarchy \"DecodeReg:DR\"" {  } { { "../Verilog/ARM.v" "DR" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg status_reg:sr " "Elaborating entity \"status_reg\" for hierarchy \"status_reg:sr\"" {  } { { "../Verilog/ARM.v" "sr" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteStage ExecuteStage:ES " "Elaborating entity \"ExecuteStage\" for hierarchy \"ExecuteStage:ES\"" {  } { { "../Verilog/ARM.v" "ES" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ExecuteStage:ES\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ExecuteStage:ES\|ALU:ALU1\"" {  } { { "../Verilog/ExecuteStage.v" "ALU1" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_addr ExecuteStage:ES\|adder_addr:ADDEER_ADDR " "Elaborating entity \"adder_addr\" for hierarchy \"ExecuteStage:ES\|adder_addr:ADDEER_ADDR\"" {  } { { "../Verilog/ExecuteStage.v" "ADDEER_ADDR" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Gen ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR " "Elaborating entity \"Val2_Gen\" for hierarchy \"ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\"" {  } { { "../Verilog/ExecuteStage.v" "VAL2GENERATOR" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 Val2_Gen.v(21) " "Verilog HDL assignment warning at Val2_Gen.v(21): truncated value with size 40 to match size of target (32)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685687146905 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Gen.v(29) " "Verilog HDL assignment warning at Val2_Gen.v(29): truncated value with size 64 to match size of target (32)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685687146905 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Val2 Val2_Gen.v(14) " "Verilog HDL Always Construct warning at Val2_Gen.v(14): inferring latch(es) for variable \"Val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685687146906 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[0\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[0\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146906 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[1\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[1\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146906 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[2\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[2\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[3\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[3\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[4\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[4\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[5\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[5\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[6\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[6\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[7\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[7\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[8\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[8\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[9\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[9\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[10\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[10\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[11\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[11\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[12\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[12\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[13\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[13\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[14\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[14\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[15\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[15\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[16\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[16\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[17\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[17\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146907 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[18\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[18\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[19\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[19\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[20\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[20\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[21\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[21\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[22\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[22\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[23\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[23\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[24\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[24\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[25\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[25\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[26\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[26\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[27\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[27\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[28\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[28\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[29\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[29\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[30\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[30\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val2\[31\] Val2_Gen.v(20) " "Inferred latch for \"Val2\[31\]\" at Val2_Gen.v(20)" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146908 "|ARM|ExecuteStage:ES|Val2_Gen:VAL2GENERATOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteReg ExecuteReg:ER " "Elaborating entity \"ExecuteReg\" for hierarchy \"ExecuteReg:ER\"" {  } { { "../Verilog/ARM.v" "ER" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAccessReg MemAccessReg:MAR " "Elaborating entity \"MemAccessReg\" for hierarchy \"MemAccessReg:MAR\"" {  } { { "../Verilog/ARM.v" "MAR" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBackStage WriteBackStage:WBS " "Elaborating entity \"WriteBackStage\" for hierarchy \"WriteBackStage:WBS\"" {  } { { "../Verilog/ARM.v" "WBS" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:HDU " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:HDU\"" {  } { { "../Verilog/ARM.v" "HDU" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:FU " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:FU\"" {  } { { "../Verilog/ARM.v" "FU" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SC " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SC\"" {  } { { "../Verilog/ARM.v" "SC" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146938 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_data SRAM_Controller.v(185) " "Verilog HDL Always Construct warning at SRAM_Controller.v(185): variable \"temp_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1685687146940 "|ARM|SRAM_Controller:SC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_ADDR SRAM_Controller.v(139) " "Verilog HDL Always Construct warning at SRAM_Controller.v(139): inferring latch(es) for variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685687146941 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[0\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[1\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[2\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[3\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[4\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[5\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[6\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[7\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[8\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[9\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[10\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[11\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[12\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[13\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[14\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146944 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[15\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146945 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[16\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146945 "|ARM|SRAM_Controller:SC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] SRAM_Controller.v(139) " "Inferred latch for \"SRAM_ADDR\[17\]\" at SRAM_Controller.v(139)" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685687146945 "|ARM|SRAM_Controller:SC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller cache_controller:CC " "Elaborating entity \"cache_controller\" for hierarchy \"cache_controller:CC\"" {  } { { "../Verilog/ARM.v" "CC" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685687146952 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i cache_controller.v(77) " "Verilog HDL Always Construct warning at cache_controller.v(77): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685687146959 "|ARM|cache_controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i cache_controller.v(95) " "Verilog HDL Always Construct warning at cache_controller.v(95): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1685687147000 "|ARM|cache_controller:CC"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[0\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[0\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[1\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[1\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[2\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[2\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[3\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[3\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[4\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[4\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[5\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[5\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[6\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[6\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[7\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[7\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[8\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[8\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[9\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[9\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[10\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[10\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[11\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[11\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[12\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[12\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[13\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[13\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[14\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[14\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[15\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[15\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[16\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[16\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[17\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[17\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[18\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[18\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[19\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[19\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[20\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[20\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[21\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[21\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[22\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[22\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[23\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[23\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[24\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[24\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[25\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[25\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[26\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[26\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[27\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[27\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[28\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[28\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[29\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[29\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[30\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[30\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val2\[31\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val2\[31\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[0\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[0\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[1\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[1\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[2\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[2\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[3\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[3\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[4\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[4\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[5\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[5\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[6\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[6\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[7\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[7\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[8\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[8\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[9\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[9\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[10\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[10\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[11\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[11\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[12\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[12\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[13\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[13\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[14\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[14\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[15\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[15\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[16\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[16\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[17\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[17\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[18\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[18\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[19\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[19\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[20\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[20\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[21\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[21\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[22\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[22\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[23\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[23\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[24\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[24\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[25\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[25\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[26\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[26\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[27\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[27\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[28\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[28\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[29\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[29\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[30\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[30\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecuteStage:ES\|Val1\[31\] " "Converted tri-state buffer \"ExecuteStage:ES\|Val1\[31\]\" feeding internal logic into a wire" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1685687148225 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1685687148225 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 211 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 224 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 239 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 254 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 295 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 297 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 308 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 309 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1685687170621 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1685687170621 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[7\] MemAccessReg:MAR\|Data_mem_res\[7\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[7\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[7\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[6\] MemAccessReg:MAR\|Data_mem_res\[6\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[6\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[6\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[5\] MemAccessReg:MAR\|Data_mem_res\[5\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[5\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[5\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[4\] MemAccessReg:MAR\|Data_mem_res\[4\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[4\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[4\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[3\] MemAccessReg:MAR\|Data_mem_res\[3\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[3\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[3\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[2\] MemAccessReg:MAR\|Data_mem_res\[2\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[2\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[2\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[1\] MemAccessReg:MAR\|Data_mem_res\[1\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[1\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[1\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[0\] MemAccessReg:MAR\|Data_mem_res\[0\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[0\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[0\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[8\] MemAccessReg:MAR\|Data_mem_res\[8\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[8\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[8\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[9\] MemAccessReg:MAR\|Data_mem_res\[9\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[9\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[9\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[10\] MemAccessReg:MAR\|Data_mem_res\[10\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[10\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[10\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[11\] MemAccessReg:MAR\|Data_mem_res\[11\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[11\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[11\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[12\] MemAccessReg:MAR\|Data_mem_res\[12\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[12\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[12\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[13\] MemAccessReg:MAR\|Data_mem_res\[13\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[13\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[13\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[14\] MemAccessReg:MAR\|Data_mem_res\[14\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[14\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[14\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[15\] MemAccessReg:MAR\|Data_mem_res\[15\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[15\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[15\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[16\] MemAccessReg:MAR\|Data_mem_res\[16\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[16\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[16\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[17\] MemAccessReg:MAR\|Data_mem_res\[17\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[17\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[17\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[18\] MemAccessReg:MAR\|Data_mem_res\[18\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[18\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[18\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[23\] MemAccessReg:MAR\|Data_mem_res\[23\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[23\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[23\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[24\] MemAccessReg:MAR\|Data_mem_res\[24\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[24\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[24\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[25\] MemAccessReg:MAR\|Data_mem_res\[25\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[25\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[25\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[26\] MemAccessReg:MAR\|Data_mem_res\[26\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[26\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[26\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[27\] MemAccessReg:MAR\|Data_mem_res\[27\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[27\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[27\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[28\] MemAccessReg:MAR\|Data_mem_res\[28\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[28\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[28\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[29\] MemAccessReg:MAR\|Data_mem_res\[29\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[29\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[29\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[30\] MemAccessReg:MAR\|Data_mem_res\[30\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[30\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[30\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[31\] MemAccessReg:MAR\|Data_mem_res\[31\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[31\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[31\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[19\] MemAccessReg:MAR\|Data_mem_res\[19\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[19\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[19\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[20\] MemAccessReg:MAR\|Data_mem_res\[20\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[20\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[20\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[21\] MemAccessReg:MAR\|Data_mem_res\[21\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[21\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[21\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata\[22\] MemAccessReg:MAR\|Data_mem_res\[22\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata\[22\]\" to the node \"MemAccessReg:MAR\|Data_mem_res\[22\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[7\] cache_controller:CC\|rdata\[7\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[7\]\" to the node \"cache_controller:CC\|rdata\[7\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[6\] cache_controller:CC\|rdata\[6\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[6\]\" to the node \"cache_controller:CC\|rdata\[6\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[5\] cache_controller:CC\|rdata\[5\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[5\]\" to the node \"cache_controller:CC\|rdata\[5\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[4\] cache_controller:CC\|rdata\[4\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[4\]\" to the node \"cache_controller:CC\|rdata\[4\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[3\] cache_controller:CC\|rdata\[3\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[3\]\" to the node \"cache_controller:CC\|rdata\[3\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[2\] cache_controller:CC\|rdata\[2\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[2\]\" to the node \"cache_controller:CC\|rdata\[2\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[1\] cache_controller:CC\|rdata\[1\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[1\]\" to the node \"cache_controller:CC\|rdata\[1\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[0\] cache_controller:CC\|rdata\[0\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[0\]\" to the node \"cache_controller:CC\|rdata\[0\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[8\] cache_controller:CC\|rdata\[8\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[8\]\" to the node \"cache_controller:CC\|rdata\[8\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[9\] cache_controller:CC\|rdata\[9\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[9\]\" to the node \"cache_controller:CC\|rdata\[9\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[10\] cache_controller:CC\|rdata\[10\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[10\]\" to the node \"cache_controller:CC\|rdata\[10\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[11\] cache_controller:CC\|rdata\[11\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[11\]\" to the node \"cache_controller:CC\|rdata\[11\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[12\] cache_controller:CC\|rdata\[12\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[12\]\" to the node \"cache_controller:CC\|rdata\[12\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[13\] cache_controller:CC\|rdata\[13\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[13\]\" to the node \"cache_controller:CC\|rdata\[13\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[14\] cache_controller:CC\|rdata\[14\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[14\]\" to the node \"cache_controller:CC\|rdata\[14\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[15\] cache_controller:CC\|rdata\[15\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[15\]\" to the node \"cache_controller:CC\|rdata\[15\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[16\] cache_controller:CC\|rdata\[16\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[16\]\" to the node \"cache_controller:CC\|rdata\[16\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[17\] cache_controller:CC\|rdata\[17\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[17\]\" to the node \"cache_controller:CC\|rdata\[17\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[18\] cache_controller:CC\|rdata\[18\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[18\]\" to the node \"cache_controller:CC\|rdata\[18\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[23\] cache_controller:CC\|rdata\[23\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[23\]\" to the node \"cache_controller:CC\|rdata\[23\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[24\] cache_controller:CC\|rdata\[24\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[24\]\" to the node \"cache_controller:CC\|rdata\[24\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[25\] cache_controller:CC\|rdata\[25\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[25\]\" to the node \"cache_controller:CC\|rdata\[25\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[26\] cache_controller:CC\|rdata\[26\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[26\]\" to the node \"cache_controller:CC\|rdata\[26\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[27\] cache_controller:CC\|rdata\[27\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[27\]\" to the node \"cache_controller:CC\|rdata\[27\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[28\] cache_controller:CC\|rdata\[28\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[28\]\" to the node \"cache_controller:CC\|rdata\[28\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[29\] cache_controller:CC\|rdata\[29\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[29\]\" to the node \"cache_controller:CC\|rdata\[29\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[30\] cache_controller:CC\|rdata\[30\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[30\]\" to the node \"cache_controller:CC\|rdata\[30\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[31\] cache_controller:CC\|rdata\[31\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[31\]\" to the node \"cache_controller:CC\|rdata\[31\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[19\] cache_controller:CC\|rdata\[19\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[19\]\" to the node \"cache_controller:CC\|rdata\[19\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[20\] cache_controller:CC\|rdata\[20\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[20\]\" to the node \"cache_controller:CC\|rdata\[20\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[21\] cache_controller:CC\|rdata\[21\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[21\]\" to the node \"cache_controller:CC\|rdata\[21\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cache_controller:CC\|rdata_temp\[22\] cache_controller:CC\|rdata\[22\] " "Converted the fan-out from the tri-state buffer \"cache_controller:CC\|rdata_temp\[22\]\" to the node \"cache_controller:CC\|rdata\[22\]\" into an OR gate" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 66 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1685687170674 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1685687170674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:SC\|SRAM_ADDR\[1\] " "Latch SRAM_Controller:SC\|SRAM_ADDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:SC\|ps\[1\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:SC\|ps\[1\]" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:SC\|SRAM_ADDR\[3\] " "Latch SRAM_Controller:SC\|SRAM_ADDR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExecuteReg:ER\|ALU_result\[4\] " "Ports D and ENA on the latch are fed by the same signal ExecuteReg:ER\|ALU_result\[4\]" {  } { { "../Verilog/ExecuteReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteReg.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:SC\|SRAM_ADDR\[7\] " "Latch SRAM_Controller:SC\|SRAM_ADDR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExecuteReg:ER\|ALU_result\[8\] " "Ports D and ENA on the latch are fed by the same signal ExecuteReg:ER\|ALU_result\[8\]" {  } { { "../Verilog/ExecuteReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteReg.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:SC\|SRAM_ADDR\[8\] " "Latch SRAM_Controller:SC\|SRAM_ADDR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ExecuteReg:ER\|ALU_result\[9\] " "Ports D and ENA on the latch are fed by the same signal ExecuteReg:ER\|ALU_result\[9\]" {  } { { "../Verilog/ExecuteReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteReg.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[7\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[6\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[5\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[4\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[3\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[2\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[1\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[0\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[8\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[9\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[10\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[11\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[12\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[13\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[14\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[15\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[16\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[17\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[18\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[31\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[30\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170730 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[29\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[28\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[27\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[26\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[25\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[24\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|imm " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|imm" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[23\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[22\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[21\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[20\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[19\] " "Latch ExecuteStage:ES\|Val2_Gen:VAL2GENERATOR\|Val2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DecodeReg:DR\|MEM_W_EN " "Ports D and ENA on the latch are fed by the same signal DecodeReg:DR\|MEM_W_EN" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1685687170731 ""}  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1685687170731 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Verilog/RegisterFile.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/RegisterFile.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1685687170857 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1685687170857 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 293 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685687184394 "|ARM|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685687184394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Education/Semester7/CA_Lab/LAB7/Quartus/output_files/LAB7.map.smsg " "Generated suppressed messages file D:/Education/Semester7/CA_Lab/LAB7/Quartus/output_files/LAB7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685687188297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685687188880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687188880 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 249 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 272 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 273 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 274 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 270 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 306 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687189597 "|ARM|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1685687189597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19722 " "Implemented 19722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685687189598 ""} { "Info" "ICUT_CUT_TM_OPINS" "215 " "Implemented 215 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685687189598 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1685687189598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19304 " "Implemented 19304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685687189598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685687189598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 644 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 644 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685687189634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:56:29 2023 " "Processing ended: Fri Jun 02 09:56:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685687189634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685687189634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685687189634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685687189634 ""}
