{"Source Block": ["serv/rtl/serv_mem_if.v@23:33@HdlStmAssign", "   output wire \t      o_wb_stb,\n   input wire [31:0]  i_wb_rdt,\n   input wire \t      i_wb_ack);\n\n   wire          wb_en = o_wb_cyc & i_wb_ack;\n   assign o_wb_stb = o_wb_cyc;\n   reg           init_r;\n   reg           en_r;\n   reg           en_2r;\n   wire          adr;\n   reg [31:0]    dat = 32'd0;\n"], "Clone Blocks": [["serv/rtl/serv_mem_if.v@22:32", "   output reg \t      o_wb_cyc = 1'b0,\n   output wire \t      o_wb_stb,\n   input wire [31:0]  i_wb_rdt,\n   input wire \t      i_wb_ack);\n\n   wire          wb_en = o_wb_cyc & i_wb_ack;\n   assign o_wb_stb = o_wb_cyc;\n   reg           init_r;\n   reg           en_r;\n   reg           en_2r;\n   wire          adr;\n"], ["serv/rtl/serv_mem_if.v@25:35", "   input wire \t      i_wb_ack);\n\n   wire          wb_en = o_wb_cyc & i_wb_ack;\n   assign o_wb_stb = o_wb_cyc;\n   reg           init_r;\n   reg           en_r;\n   reg           en_2r;\n   wire          adr;\n   reg [31:0]    dat = 32'd0;\n   reg           signbit = 1'b0;\n\n"], ["serv/rtl/serv_mem_if.v@24:34", "   input wire [31:0]  i_wb_rdt,\n   input wire \t      i_wb_ack);\n\n   wire          wb_en = o_wb_cyc & i_wb_ack;\n   assign o_wb_stb = o_wb_cyc;\n   reg           init_r;\n   reg           en_r;\n   reg           en_2r;\n   wire          adr;\n   reg [31:0]    dat = 32'd0;\n   reg           signbit = 1'b0;\n"]], "Diff Content": {"Delete": [[28, "   assign o_wb_stb = o_wb_cyc;\n"]], "Add": []}}