#sptream split test

# Create clk_wiz
cell xilinx.com:ip:clk_wiz pll_0 {
  PRIMITIVE PLL
  PRIM_IN_FREQ.VALUE_SRC USER
  PRIM_IN_FREQ 125.0
  PRIM_SOURCE Differential_clock_capable_pin
  CLKOUT1_USED true
  CLKOUT1_REQUESTED_OUT_FREQ 125.0
  CLKOUT2_USED true
  CLKOUT2_REQUESTED_OUT_FREQ 250.0
  CLKOUT2_REQUESTED_PHASE 157.5
  CLKOUT3_USED true
  CLKOUT3_REQUESTED_OUT_FREQ 250.0
  CLKOUT3_REQUESTED_PHASE 202.5
  USE_RESET false
} {
  clk_in1_p adc_clk_p_i
  clk_in1_n adc_clk_n_i
}

# Create processing_system7
cell xilinx.com:ip:processing_system7 ps_0 {
  PCW_IMPORT_BOARD_PRESET cfg/red_pitaya.xml
} {
  M_AXI_GP0_ACLK pll_0/clk_out1
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {
  make_external {FIXED_IO, DDR}
  Master Disable
  Slave Disable
} [get_bd_cells ps_0]

# Create xlconstant
cell xilinx.com:ip:xlconstant const_0



# Create proc_sys_reset
cell xilinx.com:ip:proc_sys_reset rst_0 {} {
  ext_reset_in const_0/dout
  dcm_locked pll_0/locked
  slowest_sync_clk pll_0/clk_out1
}

# Create axis_red_pitaya_adc
cell pavel-demin:user:axis_red_pitaya_adc adc_0 {} {
  aclk pll_0/clk_out1
  adc_dat_a adc_dat_a_i
  adc_dat_b adc_dat_b_i
  adc_csn adc_csn_o
}


# Create axi_hub
cell pavel-demin:user:axi_hub hub_0 {
  CFG_DATA_WIDTH 512
  STS_DATA_WIDTH 512
} {
  S_AXI ps_0/M_AXI_GP0
  aclk pll_0/clk_out1
  aresetn rst_0/peripheral_aresetn
}

# Create xlslice
cell xilinx.com:ip:xlslice slice_trx_reset {
  DIN_WIDTH 256 DIN_FROM 4 DIN_TO 4
} {
  Din hub_0/cfg_data
}

#cell xilinx.com:ip:util_vector_logic comb_rst {
#  C_SIZE 2
#  C_OPERATION and
#} {
#  op1 rst_0/peripheral_aresetn
#  op2 slice_trx_reset/dout
#}

# Create axis_fifo
cell xilinx.com:ip:axis_data_fifo fifo_f {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 4
  HAS_WR_DATA_COUNT 1
  FIFO_DEPTH 4096
} {
  S_AXIS hub_0/M00_AXIS
  s_axis_aclk /pll_0/clk_out1
  s_axis_aresetn slice_trx_reset/dout
}

# Create xlslice
cell xilinx.com:ip:xlslice slice_decimate {
  DIN_WIDTH 256 DIN_FROM 127 DIN_TO 96
} {
  Din hub_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice slice_interpolate {
  DIN_WIDTH 256 DIN_FROM 159 DIN_TO 128
} {
  Din hub_0/cfg_data
}


# Create axis_interpolator
cell pavel-demin:user:axis_interpolator inter_f {
  AXIS_TDATA_WIDTH 32
  CNTR_WIDTH 32
} {
  S_AXIS fifo_f/M_AXIS
  cfg_data slice_interpolate/Dout
  aclk pll_0/clk_out1
  aresetn slice_trx_reset/dout
}

# Create axis_fifo
cell xilinx.com:ip:axis_data_fifo fifo_inter {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 4
  HAS_WR_DATA_COUNT 1
  FIFO_DEPTH 32768
} {
  S_AXIS inter_f/m_axis
  s_axis_aclk /pll_0/clk_out1
  s_axis_aresetn slice_trx_reset/dout
  M_AXIS hub_0/S04_AXIS
}

# Create xlconcat
cell xilinx.com:ip:xlconcat concat_status {
  NUM_PORTS 7
  IN0_WIDTH 192
  IN1_WIDTH 32
  IN2_WIDTH 32
  IN3_WIDTH 32
  IN4_WIDTH 32
  IN5_WIDTH 32
} {
  In4 slice_decimate/Dout
  In6 fifo_inter/axis_wr_data_count
  dout hub_0/sts_data
}


