[
 {
  "InstFile" : "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM.v",
  "InstLine" : 1,
  "InstName" : "RAM",
  "ModuleFile" : "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/ram_tb/src/RAM.v",
  "ModuleLine" : 1,
  "ModuleName" : "RAM"
 }
]