16:35:39 INFO  : Registering command handlers for SDK TCF services
16:35:39 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\ari-test\ari-test.sdk\temp_xsdb_launch_script.tcl
16:35:41 INFO  : XSCT server has started successfully.
16:35:41 INFO  : Successfully done setting XSCT server connection channel  
16:35:41 INFO  : Processing command line option -hwspec D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper.hdf.
16:35:41 INFO  : Successfully done setting SDK workspace  
16:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:25 INFO  : 'jtag frequency' command is executed.
16:41:25 INFO  : Sourcing of 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:41:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:29 INFO  : Context for 'APU' is selected.
16:41:29 INFO  : Hardware design information is loaded from 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:29 INFO  : Context for 'APU' is selected.
16:41:29 INFO  : 'stop' command is executed.
16:41:30 INFO  : 'ps7_init' command is executed.
16:41:30 INFO  : 'ps7_post_config' command is executed.
16:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:30 INFO  : The application 'D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:30 INFO  : 'con' command is executed.
16:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:41:30 INFO  : Disconnected from the channel tcfchan#1.
16:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:43 INFO  : 'jtag frequency' command is executed.
16:41:43 INFO  : Sourcing of 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:41:45 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:45 INFO  : Context for 'APU' is selected.
16:41:47 INFO  : Hardware design information is loaded from 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:47 INFO  : Context for 'APU' is selected.
16:41:47 INFO  : 'stop' command is executed.
16:41:47 INFO  : 'ps7_init' command is executed.
16:41:47 INFO  : 'ps7_post_config' command is executed.
16:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:48 INFO  : The application 'D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:48 INFO  : 'con' command is executed.
16:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:41:48 INFO  : Disconnected from the channel tcfchan#2.
19:45:43 INFO  : Registering command handlers for SDK TCF services
19:45:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\ari-test\ari-test.sdk\temp_xsdb_launch_script.tcl
19:45:46 INFO  : XSCT server has started successfully.
19:45:48 INFO  : Processing command line option -hwspec D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper.hdf.
19:45:48 INFO  : Successfully done setting XSCT server connection channel  
19:45:48 INFO  : Successfully done setting SDK workspace  
19:45:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:56 INFO  : 'jtag frequency' command is executed.
19:49:56 INFO  : Sourcing of 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:49:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:59 INFO  : Context for 'APU' is selected.
19:49:59 INFO  : Hardware design information is loaded from 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:59 INFO  : Context for 'APU' is selected.
19:49:59 INFO  : 'stop' command is executed.
19:49:59 INFO  : 'ps7_init' command is executed.
19:49:59 INFO  : 'ps7_post_config' command is executed.
19:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:00 INFO  : The application 'D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:00 INFO  : 'con' command is executed.
19:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:50:00 INFO  : Disconnected from the channel tcfchan#1.
21:31:42 INFO  : Registering command handlers for SDK TCF services
21:31:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\ari-test\ari-test.sdk\temp_xsdb_launch_script.tcl
21:31:49 INFO  : XSCT server has started successfully.
21:31:56 INFO  : Successfully done setting XSCT server connection channel  
21:31:56 INFO  : Successfully done setting SDK workspace  
21:31:56 INFO  : Processing command line option -hwspec D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper.hdf.
21:31:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:36 INFO  : 'jtag frequency' command is executed.
21:33:36 INFO  : Sourcing of 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:39 INFO  : Context for 'APU' is selected.
21:33:39 INFO  : Hardware design information is loaded from 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:39 INFO  : Context for 'APU' is selected.
21:33:39 INFO  : 'stop' command is executed.
21:33:39 INFO  : 'ps7_init' command is executed.
21:33:39 INFO  : 'ps7_post_config' command is executed.
21:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:40 INFO  : The application 'D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:40 INFO  : 'con' command is executed.
21:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:40 INFO  : Disconnected from the channel tcfchan#1.
21:53:08 INFO  : Registering command handlers for SDK TCF services
21:53:09 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\ari-test\ari-test.sdk\temp_xsdb_launch_script.tcl
21:53:11 INFO  : XSCT server has started successfully.
21:53:11 INFO  : Successfully done setting XSCT server connection channel  
21:53:11 INFO  : Successfully done setting SDK workspace  
21:53:11 INFO  : Processing command line option -hwspec D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper.hdf.
21:53:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:53:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572011560489,  Project:1569486871221
21:53:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper.hdf.
21:53:15 INFO  : Copied contents of D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:53:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:53:28 INFO  : 
21:53:29 INFO  : Updating hardware inferred compiler options for ari_test.
21:53:42 INFO  : Clearing existing target manager status.
21:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:15 INFO  : 'jtag frequency' command is executed.
21:55:15 INFO  : Sourcing of 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:15 INFO  : Context for 'APU' is selected.
21:55:15 INFO  : System reset is completed.
21:55:18 INFO  : 'after 3000' command is executed.
21:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:20 INFO  : Context for 'APU' is selected.
21:55:20 INFO  : Hardware design information is loaded from 'D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:20 INFO  : Context for 'APU' is selected.
21:55:21 INFO  : 'ps7_init' command is executed.
21:55:21 INFO  : 'ps7_post_config' command is executed.
21:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:21 INFO  : The application 'D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/ari-test/ari-test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/ari-test/ari-test.sdk/ari_test/Debug/ari_test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:21 INFO  : 'con' command is executed.
21:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:21 INFO  : Disconnected from the channel tcfchan#1.
