0.7
2020.2
May  7 2023
15:10:42
/home/user/project/riscv2/bd/riscvTop/hdl/riscvTop_wrapper.v,1736314282,verilog,,/home/user/project/riscv2/sim/top_tb.v,,riscvTop_wrapper,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_Decode_0_0/sim/riscvTop_Decode_0_0.v,1736314282,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_RegFile_0_0/sim/riscvTop_RegFile_0_0.v,,riscvTop_Decode_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_ExecStage_0_0/sim/riscvTop_ExecStage_0_0.v,1736303555,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_MemInputCtrl_0_0/sim/riscvTop_MemInputCtrl_0_0.v,,riscvTop_ExecStage_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_FetchLatch_0_0/sim/riscvTop_FetchLatch_0_0.v,1736301710,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_Decode_0_0/sim/riscvTop_Decode_0_0.v,,riscvTop_FetchLatch_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_MemInputCtrl_0_0/sim/riscvTop_MemInputCtrl_0_0.v,1736312745,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_MemoryMappedIO_0_0/sim/riscvTop_MemoryMappedIO_0_0.v,,riscvTop_MemInputCtrl_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_MemOutputCtrl_0_0/sim/riscvTop_MemOutputCtrl_0_0.v,1736312745,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/sim/riscvTop.v,,riscvTop_MemOutputCtrl_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_MemoryMappedIO_0_0/sim/riscvTop_MemoryMappedIO_0_0.v,1736312745,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_MemOutputCtrl_0_0/sim/riscvTop_MemOutputCtrl_0_0.v,,riscvTop_MemoryMappedIO_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_ModeFSM_0_0/sim/riscvTop_ModeFSM_0_0.v,1736313620,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_FetchLatch_0_0/sim/riscvTop_FetchLatch_0_0.v,,riscvTop_ModeFSM_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_PC_0_0/sim/riscvTop_PC_0_0.v,1736314282,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_ModeFSM_0_0/sim/riscvTop_ModeFSM_0_0.v,,riscvTop_PC_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_RegFileWriteArbiter_0_0/sim/riscvTop_RegFileWriteArbiter_0_0.v,1736301710,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_orGate_0_0/sim/riscvTop_orGate_0_0.v,,riscvTop_RegFileWriteArbiter_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_RegFile_0_0/sim/riscvTop_RegFile_0_0.v,1736301710,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_RegFileWriteArbiter_0_0/sim/riscvTop_RegFileWriteArbiter_0_0.v,,riscvTop_RegFile_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_orGate_0_0/sim/riscvTop_orGate_0_0.v,1736301710,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_ExecStage_0_0/sim/riscvTop_ExecStage_0_0.v,,riscvTop_orGate_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/sim/riscvTop.v,1736314282,verilog,,/home/user/project/riscv2/bd/riscvTop/hdl/riscvTop_wrapper.v,,riscvTop,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/user/project/riscv2/ips/dualPortRAM32kx32/sim/dualPortRAM32kx32.v,1736299035,verilog,,/home/user/project/riscv2/src/RamIO.v,,dualPortRAM32kx32,,,,,,,,
/home/user/project/riscv2/sim/top_tb.v,1736312906,verilog,,,,top_tb,,,,,,,,
/home/user/project/riscv2/src/Decode.v,1736314251,verilog,,/home/user/project/riscv2/src/RegFile.v,,Decode,,,,,,,,
/home/user/project/riscv2/src/ExecStage.v,1736317045,verilog,,/home/user/project/riscv2/src/MemInputCtrl.v,,ExecStage;alu;inputAMux;inputBMux;pcAlu;pcMuxSelector,,,,,,,,
/home/user/project/riscv2/src/FetchLatch.v,1736315249,verilog,,/home/user/project/riscv2/src/Decode.v,,FetchLatch,,,,,,,,
/home/user/project/riscv2/src/MemInputCtrl.v,1736295994,verilog,,/home/user/project/riscv2/ips/dualPortRAM32kx32/sim/dualPortRAM32kx32.v,,MemInputCtrl,,,,,,,,
/home/user/project/riscv2/src/MemOutputCtrl.v,1736295994,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/riscvTop/ip/riscvTop_PC_0_0/sim/riscvTop_PC_0_0.v,,MemOutputCtrl,,,,,,,,
/home/user/project/riscv2/src/MemoryMappedIO.v,1736247754,verilog,,/home/user/project/riscv2/src/MemOutputCtrl.v,,MemoryMappedIO,,,,,,,,
/home/user/project/riscv2/src/ModeFSM.v,1736314831,verilog,,/home/user/project/riscv2/src/FetchLatch.v,,ModeFSM,,,,,,,,
/home/user/project/riscv2/src/PC.v,1736313753,verilog,,/home/user/project/riscv2/src/ModeFSM.v,,PC,,,,,,,,
/home/user/project/riscv2/src/RamIO.v,1736299104,verilog,,/home/user/project/riscv2/src/RomIO.v,,RamIO;portAFSM;portBFSM,,,,,,,,
/home/user/project/riscv2/src/RegFile.v,1735629521,verilog,,/home/user/project/riscv2/src/RegFileWriteArbiter.v,,RegFile,,,,,,,,
/home/user/project/riscv2/src/RegFileWriteArbiter.v,1735558221,verilog,,/home/user/project/riscv2/src/or.v,,RegFileWriteArbiter,,,,,,,,
/home/user/project/riscv2/src/RomIO.v,1736311153,verilog,,/home/user/project/riscv2/src/MemoryMappedIO.v,,RomIO,,,,,,,,
/home/user/project/riscv2/src/or.v,1735561709,verilog,,/home/user/project/riscv2/src/ExecStage.v,,orGate,,,,,,,,
