module TopModule (
  input clk,
  input d,
  output reg q
);

  // Optional: Add comments here for future implementation details.

endmodule