Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)
Date: Wed Mar 19 16:59:35 2025

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S025T        |
| Package                        | 256 VF         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-----------------------------------------------------------------------------+
| Topcell | testeISP                                                                    |
| Format  | Verilog                                                                     |
| Source  | D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\synthesis\testeISP.vm |
+---------+-----------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 47   | 27696 | 0.17       |
| DFF                       | 34   | 27696 | 0.12       |
| I/O Register              | 0    | 414   | 0.00       |
| User I/O                  | 17   | 138   | 12.32      |
| -- Single-ended I/O       | 17   | 138   | 12.32      |
| -- Differential I/O Pairs | 0    | 65    | 0.00       |
| RAM64x18                  | 0    | 34    | 0.00       |
| RAM1K18                   | 0    | 31    | 0.00       |
| MACC                      | 0    | 34    | 0.00       |
| Chip Globals              | 3    | 16    | 18.75      |
| CCC                       | 1    | 6     | 16.67      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| SERDESIF Blocks           | 0    | 1     | 0.00       |
| -- SERDESIF Lanes         | 0    | 2     | 0.00       |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 47   | 34  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 47   | 34  |
+--------------------------+------+-----+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (256KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 0    | 2     |
| I2C           | 0    | 2     |
| UART          | 1    | 2     |
| USB           | 1    | 1     |
| MAC           | 0    | 1     |
| MDDR          | 0    | 1     |
| HPDMA         | 1    | 1     |
| PDMA          | 1    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 20     | 1    |
| 21     | 1    |
| Total  | 2    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 4            | 0           | 0               |
| Output I/O                    | 5            | 0           | 0               |
| Bidirectional I/O             | 8            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  4    |  5     |  8            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                   |
+--------+---------+------------------------------------------------------------------------+
| 31     | INT_NET | Net   : testeISP_sb_0_FAB_CCC_GL0                                      |
|        |         | Driver: testeISP_sb_0/CCC_0/GL0_INST/U0_RGB1                           |
|        |         | Source: NETLIST                                                        |
| 25     | INT_NET | Net   : testeISP_sb_0_CORERESETP_0_MSS_HPMS_READY_int                  |
|        |         | Driver: testeISP_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3GGD3/U0_RGB1 |
|        |         | Source: NETLIST                                                        |
| 4      | INT_NET | Net   : led_blink_0/reg_counter_Z[20]                                  |
|        |         | Driver: led_blink_0/reg_counter_inferred_clock_RNIH1594[20]/U0_RGB1    |
|        |         | Source: NETLIST                                                        |
+--------+---------+------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+----------------------------------------------------------------+
| Fanout | Type    | Name                                                           |
+--------+---------+----------------------------------------------------------------+
| 3      | INT_NET | Net   : led_blink_0/reg_counter_Z[0]                           |
|        |         | Driver: led_blink_0/reg_counter[0]                             |
| 3      | INT_NET | Net   : testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base_Z |
|        |         | Driver: testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base   |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[19]                          |
|        |         | Driver: led_blink_0/reg_counter[19]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[18]                          |
|        |         | Driver: led_blink_0/reg_counter[18]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[17]                          |
|        |         | Driver: led_blink_0/reg_counter[17]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[16]                          |
|        |         | Driver: led_blink_0/reg_counter[16]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[15]                          |
|        |         | Driver: led_blink_0/reg_counter[15]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[14]                          |
|        |         | Driver: led_blink_0/reg_counter[14]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[13]                          |
|        |         | Driver: led_blink_0/reg_counter[13]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[12]                          |
|        |         | Driver: led_blink_0/reg_counter[12]                            |
+--------+---------+----------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+----------------------------------------------------------------+
| Fanout | Type    | Name                                                           |
+--------+---------+----------------------------------------------------------------+
| 3      | INT_NET | Net   : led_blink_0/reg_counter_Z[0]                           |
|        |         | Driver: led_blink_0/reg_counter[0]                             |
| 3      | INT_NET | Net   : testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base_Z |
|        |         | Driver: testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base   |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[19]                          |
|        |         | Driver: led_blink_0/reg_counter[19]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[18]                          |
|        |         | Driver: led_blink_0/reg_counter[18]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[17]                          |
|        |         | Driver: led_blink_0/reg_counter[17]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[16]                          |
|        |         | Driver: led_blink_0/reg_counter[16]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[15]                          |
|        |         | Driver: led_blink_0/reg_counter[15]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[14]                          |
|        |         | Driver: led_blink_0/reg_counter[14]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[13]                          |
|        |         | Driver: led_blink_0/reg_counter[13]                            |
| 2      | INT_NET | Net   : led_blink_0/reg_counter_Z[12]                          |
|        |         | Driver: led_blink_0/reg_counter[12]                            |
+--------+---------+----------------------------------------------------------------+

