{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596096273957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596096273963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 16:04:33 2020 " "Processing started: Thu Jul 30 16:04:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596096273963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096273963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_pro -c frequency_meter_pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_pro -c frequency_meter_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096273963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596096274420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596096274420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tesin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tesin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTIN-ARCHITECTURE_TESTIN " "Found design unit 1: TESTIN-ARCHITECTURE_TESTIN" {  } { { "TESIN.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/TESIN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284278 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTIN " "Found entity 1: TESTIN" {  } { { "TESIN.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/TESIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-ARCHITECTURE_DIV " "Found design unit 1: DIV-ARCHITECTURE_DIV" {  } { { "DIV.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/DIV.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284292 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatesignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gatesignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GATESIGNAL-ARCHITECTURE_GATE " "Found design unit 1: GATESIGNAL-ARCHITECTURE_GATE" {  } { { "GATESIGNAL.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/GATESIGNAL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284295 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATESIGNAL " "Found entity 1: GATESIGNAL" {  } { { "GATESIGNAL.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/GATESIGNAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOCK-ARCHITECTURE_LOCK " "Found design unit 1: LOCK-ARCHITECTURE_LOCK" {  } { { "LOCK.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/LOCK.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284298 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOCK " "Found entity 1: LOCK" {  } { { "LOCK.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/LOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file auto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUTO-ARCHITECTURE_AUTO " "Found design unit 1: AUTO-ARCHITECTURE_AUTO" {  } { { "AUTO.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/AUTO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284301 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUTO " "Found entity 1: AUTO" {  } { { "AUTO.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/AUTO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT1K-ARCHITECTURE_CNT " "Found design unit 1: CNT1K-ARCHITECTURE_CNT" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284304 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT1K " "Found entity 1: CNT1K" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seconds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seconds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SECONDS-ARCHITECTURE_SECONDS " "Found design unit 1: SECONDS-ARCHITECTURE_SECONDS" {  } { { "SECONDS.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/SECONDS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284307 ""} { "Info" "ISGN_ENTITY_NAME" "1 SECONDS " "Found entity 1: SECONDS" {  } { { "SECONDS.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/SECONDS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY-ARCHITECTURE_DISPLAY " "Found design unit 1: DISPLAY-ARCHITECTURE_DISPLAY" {  } { { "DISPLAY.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/DISPLAY.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284310 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY " "Found entity 1: DISPLAY" {  } { { "DISPLAY.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/DISPLAY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_meter_pro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file frequency_meter_pro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_meter_pro " "Found entity 1: frequency_meter_pro" {  } { { "frequency_meter_pro.bdf" "" { Schematic "C:/Users/albert NIU/Desktop/neo_plj/frequency_meter_pro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596096284330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNT1K " "Elaborating entity \"CNT1K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596096284483 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENABLE CNT1K.vhd(22) " "VHDL Process Statement warning at CNT1K.vhd(22): signal \"ENABLE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596096284542 "|Block2|CNT1K:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLEAR CNT1K.vhd(82) " "VHDL Process Statement warning at CNT1K.vhd(82): signal \"CLEAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596096284542 "|Block2|CNT1K:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q1 CNT1K.vhd(19) " "VHDL Process Statement warning at CNT1K.vhd(19): inferring latch(es) for signal or variable \"Q1\", which holds its previous value in one or more paths through the process" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596096284542 "|Block2|CNT1K:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q2 CNT1K.vhd(19) " "VHDL Process Statement warning at CNT1K.vhd(19): inferring latch(es) for signal or variable \"Q2\", which holds its previous value in one or more paths through the process" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596096284542 "|Block2|CNT1K:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q3 CNT1K.vhd(19) " "VHDL Process Statement warning at CNT1K.vhd(19): inferring latch(es) for signal or variable \"Q3\", which holds its previous value in one or more paths through the process" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596096284542 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[0\] CNT1K.vhd(19) " "Inferred latch for \"Q3\[0\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284542 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[1\] CNT1K.vhd(19) " "Inferred latch for \"Q3\[1\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284542 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[2\] CNT1K.vhd(19) " "Inferred latch for \"Q3\[2\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3\[3\] CNT1K.vhd(19) " "Inferred latch for \"Q3\[3\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[0\] CNT1K.vhd(19) " "Inferred latch for \"Q2\[0\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[1\] CNT1K.vhd(19) " "Inferred latch for \"Q2\[1\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[2\] CNT1K.vhd(19) " "Inferred latch for \"Q2\[2\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2\[3\] CNT1K.vhd(19) " "Inferred latch for \"Q2\[3\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[0\] CNT1K.vhd(19) " "Inferred latch for \"Q1\[0\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[1\] CNT1K.vhd(19) " "Inferred latch for \"Q1\[1\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[2\] CNT1K.vhd(19) " "Inferred latch for \"Q1\[2\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1\[3\] CNT1K.vhd(19) " "Inferred latch for \"Q1\[3\]\" at CNT1K.vhd(19)" {  } { { "CNT1K.vhd" "" { Text "C:/Users/albert NIU/Desktop/neo_plj/CNT1K.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096284543 "|Block2|CNT1K:inst2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596096286193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596096287054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596096287054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596096287609 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596096287609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596096287609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596096287609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596096287641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 16:04:47 2020 " "Processing ended: Thu Jul 30 16:04:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596096287641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596096287641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596096287641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596096287641 ""}
