[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430FG4616IPZR production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020\nMSP430FG461x, MSP430CG461x Mixed-Signal Microcontrollers\n1Device Overview\n11.1 Features\n1\n•Low supply-voltage range: 1.8Vto3.6V\n•Ultra-low power consumption\n–Active mode: 400µAat1MHz, 2.2V\n–Standby mode: 1.3µA\n–Offmode (RAM retention): 0.22 µA\n•Five power-saving modes\n•Wakeup from standby mode inless than 6µs\n•16-bit RISC architecture, extended memory,\n125‑nsinstruction cycle time\n•Three-channel internal DMA\n•12-bit analog-to-digital converter (ADC) with\ninternal reference, sample-and-hold andautoscan\nfeature\n•Three configurable operational amplifiers\n•Dual 12-bit digital-to-analog converters (DACs)\nwith synchronization\n•16-bit Timer_A with three capture/compare\nregisters\n•16-bit Timer_B with seven capture/compare-with-\nshadow registers\n•On-chip comparator\n•Supply voltage supervisor andmonitor with\nprogrammable level detection\n•Serial communication interface (USART1), select\nasynchronous UART orsynchronous SPIby\nsoftware•Universal serial communication interface\n–Enhanced UART supports automatic baud-rate\ndetection\n–IrDA encoder anddecoder\n–Synchronous SPI\n–I2C\n•Serial onboard programming, programmable code\nprotection bysecurity fuse\n•Brownout detector\n•Basic timer with real-time clock (RTC) feature\n•Integrated LCD driver upto160segments with\nregulated charge pump\n•Device Comparison summarizes theavailable\nfamily members\n–MSP430FG4616, MSP430FG4616,\n92KB+256B offlash orROM,\n4KB ofRAM\n–MSP430FG4617, MSP430CG4617,\n92KB+256B offlash orROM,\n8KB ofRAM\n–MSP430FG4618, MSP430CG4618,\n116KB+256B offlash orROM,\n8KB ofRAM\n–MSP430FG4619, MSP430CG4619,\n120KB+256B offlash orROM,\n4KB ofRAM\n1.2 Applications\n•Portable medical applications •E-meter applications\n1.3 Description\nThe TIMSP430 ™family ofultra-low-power microcontrollers consists ofseveral devices featuring different\nsets ofperipherals targeted forvarious applications. The architecture, combined with five low-power\nmodes, isoptimized toachieve extended battery lifeinportable measurement applications. The device\nfeatures apowerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to\nmaximum code efficiency. The digitally controlled oscillator (DCO) allows thedevice towake upfrom low-\npower modes toactive mode inless than 6µs.\nThe MSP430xG461x series aremicrocontroller configurations with two16-bit timers, ahigh-performance\n12-bit ADC, dual 12-bit DACs, three configurable operational amplifiers, one universal serial\ncommunication interface (USCI), one universal synchronous/asynchronous communication interface\n(USART), DMA, 80I/Opins, and asegment liquid crystal display (LCD) driver with regulated charge\npump.\nForcomplete module descriptions, seetheMSP430x4xx Family User ’sGuide .\nOscillators\nFLL+RAM\n4KB\n8KB\n8KB\n4KB\nBrownout\nProtection\nSVS/SVM\nRST/NMIDVCC 1/2 DVSS1/2\nMCLK\nWatchdog\nWDT+\n15/16-BitTimer_A3\n3 CC\nRegisters8MHz\nCPUX\nincl. 16\nRegistersXOUT/\nXT2OUT\nOA0, OA1,\nOA2\n3 Op Amps\nBasic Timer\nand\nReal-Time\nClockJTAG\nInterfaceLCD_A\n160\nSegments\n1,2,3,4 MuxPorts\nP1/P2\n2x8 I/O\nInterrupt\ncapability\nUSCI_A0:\nUART,\nIrDA, SPI\nUSCI_B0:\nSPI, I2CComparator\n_AFlash (FG)\nROM (CG)\n120KB\n116KB\n92KB\n92KB\nHardware\nMultiplier\nMPY,\nMPYS,\nMAC,\nMACSTimer_B7\n7 CC\nRegisters,\nShadow\nRegADC12\n12-Bit\n12\nChannelsDAC12\n12-Bit\n2 Channels\nVoltage out\nUSART 1\nUART , SPIDMA\nController\n3 ChannelsPorts\nP3/P4\nP5/P6\n4x8 I/OPorts\nP7/P8\nP9/P10\n4x8, 2x16 I/OAVCC AVSS P1.x/P2.x\n2x8P3.x/P4.x\nP5.x/P6.x\n4x8P7.x/P8.x\nP9.x/P10.x\n4x8/2x16XIN /\nXT2IN\n2 2\nSMCLKACLK\nMDBMAB\nEnhanced\nEmulation\n(FG only )\n2MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Device Overview Copyright ©2006 –2020, Texas Instruments Incorporated(1) Forthemost current part, package, andordering information forallavailable devices, seethePackage\nOption Addendum inSection 8,orseetheTIwebsite atwww.ti.com .\n(2) Thesizes shown here areapproximations. Forthepackage dimensions with tolerances, seethe\nMechanical Data inSection 8.\n(3) Allorderable partnumbers intheZQW (MicroStar Junior BGA) package have been changed toa\nstatus ofLast Time Buy. Visit theProduct lifecycle page fordetails onthisstatus.Device Information(1)\nPART NUMBER PACKAGE BODY SIZE(2)\nMSP430FG4619IPZ LQFP (100) 14mm×14mm\nMSP430FG4619IZCA nFBGA (113) 7mm×7mm\nMSP430FG4619IZQW(3)MicroStar Junior ™BGA (113) 7mm×7mm\n1.4 Functional Block Diagram\nFigure 1-1shows thefunctional block diagram.\nFigure 1-1.Functional Block Diagram\n3MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Table ofContents Copyright ©2006 –2020, Texas Instruments IncorporatedTable ofContents\n1Device Overview ......................................... 1\n1.1 Features .............................................. 1\n1.2 Applications ........................................... 1\n1.3 Description ............................................ 1\n1.4 Functional Block Diagram ............................ 2\n2Revision History ......................................... 4\n3Device Comparison ..................................... 5\n4Terminal Configuration andFunctions .............. 6\n4.1 PinDiagrams ......................................... 6\n4.2 Signal Descriptions ................................... 8\n5Specifications ........................................... 14\n5.1 Absolute Maximum Ratings ........................ 14\n5.2 ESD Ratings ........................................ 14\n5.3 Recommended Operating Conditions ............... 14\n5.4 Supply Current IntoAVCC+DVCCExcluding\nExternal Current .................................... 16\n5.5 Thermal Characteristics ............................. 17\n5.6 Schmitt-Trigger Inputs –Ports P1toP10, RST/NMI,\nJTAG (TCK, TMS, TDI/TCLK,TDO/TDI) ............ 18\n5.7 Inputs Px.x, TAx, TBX............................... 18\n5.8 Leakage Current –Ports P1toP10................ 18\n5.9 Outputs –Ports P1toP10.......................... 18\n5.10 Output Frequency ................................... 19\n5.11 Typical Characteristics –Outputs ................... 20\n5.12 Wake-up Timing From LPM3....................... 21\n5.13 RAM................................................. 21\n5.14 LCD_A ............................................... 21\n5.15 Comparator_A ...................................... 22\n5.16 Typical Characteristics –Comparator_A ............ 23\n5.17 POR, BOR.......................................... 24\n5.18 SVS (Supply Voltage Supervisor andMonitor) ..... 25\n5.19 DCO................................................. 27\n5.20 Crystal Oscillator, LFXT1 Oscillator ................ 29\n5.21 Crystal Oscillator, XT2 Oscillator ................... 29\n5.22 USCI (UART Mode)................................. 29\n5.23 USCI (SPI Master Mode)............................ 30\n5.24 USCI (SPI Slave Mode)............................. 30\n5.25 USCI (I2CMode).................................... 33\n5.26 USART1 ............................................. 33\n5.27 12-Bit ADC, Power Supply andInput Range\nConditions .......................................... 34\n5.28 12-Bit ADC, External Reference ................... 34\n5.29 12-Bit ADC, Built-In Reference ...................... 355.30 12-Bit ADC, Timing Parameters .................... 37\n5.31 12-Bit ADC, Linearity Parameters ................... 37\n5.32 12-Bit ADC, Temperature Sensor andBuilt-In VMID...................................................... 38\n5.33 12-Bit DAC, Supply Specifications .................. 38\n5.34 12-Bit DAC, Linearity Specifications ................ 39\n5.35 12-Bit DAC, Output Specifications .................. 41\n5.36 12-Bit DAC, Reference Input Specifications ........ 41\n5.37 12-Bit DAC, Dynamic Specifications ................ 42\n5.38 12-Bit DAC, Dynamic Specifications Continued .... 43\n5.39 Operational Amplifier OA, Supply Specifications ...44\n5.40 Operational Amplifier OA,Input/Output\nSpecifications ........................................ 44\n5.41 Operational Amplifier OA, Dynamic Specifications .45\n5.42 Operational Amplifier OA, Typical Characteristics ..45\n5.43 Operational Amplifier OAFeedback Network,\nNoninverting Amplifier Mode (OAFCx =4).......... 46\n5.44 Operational Amplifier OAFeedback Network,\nInverting Amplifier Mode (OAFCx =6).............. 46\n5.45 Flash Memory (FG461x Devices Only)............. 47\n5.46 JTAG Interface ...................................... 47\n5.47 JTAG Fuse......................................... 47\n6Detailed Description ................................... 48\n6.1 CPU................................................. 48\n6.2 Instruction Set....................................... 49\n6.3 Operating Modes .................................... 50\n6.4 Interrupt Vector Addresses .......................... 51\n6.5 Special Function Registers (SFRs) ................. 52\n6.6 Memory Organization ............................... 54\n6.7 Bootstrap Loader (BSL)............................. 55\n6.8 Flash Memory ....................................... 55\n6.9 Peripherals .......................................... 55\n6.10 Input/Output Schematics ............................ 65\n7Device andDocumentation Support .............. 100\n7.1 Device Support ..................................... 100\n7.2 Documentation Support ............................ 103\n7.3 Related Links...................................... 103\n7.4 Community Resources ............................. 104\n7.5 Trademarks ........................................ 104\n7.6 Electrostatic Discharge Caution ................... 104\n7.7 Export Control Notice.............................. 104\n7.8 Glossary ............................................ 104\n8Mechanical, Packaging, andOrderable\nInformation ............................................. 105\n4MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Revision History Copyright ©2006 –2020, Texas Instruments Incorporated2Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from June 20,2015 toMay 4,2020 Page\n•Throughout thedocument, added theZCA package ............................................................................ 1\n•Changed thestatus ofallorderable partnumbers intheZQW package ..................................................... 2\nCopyright ©2006 –2020, Texas Instruments Incorporated Device Comparison\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG46165MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\n3Device Comparison\nTable 3-1summarizes theavailable family members.\n(1) Forthemost current device, package, andordering information forallavailable devices, seethePackage Option Addendum inSection 8,orseetheTIwebsite atwww.ti.com .\n(2) Package drawings, thermal data, andsymbolization areavailable atwww.ti.com/packaging .\n(3) Allorderable partnumbers intheZQW (MicroStar Junior BGA) package have been changed toastatus ofLast Time Buy. Visit theProduct lifecycle page fordetails onthisstatus.Table 3-1.Device Comparison(1)(2)\nDEVICEFLASH\n(KB)ROM\n(KB)RAM\n(KB)EEM Timer_A Timer_BADC12\n(Channels)OPAMPDAC12\n(Channels)COMP_A\n(Channels)USART USCI I/O PACKAGE\nMSP430FG4619 120 – 4 1 TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZCA 113\nZQW 113\nMSP430FG4618 116 – 8 1 TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZCA 113\nZQW 113\nMSP430FG4617 92 – 8 1 TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZCA 113\nZQW 113\nMSP430FG4616 92 – 4 1 TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZCA 113\nZQW 113\nMSP430CG4619 – 120 4 – TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZQW 113(3)\nMSP430CG4618 – 116 8 – TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZQW 113(3)\nMSP430CG4617 – 92 8 – TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZQW 113(3)\nMSP430CG4616 – 92 4 – TA3 TB7 12 3 2 2 1 A0,B0 80PZ100\nZQW 113(3)\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n767778798081828384858687888990919293949596979899100\n75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n5150494847464544434241403938373635343332313029282726\nP1.7/CA1P6.1/A1/OA0OP6.0/A0/OA0I0RST/NMI XT2INXT2OUT P1.3/TBOUTH/SVSOUTP1.4/TBCLK/SMCLKP1.5/TACLK/ACLKP1.6/CA0 P2.3/TB2P9,2/S15P9.1/S16P9.0/S17 P8.5/S20 P8.0/S25P7.7/S26P7.6/S27P7.5/S28P7.4/S29\nP7.2/UCA0SOMI/S31\nP4.7/UCA0RXD/S34P7.3/UCA0CLK/S30P1.0/TA0TDI/TCLK\nTDO/TDIP8.4/S21\nSS1DV P6.2/A2/OA0I1\nP1.2/TA1P8.1/S24\nP4.6/UCA0TXD/S35DVCC1\nP6.3/A3/OA1O\nP6.4/A4/OA1I0\nP6.5/A5/OA2O\nP6.6/A6/DAC0/OA2I0\nP6.7/A7/DAC1/SVSIN\nVREF+\nXIN\nXOUT\nVeREF+/DAC0\nVREF-/VeREF-\nP5.1/S0/A12/DAC1\nP5.0/S1/A13/OA1I1\nP10.7/S2/A14/OA2I1\nP10.6/S3/A15\nP10.5/S4\nP10.4/S5\nP10.3/S6\nP10.2/S7\nP10.1/S8\nP10.0/S9\nP9.7/S10\nP9.6/S11\nP9.5/S12\nP9.4/S13P2.4/UCA0TXD\nP2.5/UCA0RXD\nP2.6/CAOUT\nP2.7/ADC12CLK/DMAE0\nP3.0/UCB0STE\nP3.1/UCB0SIMO/UCB0SDA\nP3.2/UCB0SOMI/UCB0SCL\nP3.3/UCB0CLK\nP3.4/TB3\nP3.5/TB4\nP3.6/TB5\nP3.7/TB6\nP4.0/UTXD1\nP4.1/URXD1\nDVSS2\nDVCC2\nLCDCAP/R33\nP5.7/R23\nP5.6/LCDREF/R13\nP5.5/R03\nP5.4/COM3\nP5.3/COM2\nP5.2/COM1\nCOM0\nP4.2/STE1/S39P8.6/S19 P8.3/S22P8.2/S23\nP7.0/UCA0STE/S33P7.1/UCA0SIMO/S32\nP4.5/UCLK1/S36\nP4.4/SOMI1/S37P4.3/SIMO1/S38CCAV\nSSAV\nTCKTMS\nP1.1/TA0/MCLK\nP2.0/TA2P2.1/TB0P2.2/TB1\nP9.3/S14 P8.7/S18\n6MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments Incorporated4Terminal Configuration andFunctions\n4.1 PinDiagrams\nFigure 4-1shows thepinout forthe100-pin PZpackage.\nFigure 4-1.100-Pin PZPackage (Top View)\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\n1 2 3 4 5 6 7 8 9 10 11 12DVCC1\nP6.3\nP6.6\nXIN\nXOUT\nP5.1\nP10.6\nP10.3\nP10.0\nP9.5\nP9.4\nN/AAVCC\nP6.4\nP6.5\nVREF+\nVeREF+\nP5.0\nP10.5\nP10.2\nP9.7\nP9.2\nN/A\nP9.3AVSS\nDVSS1\nP6.7\nP9.1\nP9.0P6.0\nP6.2\nN/A\nVREF–\nP10.4\nP9.6\nP8.7\nN/A\nP8.6\nP8.5TCK\nRST\nP6.1\nP10.7\nP10.1\nP8.4\nP8.1\nP8.0\nP8.3\nP8.2TDO\nXT2IN\nTDI\nTMS\nP7.3\nP7.5\nP7.6\nP7.7P1.0\nXT2OUT\nP1.2\nP1.1\nP4.4\nP4.7\nP7.2\nP7.4P1.3\nP1.4\nP2.1\nP2.2\nN/A\nN/A\nN/A\nP5.3\nP7.0\nP7.1P1.6\nP1.5\nN/A\nP2.7\nP3.2\nP3.5\nP4.0\nN/A\nP4.5\nP4.6P2.0\nP1.7\nCOM0\nP4.3P2.3\nN/A\nP2.5\nP3.0\nP3.3\nP3.6\nP4.1\nLCDCAP\nP5.7\nP5.5\nN/A\nP4.2N/A\nP2.4\nP2.6\nP3.1\nP3.4\nP3.7\nDVSS2\nDVCC2\nP5.6\nP5.4\nP5.2\nN/A\n7MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 4-2shows thepinout forthe113-pin ZCA and ZQW packages. This figure shows only thedefault\npinassignments; forallpinassignments, seeTable 4-1.\nN/A=NotAssigned. Allunassigned balllocations ontheZCA orZQW package should beelectrically tiedtothe\nground supply. Theshortest ground return path tothedevice should beestablished toballlocation B3,DVSS1.\nFigure 4-2.113-Pin ZCA andZQW Packages (Top View)\n8MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments Incorporated(1) Segments S0through S3aredisabled when theLCD charge pump feature isenabled (LCDCPEN =1)and, therefore, cannot beused\ntogether with theLCD charge pump. OntheMSP430xG461x devices only, S0through S3arealso disabled ifVLCDEXT =1.This\nsetting istypically used toapply anexternal LCD voltage supply totheLCDCAP terminal. Forthese devices, setLCDCPEN =0,\nVLCDEXT =0,andVLCDx >0toenable anexternal LCD voltage supply tobeapplied totheLCDCAP terminal.4.2 Signal Descriptions\nTable 4-1describes thesignals foralldevice variants andpackage options.\nTable 4-1.Signal Descriptions\nSIGNAL NAMEPINNO.\nI/O DESCRIPTION\nPZZCA,\nZQW\nDVCC1 1 A1 Digital supply voltage, positive terminal\nP6.3\n2 B1 I/OGeneral-purpose digital I/O\nA3 Analog input A3for12-bit ADC\nOA1O OA1 output\nP6.4\n3 B2 I/OGeneral-purpose digital I/O\nA4 Analog input A4for12-bit ADC\nOA1I0 OA1 input multiplexer on+terminal and–terminal\nP6.5\n4 C2 I/OGeneral-purpose digital I/O\nA5 Analog input A5for12-bit ADC\nOA2O OA2 output\nP6.6\n5 C1 I/OGeneral-purpose digital I/O\nA6 Analog input A6for12-bit ADC\nDAC0 DAC12.0 output\nOA2I0 OA2 input multiplexer on+terminal and–terminal\nP6.7\n6 C3 I/OGeneral-purpose digital I/O\nA7 Analog input A7for12-bit ADC\nDAC1 DAC12.1 output\nSVSIN Analog input tobrownout, supply voltage supervisor\nVREF+ 7 D2 O Output ofpositive terminal ofthereference voltage intheADC\nXIN 8 D1 I Input portforcrystal oscillator XT1. Standard orwatch crystals canbeconnected.\nXOUT 9 E1 O Output terminal ofcrystal oscillator XT1\nVeREF+10 E2 I/OInput foranexternal reference voltage totheADC\nDAC0 DAC12.0 output\nVREF11 E4 IInternal reference voltage, negative terminal fortheADC reference voltage\nVeREF– External applied reference voltage, negative terminal fortheADC reference voltage\nP5.1\n12 F1 I/OGeneral-purpose digital I/O\nS0(1)LCD segment output 0\nA12 Analog input A12 for12-bit ADC\nDAC1 DAC12.1 output\nP5.0\n13 F2 I/OGeneral-purpose digital I/O\nS1(1)LCD segment output 1\nA13 Analog input A13 for12-bit ADC\nOA1I1 OA1 input multiplexer on+terminal and–terminal\nP10.7\n14 E5 I/OGeneral-purpose digital I/O\nS2(1)LCD segment output 2\nA14 Analog input A14 for12-bit ADC\nOA2I1 OA2 input multiplexer on+terminal and–terminal\nP10.6\n15 G1 I/OGeneral-purpose digital I/O\nS3(1)LCD segment output 3\nA15 Analog input A15 to12-bit ADC\n9MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nSIGNAL NAMEPINNO.\nI/O DESCRIPTION\nPZZCA,\nZQW\nP10.5\n16 G2 I/OGeneral-purpose digital I/O\nS4 LCD segment output 4\nP10.4\n17 F4 I/OGeneral-purpose digital I/O\nS5 LCD segment output 5\nP10.3\n18 H1 I/OGeneral-purpose digital I/O\nS6 LCD segment output 6\nP10.2\n19 H2 I/OGeneral-purpose digital I/O\nS7 LCD segment output 7\nP10.1\n20 F5 I/OGeneral-purpose digital I/O\nS8 LCD segment output 8\nP10.0\n21 J1 I/OGeneral-purpose digital I/O\nS9 LCD segment output 9\nP9.7\n22 J2 I/OGeneral-purpose digital I/O\nS10 LCD segment output 10\nP9.6\n23 G4 I/OGeneral-purpose digital I/O\nS11 LCD segment output 11\nP9.5\n24 K1 I/OGeneral-purpose digital I/O\nS12 LCD segment output 12\nP9.4\n25 L1 I/OGeneral-purpose digital I/O\nS13 LCD segment output 13\nP9.3\n26 M2 I/OGeneral-purpose digital I/O\nS14 LCD segment output 14\nP9.2\n27 K2 I/OGeneral-purpose digital I/O\nS15 LCD segment output 15\nP9.1\n28 L3 I/OGeneral-purpose digital I/O\nS16 LCD segment output 16\nP9.0\n29 M3 I/OGeneral-purpose digital I/O\nS17 LCD segment output 17\nP8.7\n30 H4 I/OGeneral-purpose digital I/O\nS18 LCD segment output 18\nP8.6\n31 L4 I/OGeneral-purpose digital I/O\nS19 LCD segment output 19\nP8.5\n32 M4 I/OGeneral-purpose digital I/O\nS20 LCD segment output 20\nP8.4\n33 G5 I/OGeneral-purpose digital I/O\nS21 LCD segment output 21\nP8.3\n34 L5 I/OGeneral-purpose digital I/O\nS22 LCD segment output 22\nP8.2\n35 M5 I/OGeneral-purpose digital I/O\nS23 LCD segment output 23\nP8.1\n36 H5 I/OGeneral-purpose digital I/O\nS24 LCD segment output 24\nP8.0\n37 J5 I/OGeneral-purpose digital I/O\nS25 LCD segment output 25\nP7.7\n38 M6 I/OGeneral-purpose digital I/O\nS26 LCD segment output 26\n10MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nSIGNAL NAMEPINNO.\nI/O DESCRIPTION\nPZZCA,\nZQW\nP7.6\n39 L6 I/OGeneral-purpose digital I/O\nS27 LCD segment output 27\nP7.5\n40 J6 I/OGeneral-purpose digital I/O\nS28 LCD segment output 28\nP7.4\n41 M7 I/OGeneral-purpose digital I/O\nS29 LCD segment output 29\nP7.3\n42 H6 I/OGeneral-purpose digital I/O\nUCA0CLK External clock input –USCI_A0 inUART orSPImode,\nClock output –USCI_A0 inSPImode\nS30 LCD segment 30\nP7.2\n43 L7 I/OGeneral-purpose digital I/O\nUCA0SOMI Slave out/master inofUSCI_A0 inSPImode\nS31 LCD segment output 31\nP7.1\n44 M8 I/OGeneral-purpose digital I/O\nUCA0SIMO Slave in/master outofUSCI_A0 inSPImode\nS32 LCD segment output 32\nP7.0\n45 L8 I/OGeneral-purpose digital I/O\nUCA0STE Slave transmit enable –USCI_A0 inSPImode\nS33 LCD segment output 33\nP4.7\n46 J7 I/OGeneral-purpose digital I/O\nUCA0RXD Receive data in–USCI_A0 inUART orIrDA mode\nS34 LCD segment output 34\nP4.6\n47 M9 I/OGeneral-purpose digital I/O\nUCA0TXD Transmit data out–USCI_A0 inUART orIrDA mode\nS35 LCD segment output 35\nP4.5\n48 L9 I/OGeneral-purpose digital I/O\nUCLK1 External clock input –USART1 inUART orSPImode,\nClock output –USART1 inSPIMODE\nS36 LCD segment output 36\nP4.4\n49 H7 I/OGeneral-purpose digital I/O\nSOMI1 Slave out/master inofUSART1 inSPImode\nS37 LCD segment output 37\nP4.3\n50 M10 I/OGeneral-purpose digital I/O\nSIMO1 Slave in/master outofUSART1 inSPImode\nS38 LCD segment output 38\nP4.2\n51 M11 I/OGeneral-purpose digital I/O\nSTE1 Slave transmit enable –USART1 inSPImode\nS39 LCD segment output 39\nCOM0 52 L10 O Common output, COM0 forLCD backplanes\nP5.2\n53 L12 I/OGeneral-purpose digital I/O\nCOM1 Common output, COM1 forLCD backplanes\nP5.3\n54 J8 I/OGeneral-purpose digital I/O\nCOM2 Common output, COM2 forLCD backplanes\nP5.4\n55 K12 I/OGeneral-purpose digital I/O\nCOM3 Common output, COM3 forLCD backplanes\n11MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nSIGNAL NAMEPINNO.\nI/O DESCRIPTION\nPZZCA,\nZQW\nP5.5\n56 K11 I/OGeneral-purpose digital I/O\nR03 Input portoflowest analog LCD level (V5)\nP5.6\n57 J12 I/OGeneral-purpose digital I/O\nLCDREF External reference voltage input forregulated LCD voltage\nR13 Input portofthird most positive analog LCD level (V4orV3)\nP5.7\n58 J11 I/OGeneral-purpose digital I/O\nR23 Input portofsecond most positive analog LCD level (V2)\nLCDCAP\n59 H11 ILCD capacitor connection\nR33 Input/output portofmost positive analog LCD level (V1)\nDVCC2 60 H12 Digital supply voltage, positive terminal\nDVSS2 61 G12 Digital supply voltage, negative terminal\nP4.1\n62 G11 I/OGeneral-purpose digital I/O\nURXD1 Receive data in–USART1 inUART mode\nP4.0\n63 H9 I/OGeneral-purpose digital I/O\nUTXD1 Transmit data out–USART1 inUART mode\nP3.7\n64 F12 I/OGeneral-purpose digital I/O\nTB6 Timer_B7 CCR6. Capture: CCI6A/CCI6B input, compare: Out6 output\nP3.6\n65 F11 I/OGeneral-purpose digital I/O\nTB5 Timer_B7 CCR5. Capture: CCI5A/CCI5B input, compare: Out5 output\nP3.5\n66 G9 I/OGeneral-purpose digital I/O\nTB4 Timer_B7 CCR4. Capture: CCI4A/CCI4B input, compare: Out4 output\nP3.4\n67 E12 I/OGeneral-purpose digital I/O\nTB3 Timer_B7 CCR3. Capture: CCI3A/CCI3B input, compare: Out3 output\nP3.3\n68 E11 I/OGeneral-purpose digital I/O\nUCB0CLK External clock input –USCI_B0 inUART orSPImode,\nClock output –USCI_B0 inSPImode\nP3.2\n69 F9 I/OGeneral-purpose digital I/O\nUCB0SOMI Slave out/master inofUSCI_B0 inSPImode\nUCB0SCL I2Cclock –USCI_B0 inI2Cmode\nP3.1\n70 D12 I/OGeneral-purpose digital I/O\nUCB0SIMO Slave in/master outofUSCI_B0 inSPImode\nUCB0SDA I2Cdata –USCI_B0 inI2Cmode\nP3.0\n71 D11 I/OGeneral-purpose digital I/O\nUCB0STE Slave transmit enable –USCI_B0 inSPImode\nP2.7\n72 E9 I/OGeneral-purpose digital I/O\nADC12CLK Conversion clock for12-bit ADC\nDMAE0 DMA channel 0external trigger\nP2.6\n73 C12 I/OGeneral-purpose digital I/O\nCAOUT Comparator_A output\nP2.5\n74 C11 I/OGeneral-purpose digital I/O\nUCA0RXD Receive data in–USCI_A0 inUART orIrDA mode\nP2.4\n75 B12 I/OGeneral-purpose digital I/O\nUCA0TXD Transmit data out–USCI_A0 inUART orIrDA mode\nP2.3\n76 A11 I/OGeneral-purpose digital I/O\nTB2 Timer_B7 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output\n12MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nSIGNAL NAMEPINNO.\nI/O DESCRIPTION\nPZZCA,\nZQW\nP2.2\n77 E8 I/OGeneral-purpose digital I/O\nTB1 Timer_B7 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output\nP2.1\n78 D8 I/OGeneral-purpose digital I/O\nTB0 Timer_B7 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output\nP2.0\n79 A10 I/OGeneral-purpose digital I/O\nTA2 Timer_A Capture: CCI2A input, compare: Out2 output\nP1.7\n80 B10 I/OGeneral-purpose digital I/O\nCA1 Comparator_A input\nP1.6\n81 A9 I/OGeneral-purpose digital I/O\nCA0 Comparator_A input\nP1.5\n82 B9 I/OGeneral-purpose digital I/O\nTACLK Timer_A, clock signal TACLK input\nACLK ACLK output (divided by1,2,4,or8)\nP1.4\n83 B8 I/OGeneral-purpose digital I/O\nTBCLK Input clock TBCLK –Timer_B7\nSMCLK Submain system clock SMCLK output\nP1.3\n84 A8 I/OGeneral-purpose digital I/O\nTBOUTH Switch allPWM digital output ports tohigh impedance –Timer_B7 TB0 toTB6\nSVSOUT SVS: output ofSVS comparator\nP1.2\n85 D7 I/OGeneral-purpose digital I/O\nTA1 Timer_A, Capture: CCI1A input, compare: Out1 output\nP1.1\n86 E7 I/OGeneral-purpose digital I/O\nTA0 Timer_A. Capture: CCI0B input. Note: TA0 isonly aninput onthispin.BSL receive.\nMCLK MCLK output\nP1.0\n87 A7 I/OGeneral-purpose digital I/O\nTA0 Timer_A. Capture: CCI0A input, compare: Out0 output. BSL transmit.\nXT2OUT 88 B7 O Output terminal ofcrystal oscillator XT2\nXT2IN 89 B6 I Input portforcrystal oscillator XT2. Only standard crystals canbeconnected.\nTDO\n90 A6 I/OTest data output port. TDO/TDI data output.\nTDI Programming data input terminal\nTDI\n91 D6 ITest data input\nTCLK Test clock input. Thedevice protection fuse isconnected toTDI/TCLK.\nTMS 92 E6 I Test mode select. TMS isused asaninput portfordevice programming andtest.\nTCK 93 A5 I Test clock. TCK istheclock input portfordevice programming andtest.\nRST\n94 B5 IReset input\nNMI Nonmaskable interrupt input port\nP6.0\n95 A4 I/OGeneral-purpose digital I/O\nA0 Analog input A0for12-bit ADC\nOA0I0 OA0 input multiplexer on+terminal and–terminal\nP6.1\n96 D5 I/OGeneral-purpose digital I/O\nA1 Analog input A1for12-bit ADC\nOA0O OA0 output\nP6.2\n97 B4 I/OGeneral-purpose digital I/O\nA2 Analog input A2for12-bit ADC\nOA0I1 OA0 input multiplexer on+terminal and–terminal\n13MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Terminal Configuration andFunctions Copyright ©2006 –2020, Texas Instruments IncorporatedTable 4-1.Signal Descriptions (continued)\nSIGNAL NAMEPINNO.\nI/O DESCRIPTION\nPZZCA,\nZQW\nAVSS 98 A3Analog supply voltage, negative terminal. Supplies SVS, brownout, oscillator,\nComparator_A, port1\nDVSS1 99 B3 Digital supply voltage, negative terminal\nAVCC 100 A2Analog supply voltage, positive terminal. Supplies SVS, brownout, oscillator,\nComparator_A, port1.Donotpower upbefore powering DVCC1andDVCC2.\nNotAssigned –A12,\nB11, D4,\nD9,F8,\nG8,H8,\nJ4,J9,\nL2,L11,\nM1,M12–Allunassigned balllocations ontheZCA andZQW packages should beelectrically tiedto\ntheground supply. Theshortest ground return path tothedevice should beestablished to\nballlocation B3,DVSS1.\n14MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arereferenced toVSS.The JTAG fuse-blow voltage, VFB,isallowed toexceed theabsolute maximum rating. Thevoltage is\napplied totheTDI/TCLK pinwhen blowing theJTAG fuse.5Specifications\n5.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVoltage applied atVCCtoVSS –0.3 4.1 V\nVoltage applied toanypin(2)–0.3 VCC+0.3 V\nDiode current atanydevice terminal ±2 mA\nStorage temperature, TstgUnprogrammed device –55 105\n°C\nProgrammed device –40 85\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Pins listed as\n±1000 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Pins listed as±250V\nmay actually have higher performance.5.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±250\n(1) TIrecommends powering AVCCandDVCCfrom thesame source. Amaximum difference of0.3Vbetween AVCCandDVCCcanbe\ntolerated during power upandoperation.\n(2) Theminimum operating supply voltage isdefined according tothetrippoint where POR isgoing active bydecreasing thesupply\nvoltage. POR isgoing inactive when thesupply voltage israised above theminimum supply voltage plus thehysteresis oftheSVS\ncircuitry.\n(3) InLFmode, theLFXT1 oscillator requires awatch crystal. InXT1 mode, LFXT1 accepts aceramic resonator oracrystal.5.3 Recommended Operating Conditions\nTypical values arespecified atVCC=3.3VandTA=25°C(unless otherwise noted)\nMIN NOM MAX UNIT\nVCC Supply voltageDuring program execution(1)\n(AV CC=DVCC1/2 =VCC)1.8 3.6\nVDuring flash memory programming (FG461x)\n(AV CC=DVCC1/2 =VCC)(1) 2.7 3.6\nDuring program execution, SVS enabled andPORON =1(1)\n(AV CC=DVCC1/2 =VCC)(2) 2 3.6\nVSS Supply voltage (AV SS=DVSS1/2 =VSS) 0 0 V\nTA Operating free-air temperature range –40 85 °C\nf(LFXT1) Crystal frequency(3)LFselected, XTS_FLL =0(3)Watch crystal 32.768\nkHz XT1 selected, XTS_FLL =1 Ceramic resonator 450 8000\nXT1 selected, XTS_FLL =1 Crystal 1000 8000\nf(XT2) Crystal frequencyCeramic resonator 450 8000\nkHz\nCrystal 1000 8000\nf(System) Processor frequency (signal MCLK)VCC=1.8V DC 3\nMHz VCC=2.0V DC 4.6\nVCC=3.6V DC 8\n1.8 3.6 2.7 33.0 MHz8.0 MHz\nSupply Voltage (V)Supply voltage range, MSP430FG461x,\nduring flash memory programmingSupply voltage range,\nMSP430xG461x, during\nprogram execution\n2.04.6 MHzf (MHz)System\n15MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-1.Frequency vsSupply Voltage\n16MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Timer_B isclocked byf(DCOCLK) =f(DCO) =1MHz. Allinputs aretiedto0VortoVCC.Outputs donotsource orsink anycurrent.\n(2) Current forbrownout included.\n(3) Allinputs aretiedto0VortoVCC.Outputs donotsource orsink anycurrent.\n(4) TheLPM3 currents arecharacterized with aMicro Crystal CC4V-T1A (9pF)crystal andOSCCAPx =1h.5.4 Supply Current IntoAVCC+DVCCExcluding External Current\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nI(AM)Active mode(1)(2)\nf(MCLK) =f(SMCLK) =1MHz,\nf(ACLK) =32768 Hz,\nXTS =0,SELM =(0,1),\n(FG461x: program executes from flash)CG461x TA=–40°Cto85°CVCC=2.2V 280 370\nµAVCC=3V 470 580\nFG461x TA=–40°Cto85°CVCC=2.2V 400 480\nVCC=3V 600 740\nI(LPM0) Low power mode (LPM0)(1)(2)TA=–40°Cto85°CVCC=2.2V 45 70\nµA\nVCC=3V 75 110\nI(LPM2)Low-power mode (LPM2),\nf(MCLK) =f(SMCLK) =0MHz,\nf(ACLK) =32768 Hz,SCG0 =0(3)(2)TA=–40°Cto85°CVCC=2.2V 11 20\nµA\nVCC=3V 17 24\nI(LPM3)Low-power mode (LPM3),\nf(MCLK) =f(SMCLK) =0MHz,\nf(ACLK) =32768 Hz,SCG0 =1,\nBasic Timer1 enabled, ACLK selected,\nLCD_A enabled, LCDCPEN =0,\n(static mode, fLCD=f(ACLK) /32)(3)(4)(2)TA=–40°C\nVCC=2.2V1.3 4.0\nµATA=25°C 1.3 4.0\nTA=60°C 2.22 6.5\nTA=85°C 6.5 15.0\nTA=–40°C\nVCC=3V1.9 5.0\nTA=25°C 1.9 5.0\nTA=60°C 2.5 7.5\nTA=85°C 7.5 18.0\nI(LPM3)Low-power mode (LPM3),\nf(MCLK) =f(SMCLK) =0MHz,\nf(ACLK) =32768 Hz,SCG0 =1,\nBasic Timer1 enabled, ACLK selected,\nLCD_A enabled, LCDCPEN =0,\n(4-mux mode; fLCD=f(ACLK) /32)(3)(4)(2)TA=–40°C\nVCC=2.2V1.5 5.5\nµATA=25°C 1.5 5.5\nTA=60°C 2.8 7.0\nTA=85°C 7.2 17.0\nTA=–40°C\nVCC=3V2.5 6.5\nTA=25°C 2.5 6.5\nTA=60°C 3.2 8.0\nTA=85°C 8.5 20.0\nI(LPM4)Low-power mode (LPM4),\nf(MCLK) =0MHz, f(SMCLK) =0MHz,\nf(ACLK) =0Hz,SCG0 =1(3)(2)TA=–40°C\nVCC=2.2V0.13 1.0\nµATA=25°C 0.22 1.0\nTA=60°C 0.9 2.5\nTA=85°C 4.3 12.5\nTA=–40°C\nVCC=3V0.13 1.6\nTA=25°C 0.3 1.6\nTA=60°C 1.1 3.0\nTA=85°C 5.0 15.0\nCurrent consumption ofactive mode versus system frequency, FGversion:\nI(AM)=I(AM) [1MHz]×f(System) [MHz]\nCurrent consumption ofactive mode versus supply voltage, FGversion:\nI(AM)=I(AM) [3V]+200µA/V×(VCC–3V)\n17MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, High-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(2) Thejunction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(3) Thejunction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.5.5 Thermal Characteristics\nPARAMETER PACKAGE VALUE UNIT\nθJA Junction-to-ambient thermal resistance, stillair(1)\nZQW (BGA)42 °C/W\nθJC,TOP Junction-to-case (top) thermal resistance(2)10 °C/W\nθJB Junction-to-board thermal resistance(3)12 °C/W\nΨJB Junction-to-board thermal characterization parameter 12 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.3 °C/W\nθJA Junction-to-ambient thermal resistance, stillair(1)\nPZ(PQFP-100)43.5 °C/W\nθJC,TOP Junction-to-case (top) thermal resistance(2)6.2 °C/W\nθJB Junction-to-board thermal resistance(3)21.8 °C/W\nΨJB Junction-to-board thermal characterization parameter 21.2 °C/W\nΨJT Junction-to-top thermal characterization parameter 0.2 °C/W\n18MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.6 Schmitt-Trigger Inputs –Ports P1toP10, RST/NMI, JTAG (TCK, TMS, TDI/TCLK,TDO/TDI)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVIT+ Positive-going input threshold voltageVCC=2.2V 1.1 1.55\nV\nVCC=3V 1.5 1.98\nVIT– Negative-going input threshold voltageVCC=2.2V 0.4 0.9\nV\nVCC=3V 0.9 1.3\nVhys Input voltage hysteresis (VIT+–VIT–)VCC=2.2V 0.3 1.1\nV\nVCC=3V 0.5 1\n(1) Theexternal signal sets theinterrupt flagevery time theminimum t(int)parameters aremet. Itmay beseteven with trigger signals\nshorter than t(int).5.7 Inputs Px.x, TAx, TBX\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nt(int) External interrupt timingPort P1,P2:P1.x toP2.x, external trigger signal\nfortheinterrupt flag(1)2.2V 62\nns\n3V 50\nt(cap) Timer_A, Timer_B capture timingTA0, TA1, TA2\nTB0, TB1, TB2, TB3, TB4, TB5, TB62.2V 62\nns\n3V 50\nf(TAext) Timer_A orTimer_B clock frequency\nexternally applied topinTACLK, TBCLK\nINCLK t(H)=t(L)2.2V 8\nMHz\nf(TBext) 3V 10\nf(TAint)Timer AorTimer Bclock frequency SMCLK orACLK signal selected2.2V 8\nMHz\nf(TBint) 3V 10\n(1) Theleakage current ismeasured with VSSorVCCapplied tothecorresponding pins, unless otherwise noted.\n(2) Theportpinmust beselected asinput.5.8 Leakage Current –Ports P1toP10(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nIlkg(Px.y) Leakage current, Port PxV(Px.y)(2)\n(1≤×≤10,0≤y≤7)VCC=2.2V,3V ±50 nA\n(1) Themaximum total current, IOH(max) andIOL(max) ,foralloutputs combined, should notexceed ±12mAtosatisfy themaximum specified\nvoltage drop.\n(2) Themaximum total current, IOH(max) andIOL(max) ,foralloutputs combined, should notexceed ±48mAtosatisfy themaximum specified\nvoltage drop.5.9 Outputs –Ports P1toP10\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVOH High-level output voltageIOH(max) =–1.5mA, VCC=2.2V(1)VCC–0.25 VCC\nVIOH(max) =–6mA, VCC=2.2V(2)VCC–0.6 VCC\nIOH(max) =–1.5mA, VCC=3V(1)VCC–0.25 VCC\nIOH(max) =–6mA, VCC=3V(2)VCC–0.6 VCC\nVOL Low-level output voltageIOL(max) =1.5mA, VCC=2.2V(1)VSS VSS+0.25\nVIOL(max) =6mA, VCC=2.2V(2)VSS VSS+0.6\nIOL(max) =1.5mA, VCC=3V(1)VSS VSS+0.25\nIOL(max) =6mA, VCC=3V(2)VSS VSS+0.6\n19MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.10 Output Frequency\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nf(Px.y) (1≤×≤10,0≤y≤7) CL=20F,IL=±1.5mAVCC=2.2V DC 10\nMHz\nVCC=3V DC 12\nf(MCLK)\nf(SMCLK)P1.1/TA0/MCLK\nP1.4/TBCLK/SMCLK CL=20pFVCC=2.2V 10\nMHz\nf(ACLK) P1.5/TACLK/ACLK VCC=3V DC 12\nt(Xdc)Duty cycle ofoutput\nfrequencyP1.5/TACLK/ACLK,\nCL=20pF,VCC=2.2V,3Vf(ACLK) =f(LFXT1) =f(XT1) 40% 60%\nf(ACLK) =f(LFXT1) =f(LF) 30% 70%\nf(ACLK) =f(LFXT1) 50%\nP1.1/TA0/MCLK,\nCL=20pF,VCC=2.2V,3Vf(MCLK) =f(XT1) 40% 60%\nf(MCLK) =f(DCOCLK)50% –\n15ns50%50%+\n15ns\nP1.4/TBCLK/SMCLK,\nCL=20pF,VCC=2.2V,3Vf(SMCLK) =f(XT2) 40% 60%\nf(SMCLK) =f(DCOCLK)50% –\n15ns50%50% +\n15ns\n/UNIe8500.0\n/c455.0\n/c4510.0\n/c4515.0\n/c4520.0\n/c4525.0\n0.0 0.5 1.0 1.5 2.0 2.5T =□25 CA /c176T =□85 CA /c176V =□2.2□V\nP2.0CC\nV High-Level□Output□Voltage VOH/c45 /c45I -□typical□High-Level□Output□Current□-□mAOH\n0.0\n/c4510.0\n/c4520.0\n/c4530.0\n/c4540.0\n/c4550.0I Typical□High-Level□Output□Curren mAOH/c45/c45\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5\nV High-Level□Output□Voltage VOH/c45 /c45T =□25 CA /c176T =□85 CA /c176V =□3□V\nP2.0CC\n25.0\n20.0\n15.0\n10.0\n5.0\n0.0\n0.0 0.5 1.0 1.5 2.0 2.5\nV Low-Level□Output□Voltage VOL– –V =□2.2□V\nP2.0CC T =□25 CA /c176\nT =□85 CA /c176\nI -□Typical□Low-Level□Output□Current□-□mAOL\n50.0\n40.0\n30.0\n20.0\n10.0\n0.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5\nV Low-Level□Output□Voltage VOL/c45 /c45I Typical□Low-Level□Output□Current mAOL/c45/c45V =□3□V\nP2.0CCT =□25 CA /c176\nT =□85 CA /c176\n20MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.11 Typical Characteristics –Outputs\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nFigure 5-2.Typical Low-Level Output Current vsTypical Low-\nLevel Output CurrentFigure 5-3.Typical Low-Level Output Current vsTypical Low-\nLevel Output Current\nFigure 5-4.Typical High-Level Output Current vsTypical High-\nLevel Output CurrentFigure 5-5.Typical High-Level Output Current vsTypical High-\nLevel Output Current\n21MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.12 Wake-up Timing From LPM3\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntd(LPM3) Delay timef=1MHz\nVCC=2.2V,3V6\nµs f=2MHz 6\nf=3MHz 6\n(1) This parameter defines theminimum supply voltage when thedata inprogram memory RAM remain unchanged. Noprogram execution\nshould take place during thissupply voltage condition.5.13 RAM\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVRAMh CPU halted(1)1.6 V\n(1) Refer tothesupply current specifications I(LPM3) foradditional current specifications with theLCD_A module active.\n(2) Connecting anactual display increases thecurrent consumption depending onthesize oftheLCD.\n(3) Enabling theinternal charge pump with anexternal capacitor smaller than theminimum specified might damage thedevice.\n(4) Segments S0through S3aredisabled when theLCD charge pump feature isenabled (LCDCPEN =1)and, therefore, cannot beused\ntogether with theLCD charge pump. OntheMSP430xG461x devices only, S0through S3arealso disabled ifVLCDEXT =1.This\nsetting istypically used toapply anexternal LCD voltage supply totheLCDCAP terminal. Forthese devices, setLCDCPEN =0,\nVLCDEXT =0,andVLCDx >0toenable anexternal LCD voltage supply tobeapplied totheLCDCAP terminal.5.14 LCD_A\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC(LCD) Supply voltage(1) Charge pump enabled\n(LCDCPEN =1,VLCDx >0000)2.2 3.6 V\nICC(LCD) Supply current(1)VLCD(typ) =3V,LCDCPEN =1,\nVLCDx= 1000, allsegments on,fLCD=fACLK/32,\nnoLCD connected(2),TA=25°C2.2V 3 µA\nCLCD Capacitor onLCDCAP(3)(4) Charge pump enabled\n(LCDCPEN =1,VLCDx >0000)4.7 µF\nfLCD LCD frequency 1.1 kHz\nVLCD LCD voltage(4)VLCDx =0000 VCC\nVVLCDx =0001 2.60\nVLCDx =0010 2.66\nVLCDx =0011 2.72\nVLCDx =0100 2.78\nVLCDx =0101 2.84\nVLCDx =0110 2.90\nVLCDx =0111 2.96\nVLCDx =1000 3.02\nVLCDx =1001 3.08\nVLCDx =1010 3.14\nVLCDx =1011 3.20\nVLCDx =1100 3.26\nVLCDx =1101 3.32\nVLCDx =1110 3.38\nVLCDx =1111 3.44 3.60\nRLCDLCD driver output impedanceVLCD=3V,CPEN =1,\nVLCDx =1000, ILOAD =±10µΑ2.2V 10 kΩ\nVoltage□@□0.5□V nodeCC\nVCC\nVoltage□@□0.25□V nodeCC\nVCC\n22MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Theleakage current fortheComparator_A terminals isidentical toIlkg(Px.x) specification.\n(2) Theinput offset voltage canbecancelled byusing theCAEX bittoinvert theComparator_A inputs onsuccessive measurements. The\ntwosuccessive measurements arethen summed together.5.15 Comparator_A(1)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nI(CC) CAON =1,CARSEL =0,CAREF =02.2V 25 40\nµA\n3V 45 60\nI(Refladder/RefDiode)CAON =1,CARSEL =0,CAREF =(1,2,3),\nNoload atP1.6/CA0 andP1.7/CA12.2V 30 50\nµA\n3V 45 71\nV(Ref025)PCA0 =1,CARSEL =1,CAREF =1,\nNoload atP1.6/CA0 andP1.7/CA12.2V,3V 0.23 0.24 0.25\nV(Ref050)PCA0 =1,CARSEL =1,CAREF =2,\nNoload atP1.6/CA0 andP1.7/CA12.2V,3V 0.47 0.48 0.5\nV(RefVT)PCA0 =1,CARSEL =1,CAREF =3,\nNoload atP1.6/CA0 andP1.7/CA1,\nTA=85°C2.2V 390 480 540\nmV\n3V 400 490 550\nVICCommon-mode input\nvoltage rangeCAON =1 2.2V,3V 0 VCC–1 V\nVp–VS Offset voltage(2)2.2V,3V –30 30 mV\nVhys Input hysteresis CAON =1 2.2V,3V 0 0.7 1.4 mV\nt(response LH)TA=25°C,\nOverdrive 10mV, without filter: CAF =02.2V 160 210 300\nns\n3V 80 150 240\nTA=25°C,\nOverdrive 10mV, without filter: CAF =12.2V 1.4 1.9 3.4\nµs\n3V 0.9 1.5 2.6\nt(response HL) TA=25°C,\nOverdrive 10mV, without filter: CAF =02.2V 130 210 300\nns\n3V 80 150 240\nTA=25°C,\nOverdrive 10mV, without filter: CAF =12.2V 1.4 1.9 3.4\nµs\n3V 0.9 1.5 2.6\nOverdriveVCAOUT\nt(response) V+V-\n400□mV\n_+CAON\n0\n1V+0\n1CAF\nLow-Pass□Filter\n/c116 /c1872/c181sTo□Internal\nModules\nSet□CAIFG\nFlagCAOUTV-VCC\n10□V\n0\n650\n600\n550\n500\n450\n400\n/c4545 /c4525 /c455 15 35 55 75 95\nT Free-Air□Temperature CA/c45 /c45 /c176V Reference□Voltage mVREF/c45 /c45V =□3□VCC\nTypical\n650\n600\n550\n500\n450\n400\n/c4545 /c4525 /c455 15 35 55 75 95\nT Free-Air□Temperature CA/c45 /c45 /c176V Reference□Voltage mVREF/c45 /c45V =□2.2□VCC\nTypical\n23MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.16 Typical Characteristics –Comparator_A\nFigure 5-6.Reference Voltage vsFree-Air Temperature Figure 5-7.Reference Voltage vsFree-Air Temperature\nFigure 5-8.Block Diagram ofComparator_A Module\nFigure 5-9.Overdrive Definition\nVCC(drop)VCC\n3□Vtpw\n00.511.52\n0.001 1 1000Typical□Conditions\n1□ns 1□ns\nt -□Pulse□Width□-pw /c109s t -□Pulse□Width□-pw /c109sV =□3□VCC\nV -□VCC(drop)\n01\ntd(BOR)VCC\nV(B_IT-)Vhys(B_IT-)\nVCC(start)\n24MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Thecurrent consumption ofthebrownout module isalready included intheICCcurrent consumption data.\n(2) Thevoltage level V(B_IT –)+Vhys(B_IT –)≤1.89 V.\n(3) During power up,theCPU begins code execution following aperiod oftd(BOR) after VCC=V(B_IT –)+Vhys(B_IT –).Thedefault FLL+ settings\nmust notbechanged until VCC≥VCC(min) ,where VCC(min) istheminimum supply voltage forthedesired operating frequency. See the\nMSP430x4xx Family User ’sGuide (SLAU056 )formore information onthebrownout andSVS circuit.5.17 POR, BOR\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntd(BOR)\nBrownout(2)(3)2000 µs\nVCC(start) dVCC/dt≤3V/s(see Figure 5-10)0.7×\nV(B_IT –)V\nV(B_IT –)dVCC/dt≤3V/s(see Figure 5-10 through Figure 5-\n12)1.79 V\nVhys(B_IT –) dVCC/dt≤3V/s(see Figure 5-10) 70 130 210 mV\nt(reset)Pulse duration needed atRST/NMI pintoaccepted\nreset internally, VCC=2.2V,3V2 µs\nFigure 5-10. POR, BOR vsSupply Voltage\nFigure 5-11. VCC(drop) Level with aSquare Voltage Drop toGenerate aPOR orBOR Signal\nVCC\n00.511.52\nVCC(drop)tpw\ntpw□-□Pulse□Width□- /c109s\nVCC(drop)\n- V3□V\n0.001 1 1000 tf tr\ntpw□-□Pulse□Width□- /c109st =□tf rTypical□ConditionsV =□3□VCC\n25MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-12. VCC(drop) Level With aTriangle Voltage Drop toGenerate aPOR orBOR Signal\n(1) tsettle isthesettling time thatthecomparator output needs tohave astable level after VLD isswitched from VLD≠0toadifferent VLD\nvalue from 2to15.Theoverdrive isassumed tobe>50mV.\n(2) Therecommended operating voltage range islimited to3.6V.\n(3) Thecurrent consumption oftheSVS module isnotincluded intheICCcurrent consumption data.5.18 SVS (Supply Voltage Supervisor andMonitor)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nt(SVSR)dVCC/dt>30V/ms (see Figure 5-13) 5 150\nµs\ndVCC/dt≤30V/ms 2000\ntd(SVSon) SVS on,switch from VLD =0toVLD≠0,VCC=3V 150 300 µs\ntsettle VLD≠0(1)12 µs\nV(SVSstart) VLD≠0,VCC/dt≤3V/s(see Figure 5-13) 1.55 1.7 V\nVhys(SVS_IT –)VCC/dt≤3V/s(see Figure 5-13)VLD =1 70 120 155 mV\nVLD =2to14V(SVS_IT –)\n×0.001V(SVS_IT –)\n×0.016\nVCC/dt≤3V/s(see Figure 5-13),external voltage\napplied onA7VLD =15 4.4 20 mV\nV(SVS_IT –)VCC/dt≤3V/s(see Figure 5-13)VLD =1 1.8 1.9 2.05\nVVLD =2 1.94 2.1 2.23\nVLD =3 2.05 2.2 2.35\nVLD =4 2.14 2.3 2.46\nVLD =5 2.24 2.4 2.58\nVLD =6 2.33 2.5 2.69\nVLD =7 2.46 2.65 2.84\nVLD =8 2.58 2.8 2.97\nVLD =9 2.69 2.9 3.10\nVLD =10 2.83 3.05 3.26\nVLD =11 2.94 3.2 3.39\nVLD =12 3.11 3.35 3.58(2)\nVLD =13 3.24 3.5 3.73(2)\nVLD =14 3.43 3.7(2)3.96(2)\nVCC/dt≤3V/s(see Figure 5-13),external voltage\napplied onA7VLD =15 1.1 1.2 1.3\nICC(SVS)(3)VLD≠0,VCC=2.2V,3V 10 15 µA\n00.511.52\nVCCVCC\n1□ns 1□ns\ntpw\ntpw□-□Pulse□Width□- /c109s3□V\n1 10 1000\ntf tr\nt□-□Pulse□Width□- /c109s100tpw\n3□V\nt =□tf rRectangular□Drop\nTriangular□DropVCC(drop)VCC(drop)\n- V\nVCC(drop)\nVCC(start)VCC\nV(B_IT-)\nBrownout\nRegionV(SVSstart)V(SVS_IT-)Software□Sets□VLD>0:\nSVS□is Active\ntd(SVSR)\nundefinedVhys(SVS_IT-)\n01\ntd(BOR)Brownout\n01\ntd(SVSon)td(BOR)\n01Set□PORBrown\nOut\nRegion\nSVS□Circuit□is Active□From□VLD□>□to□VCC□<□V(B_IT-)SVSOutVhys(B_IT-)\n26MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-13. SVS Reset (SVSR) vsSupply Voltage\nFigure 5-14. VCC(drop) with aSquare Voltage Drop andaTriangle Voltage Drop toGenerate anSVS Signal\nT -A °C V -□VCC1.8 3.0 2.4 3.61.0\n20 60 40 851.0\n0 -20 -40 0f(DCO)\nf(DCO3V)f(DCO)\nf(DCO20 C) /c176\n27MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.19 DCO\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nf(DCOCLK)N(DCO) =01Eh, FN_8 =FN_4 =FN_3 =FN_2 =0,D=2,\nDCOPLUS =02.2V,3V 1 MHz\nf(DCO =2) FN_8 =FN_4 =FN_3 =FN_2 =0,DCOPLUS =12.2V 0.3 0.65 1.25\nMHz\n3V 0.3 0.7 1.3\nf(DCO =27) FN_8 =FN_4 =FN_3 =FN_2 =0,DCOPLUS =12.2V 2.5 5.6 10.5\nMHz\n3V 2.7 6.1 11.3\nf(DCO =2) FN_8 =FN_4 =FN_3 =FN_2 =1,DCOPLUS =12.2V 0.7 1.3 2.3\nMHz\n3V 0.8 1.5 2.5\nf(DCO =27) FN_8 =FN_4 =FN_3 =FN_2 =1,DCOPLUS =12.2V 5.7 10.8 18\nMHz\n3V 6.5 12.1 20\nf(DCO =2) FN_8 =FN_4 =0,FN_3 =1,FN_2 =x,DCOPLUS =12.2V 1.2 2 3\nMHz\n3V 1.3 2.2 3.5\nf(DCO =27) FN_8 =FN_4 =0,FN_3 =1,FN_2 =x,DCOPLUS =12.2V 9 15.5 25\nMHz\n3V 10.3 17.9 28.5\nf(DCO =2) FN_8 =0,FN_4 =1,FN_3 =FN_2 =x,DCOPLUS =12.2V 1.8 2.8 4.2\nMHz\n3V 2.1 3.4 5.2\nf(DCO =27) FN_8 =0,FN_4 =1,FN_3 =FN_2 =x,DCOPLUS =12.2V 13.5 21.5 33\nMHz\n3V 16 26.6 41\nf(DCO =2) FN_8 =1,FN_4 =1=FN_3 =FN_2 =x,DCOPLUS =12.2V 2.8 4.2 6.2\nMHz\n3V 4.2 6.3 9.2\nf(DCO =27) FN_8 =1,FN_4 =1=FN_3 =FN_2 =x,DCOPLUS =12.2V 21 32 46\nMHz\n3V 30 46 70\nSnStep size between adjacent DCO taps:\nSn=fDCO(Tap n+1)/fDCO(Tap n)(see Figure 5-16 fortaps 21to27)1<TAP≤20 1.06 1.11\nTAP =27 1.07 1.17\nDtTemperature drift, N(DCO) =01Eh,\nFN_8 =FN_4 =FN_3 =FN_2 =0,D=2,DCOPLUS =02.2V –0.2 –0.3 –0.4\n%/°C\n3V –0.2 –0.3 –0.4\nDVDrift with VCCvariation, N(DCO) =01Eh,\nFN_8 =FN_4 =FN_3 =FN_2 =0,D=2,DCOPLUS =00 5 15 %/V\nFigure 5-15. DCO Frequency vsSupply Voltage VCCandvsAmbient Temperature\nDCO□Frequency\nAdjusted□by□Bits\n2 to□2 in□SCFI1□{N }9 5\n{DCO}\nFN_2=0\nFN_3=0\nFN_4=0\nFN_8=0FN_2=1\nFN_3=0\nFN_4=0\nFN_8=0FN_2=x\nFN_3=1\nFN_4=0\nFN_8=0FN_2=x\nFN_3=x\nFN_4=1\nFN_8=0FN_2=x\nFN_3=x\nFN_4=x\nFN_8=1Legend\nTolerance□at□Tap□27\nTolerance□at□Tap□2\nOverlapping□DCO□Ranges:\nUninterrupted□Frequency□Rangef(DCO)\n1 27 201.111.17\nDCO□TapSn - Stepsize Ratio between DCO Taps\nMinMax\n1.07\n1.06\n28MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-16. DCO TapStep Size\nFigure 5-17. Five Overlapping DCO Ranges Controlled byFN_x Bits\n29MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Theparasitic capacitance from thepackage andboard may beestimated tobe2pF.Theeffective load capacitor forthecrystal is\n(CXIN×CXOUT )/(CXIN+CXOUT ).This isindependent ofXTS_FLL.\n(2) Toimprove EMI onthelow-power LFXT1 oscillator, particularly intheLFmode (32kHz), thefollowing guidelines should beobserved.\n•Keep thetrace between theMCU andthecrystal asshort aspossible.\n•Design agood ground plane around theoscillator pins.\n•Prevent crosstalk from other clock ordata lines intooscillator pins XINandXOUT.\n•Avoid running PCB traces underneath oradjacent totheXINandXOUT pins.\n•Use assembly materials andprocesses thatavoid anyparasitic load ontheoscillator XINandXOUT pins.\n•Ifconformal coating isused, ensure thatitdoes notinduce capacitive orresistive leakage between theoscillator pins.\n•Donotroute theXOUT linetotheJTAG header tosupport theserial programming adapter asshown inother documentation. This\nsignal isnolonger required fortheserial programming adapter.\n(3) TIrecommends external capacitance forprecision real-time clock applications; OSCCAPx =0h.\n(4) Applies only when using anexternal logic-level clock source. XTS_FLL must beset.Notapplicable when using acrystal orresonator.5.20 Crystal Oscillator, LFXT1 Oscillator\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCXIN Integrated input capacitance(3)OSCCAPx =0h,VCC=2.2V,3V 0\npFOSCCAPx =1h,VCC=2.2V,3V 10\nOSCCAPx =2h,VCC=2.2V,3V 14\nOSCCAPx =3h,VCC=2.2V,3V 18\nCXOUT Integrated output capacitance(3)OSCCAPx =0h,VCC=2.2V,3V 0\npFOSCCAPx =1h,VCC=2.2V,3V 10\nOSCCAPx =2h,VCC=2.2V,3V 14\nOSCCAPx =3h,VCC=2.2V,3V 18\nVIL Low-level input voltage atXIN VCC=2.2V,3V(4)VSS 0.2×VCC V\nVIH High-level input voltage atXIN VCC=2.2V,3V(4)0.8×VCC VCC V\n(1) Theoscillator needs capacitors atboth terminals, with values specified bythecrystal manufacturer.\n(2) Applies only when using anexternal logic-level clock source. Notapplicable when using acrystal orresonator.5.21 Crystal Oscillator, XT2Oscillator\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCXT2IN Integrated input capacitance VCC=2.2V,3V 2 pF\nCXT2OUT Integrated output capacitance VCC=2.2V,3V 2 pF\nVILInput levels atXT2INVSS 0.2×VCC V\nVIH VCC=2.2V,3V(2)0.8×VCC VCC V\n(1) Pulses ontheUART receive input (UCxRX) shorter than theUART receive deglitch time aresuppressed. Toensure thatpulses are\ncorrectly recognized, their duration should exceed themaximum specification ofthedeglitch time.5.22 USCI (UART Mode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfUSCI USCI input clock frequencyInternal: SMCLK, ACLK\nExternal: UCLK\nDuty cycle =50% ±10%fSYSTEM MHz\nfBITCLKBITCLK clock frequency\n(equals baud rateinMBaud)2.2V,3V 1MHz\ntτ UART receive deglitch time UART(1)2.2V 50 150 600\nns\n3V 50 100 600\n30MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.23 USCI (SPI Master Mode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Figure 5-18\nandFigure 5-19)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nfUSCI USCI input clock frequencySMCLK, ACLK\nDuty cycle =50% ±10%fSYSTEM MHz\ntSU,MI SOMI input data setup time2.2V 110\nns\n3V 75\ntHD,MI iSOMI input data hold time2.2V 0\nns\n3V 0\ntVALID,MO SIMO output data valid time UCLK edge toSIMO valid, CL=20pF2.2V 30\nns\n3V 20\n5.24 USCI (SPI Slave Mode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Figure 5-20\nandFigure 5-21)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\ntSTE,LEADSTE lead time\nSTE lowtoclock2.2V,3V 50 ns\ntSTE,LAGSTE lagtime\nLast clock toSTE high2.2V,3V 10 ns\ntSTE,ACCSTE access time\nSTE lowtoSOMI data out2.2V,3V 50 ns\ntSTE,DISSTE disable time\nSTE high toSOMI high impedance2.2V,3V 50 ns\ntSU,SI SIMO input data setup time2.2V 20\nns\n3V 15\ntHD,SI SIMO input data hold time2.2V 10\nns\n3V 10\ntVALID,SO SOMI output data valid time UCLK edge toSOMI valid, CL=20pF2.2V 75 110\nns\n3V 50 75\nUCLKCKPL = 0\nCKPL = 1\nSIMO1/fUC xC LK\ntLOW /HIGH tLOW /HIGH\nSOMItSU ,MItHD ,MI\ntVALID ,MO\nUCLKCKPL = 0\nCKPL = 1\nSIMO1/fUCx CLK\ntLOW /HIGH tLOW /HIGH\nSOMItSU ,MI\ntHD ,MI\ntVALID ,MO\n31MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-18. SPIMaster Mode, CKPH =0\nFigure 5-19. SPIMaster Mode, CKPH =1\nSTE\nUCLKCKPL =0\nCKPL =1tSTE ,LEAD tSTE ,LAG\ntACC tDIStLOW /HIGH tLOW /HIGH\ntSU ,SItHD ,SI\ntVALID ,SO\nSOMISIMO1/fUCx CLK\nSTE\nUCLKCKPL = 0\nCKPL = 1\nSOMItACC tDIS1/fUCx CLK\ntLOW /HIGH tLOW /HIGH\nSIMOtSU ,SIMO\ntHD ,SIMO\ntVALID ,SOMItSTE ,LEAD tSTE ,LAG\n32MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-20. SPISlave Mode, CKPH =0\nFigure 5-21. SPISlave Mode, CKPH =1\nSDA\nSCLtLOW\ntHD , DATtSU , DATtHD , STA tSU , STA tHD , STA\ntHIGH\ntSU , STOtSPtBUF\n33MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated5.25 USCI (I2CMode)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Figure 5-22)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfUSCI USCI input clock frequencyInternal: SMCLK, ACLK\nExternal: UCLK\nDuty Cycle =50% ±10%fSYSTEM MHz\nfSCL SCL clock frequency 2.2V,3V 0 400 kHz\ntHD,STA Hold time (repeated) STARTfSCL≤100kHz 2.2V,3V 4\nµs\nfSCL>100kHz 2.2V,3V 0.6\ntSU,STA Setup time forarepeated STARTfSCL≤100kHz 2.2V,3V 4.7\nµs\nfSCL>100kHz 2.2V,3V 0.6\ntHD,DAT Data hold time 2.2V,3V 0 ns\ntSU,DAT Data setup time 2.2V,3V 250 ns\ntSU,STO Setup time forSTOP 2.2V,3V 4 µs\ntSPPulse duration ofspikes suppressed by\ninput filter2.2V 50 150 600\nns\n3V 50 100 600\nFigure 5-22. I2CMode Timing\n(1) Thesignal applied totheUSART1 receive signal (terminal) (URXD1) must meet thetiming requirements oft(τ)toensure thattheURXS\nflip-flop isset.TheURXS flip-flop issetwith negative pulses thatmeet theminimum-timing condition oft(τ).Theoperating conditions to\nsettheflagmust bemetindependently from thistiming constraint. Thedeglitch circuitry isactive only onnegative transitions onthe\nURXD1 line.5.26 USART1\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nt(τ) USART1 deglitch timeVCC=2.2V,SYNC =0,UART mode 200 430 800\nns\nVCC=3V,SYNC =0,UART mode 150 280 500\n34MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Theleakage current isdefined intheleakage current table with Axparameter.\n(2) Theanalog input voltage range must bewithin theselected reference voltage range VR+toVR–forvalid conversion results.\n(3) Theinternal reference supply current isnotincluded incurrent consumption parameter IADC12 .\n(4) Theinternal reference current issupplied from terminal AVCC.Consumption isindependent oftheADC12ON control bit,unless a\nconversion isactive. TheREFON bitenables tosettle thebuilt-in reference before starting anA/Dconversion.5.27 12-Bit ADC, Power Supply andInput Range Conditions\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAVCC Analog supply voltageAVCCandDVCCareconnected together,\nAVSSandDVSSareconnected together,\nV(AVSS) =V(DVSS) =0V2.2 3.6 V\nV(P6.x/Ax) Analog input voltage range(2)Allexternal Axterminals, Analog inputs selected in\nADC12MCTLx register, P6Sel.x =1,\nV(AVSS)≤VAx≤V(AVCC)0 VAVCC V\nIADC12Operating supply current into\nAVCCterminal(3)fADC12CLK =5.0MHz,\nADC12ON =1,REFON =0,\nSHT0 =0,SHT1 =0,ADC12DIV =0VCC=2.2V 0.65 1.3\nmA\nVCC=3V 0.8 1.6\nIREF+Operating supply current into\nAVCCterminal(4)fADC12CLK =5.0MHz,\nADC12ON =0,REFON =1,REF2_5V =1VCC=3V 0.5 0.8\nmA\nfADC12CLK =5.0MHz,\nADC12ON =0,REFON =1,REF2_5V =0VCC=2.2V 0.5 0.8\nVCC=3V 0.5 0.8\nCI Input capacitanceOnly oneterminal canbeselected atone\ntime, AxVCC=2.2V 40 pF\nRI Input MUX ONresistance 0V≤VAx≤VAVCC VCC=3V 2000 Ω\n(1) Theexternal reference isused during conversion tocharge anddischarge thecapacitance array. Theinput capacitance, CI,isalso the\ndynamic load foranexternal reference during conversion. Thedynamic impedance ofthereference supply should follow the\nrecommendations onanalog-source impedance toallow thecharge tosettle for12-bit accuracy.\n(2) Theaccuracy limits theminimum positive external reference voltage. Lower reference voltage levels may beapplied with reduced\naccuracy requirements.\n(3) Theaccuracy limits themaximum negative external reference voltage. Higher reference voltage levels may beapplied with reduced\naccuracy requirements.\n(4) Theaccuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may beapplied with\nreduced accuracy requirements.5.28 12-Bit ADC, External Reference\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVeREF+Positive external reference\nvoltage inputVeREF+ >VREF–/VeREF–(2)1.4 VAVCC V\nVREF–/VeREF–Negative external reference\nvoltage inputVeREF+ >VREF–/VeREF–(3)0 1.2 V\n(Ve REF+ –\nVREF–/VeREF–)Differential external reference\nvoltage inputVeREF+ >VREF–/VeREF–(4)1.4 VAVCC V\nIVeREF+ Input leakage current 0V≤VeREF+≤VAVCC VCC=2.2V,3V ±1µA\nIVREF –/VeREF – Input leakage current 0V≤VeREF–≤VAVCC VCC=2.2V,3V ±1µA\nCVREF+\n1/c109F\n0\n1□ms 10□ms 100□ms tREFONtREFON /c187.66□x□C [ms]□□with□C inVREF+ VREF+ /c109F100 /c109F\n10/c109F\n35MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Theinternal buffer operational amplifier andtheaccuracy specifications require anexternal capacitor. AllINLandDNL tests uses two\ncapacitors between pins VREF+ andAVSSandVREF- –/VeREF–andAVSS:10-µFtantalum and100-nF ceramic.\n(2) Thecondition isthattheerror inaconversion started after tREFON isless than ±0.5LSB. Thesettling time depends ontheexternal\ncapacitive load.5.29 12-Bit ADC, Built-In Reference\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVREF+Positive built inreference voltage\noutputREF2_5V =1for2.5V,\nIVREF+ max≤IVREF+≤IVREF+ minVCC=3V 2.4 2.5 2.6\nV\nREF2_5V =0for1.5V,\nIVREF+ max≤IVREF+≤IVREF+ minVCC=2.2V,3V 1.44 1.5 1.56\nAVCC(min)AVCCminimum voltage, Positive\nbuilt inreference activeREF2_5V =0,IVREF+ max≤IVREF+≤IVREF+ min 2.2\nV REF2_5V =1,IVREF+ min≥IVREF+≥–0.5mA 2.8\nREF2_5V =1,IVREF+ min≥IVREF+≥–1mA 2.9\nIVREF+Load current outofVREF+\nterminalVCC=2.2V 0.01 –0.5\nmA\nVCC=3V 0.01 –1\nIL(VREF+)Load-current regulation, VREF+\nterminalIVREF+ =500µA±100µA,\nAnalog input voltage≈0.75 V,\nREF2_5V =0VCC=2.2V ±2\nLSBVCC=3V ±2\nIVREF+ =500µA±100µA,\nAnalog input voltage≈1.25 V,\nREF2_5V =1VCC=3V ±2\nIDL(VREF+)Load current regulation, VREF+\nterminalIVREF+ =100µA→900µA,\nCVREF+ =5µF,Ax≈0.5×VREF+,\nError ofconversion result≤1LSBVCC=3V 20 ns\nCVREF+ Capacitance atpinVREF+(1) REFON =1,\n0mA≤IVREF+≤IVREF+ maxVCC=2.2V,3V 5 10 µF\nTREF+Temperature coefficient ofbuilt-\ninreferenceIVREF+ isaconstant intherange of\n0mA≤IVREF+≤1mAVCC=2.2V,3V ±100 ppm/ °C\ntREFONSettling time ofinternal reference\nvoltage (see Figure 5-23 )(2)IVREF+ =0.5mA, CVREF+ =10µF,\nVREF+ =1.5V,VAVCC =2.2V17 ms\nFigure 5-23. Typical Settling Time ofInternal Reference tREFON vsExternal Capacitor onVREF+\n+\n-\n10/c109F 100 nFAVSSMSP430FG461x\n+\n-\n10/c109F 100 nFAVCC10/c109F 100 nFDVSS1/2DVCC1/2 From\nPower\nSupply+\n-\nApply□External□Reference□[V ]eREF+\nor□Use□Internal□Reference□[V ]REF+V or□□VREF+ eREF+\nV /VREF- eREF-Reference□Is□Internally\nSwitched□to AVSS\n+\n-\n10/c109F 100 nFAVSSMSP430FG461x\n+\n-\n+\n-\n10/c109F 100 nF10/c109F 100 nFAVCC10/c109F 100 nFDVSS1/2DVCC1/2 From\nPower\nSupply\nApply\nExternal\nReference+\n-\nApply□External□Reference□[V ]eREF+\nor□Use□Internal□Reference□[V ]REF+V or□□VREF+ eREF+\nV /VREF- eREF-\n36MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-24. Supply Voltage andReference Voltage Design VREF–/VeREF–External Supply\nFigure 5-25. Supply Voltage andReference Voltage Design VREF–/VeREF–=AVSS,Internally Connected\n37MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Thecondition isthattheerror inaconversion started after tADC12ON isless than ±0.5LSB. Thereference andinput signal arealready\nsettled.\n(2) Approximately tenTau(τ)areneeded togetanerror ofless than ±0.5LSB:\ntSample =ln(2n+1)×(RS+RI)xCI+800nswhere n=ADC resolution =12,RS=external source resistance.5.30 12-Bit ADC, Timing Parameters\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfADC12CLKForspecified performance ofADC12\nlinearity parameters2.2V,3V 0.45 5 6.3 MHz\nfADC12OSCInternal ADC12\noscillatorADC12DIV =0,\nfADC12CLK =fADC12OSC2.2V,3V 3.7 5 6.3 MHz\ntCONVERT Conversion timeCVREF+≥5µF,Internal oscillator,\nfADC12OSC =3.7MHz to6.3MHz2.2V,3V 2.06 3.51\nµs External fADC12CLK from ACLK, MCLK, or\nSMCLK,\nADC12SSEL ≠013×ADC12DIV\n×1/fADC12CLK\ntADC12ONTurnon settling time\noftheADC(1)100 ns\ntSample Sampling timeRS=400Ω,RI=1000Ω,\nCI=30pF,τ=[RS+RI] ×CI(2)3V 1220\nns\n2.2V 1400\n5.31 12-Bit ADC, Linearity Parameters\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nEIIntegral linearity\nerror1.4V≤(Ve REF+ –VREF–/VeREF–)min≤1.6V\n2.2V,3V±2\nLSB\n1.6V<(Ve REF+ –VREF–/VeREF–)min≤[VAVCC ] ±1.7\nEDDifferential linearity\nerror(Ve REF+ –VREF–/VeREF–)min≤(Ve REF+ –VREF–/VeREF–),\nCVREF+ =10µF(tantalum) and100nF(ceramic)2.2V,3V ±1LSB\nEO Offset error(Ve REF+ –VREF–/VeREF–)min≤(Ve REF+ –VREF–/VeREF–),\nInternal impedance ofsource RS<100Ω,\nCVREF+ =10µF(tantalum) and100nF(ceramic)2.2V,3V ±2 ±4LSB\nEG Gain error(Ve REF+ –VREF–/VeREF–)min≤(Ve REF+ –VREF–/VeREF–),\nCVREF+ =10µF(tantalum) and100nF(ceramic)2.2V,3V ±1.1 ±2LSB\nETTotal unadjusted\nerror(Ve REF+ -–VREF–/VeREF–)min≤(Ve REF+ –VREF–/VeREF–),\nCVREF+ =10µF(tantalum) and100nF(ceramic)2.2V,3V ±2 ±5LSB\n38MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Thesensor current ISENSOR isconsumed if(ADC12ON =1andREFON =1),or(ADC12ON =1AND INCH =0Ah andsample signal is\nhigh). When REFON =1,ISENSOR isalready included inIREF+.\n(2) Thetemperature sensor offset canbeasmuch as±20°C.TIrecommends asingle-point calibration tominimize theoffset error ofthe\nbuilt-in temperature sensor.\n(3) Thetypical equivalent impedance ofthesensor is51kΩ.Thesample time required includes thesensor-on time tSENSOR(on)\n(4) Noadditional current isneeded. TheVMIDisused during sampling.\n(5) Theon-time tVMID(on) isincluded inthesampling time tVMID(sample) ;noadditional ontime isneeded.5.32 12-Bit ADC, Temperature Sensor andBuilt-In VMID\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nISENSOROperating supply current\nintoAVCCterminal(1)REFON =0,INCH =0Ah,\nADC12ON =N/A, TA=25°C2.2V 40 120\nµA\n3V 60 160\nVSENSOR(2) ADC12ON =1,INCH =0Ah,\nTA=0°C2.2V,3V 986 mV\nTCSENSOR ADC12ON =1,INCH =0Ah 2.2V,3V 3.55 ±3% mV/°C\ntSENSOR(sample)Sample time required if\nchannel 10isselected(3)ADC12ON =1,INCH =0Ah,\nError ofconversion result≤1LSB2.2V 30\nµs\n3V 30\nIVMIDCurrent intodivider at\nchannel 11(4) ADC12ON =1,INCH =0Bh2.2V N/A(4)\nµA\n3V N/A(4)\nVMID AVCCdivider atchannel 11ADC12ON =1,INCH =0Bh,\nVMID≈0.5×VAVCC2.2V 1.1 1.1±0.04\nV\n3V 1.5 1.50 ±0.04\ntVMID(sample)Sample time required if\nchannel 11isselected(5)ADC12ON =1,INCH =0Bh,\nError ofconversion result≤1LSB2.2V 1400\nns\n3V 1220\n(1) Noload attheoutput pin,DAC12_0 orDAC12_1, assuming thatthecontrol bitsfortheshared pins aresetproperly.\n(2) Current intoreference terminals notincluded. IfDAC12IR =1current flows through theinput divider; seeReference Input specifications.\n(3) PSRR =20×log{ΔAVCC/ΔVDAC12_xOUT }.\n(4) VREFisapplied externally. Theinternal reference isnotused.5.33 12-Bit DAC, Supply Specifications\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nAVCC Analog supply voltage AVCC=DVCC,AVSS=DVSS=0V 2.20 3.60 V\nIDDSupply current, single DAC\nchannel(1)(2)DAC12AMPx =2,DAC12IR =0,\nDAC12_xDAT =0800h\n2.2V,3V50 110\nµADAC12AMPx =2,DAC12IR =1,\nDAC12_xDAT =0800h,\nVeREF+ =VREF+ =AVCC50 110\nDAC12AMPx =5,DAC12IR =1,\nDAC12_xDAT =0800h,\nVeREF+ =VREF+ =AVCC200 440\nDAC12AMPx =7,DAC12IR =1,\nDAC12_xDAT =0800h,\nVeREF+ =VREF+ =AVCC700 1500\nPSRRPower-supply rejection\nratio(3)(4)DAC12_xDAT =800h, VREF=1.5V,\nΔAVCC=100mV2.2V\n70 dB\nDAC12_ ×DAT =800h, VREF=1.5Vor2.5V,\nΔAVCC=100mV3V\nPositive\nNegativeVR+\nGain□Error Offset□Error\nDAC□CodeDAC□VOUT\nIdeal□transfer\nfunctionRLoad=\nAVCC\nCLoad=□100pF2DAC□Output\n39MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Parameters calculated from thebest-fit curve from 0x0A to0xFFF. Thebest-fit curve method isused todeliver coefficients “a”and“b”of\nthefirstorder equation: y=a+b×x.VDAC12_xOUT =EO+(1+EG)×(Ve REF+/4095) ×DAC12_xDAT, DAC12IR =1.\n(2) Theoffset calibration works ontheoutput operational amplifier. Offset calibration istriggered bysetting bitDAC12CALON.\n(3) Theoffset calibration canbedone ifDAC12AMPx ={2,3,4,5,6,7}.Theoutput operational amplifier isswitched offwith DAC12AMPx =\n{0,1}.TIrecommends thattheDAC12 module beconfigured before initiating calibration. Port activity during calibration may effect\naccuracy andisnotrecommended.5.34 12-Bit DAC, Linearity Specifications\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted) (see Figure 5-26)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nResolution 12-bit monotonic 12 bits\nINL Integral nonlinearity(1)Vref=1.5V,\nDAC12AMPx =7,DAC12IR =12.2V\n±2.0 ±8.0 LSB\nVref=2.5V,\nDAC12AMPx =7,DAC12IR =13V\nDNL Differential nonlinearity(1)Vref=1.5V,\nDAC12AMPx =7,DAC12IR =12.2V\n±0.4 ±1.0 LSB\nVref=2.5V,\nDAC12AMPx =7,DAC12IR =13V\nEOOffset voltage without calibration(1)(2)Vref=1.5V,\nDAC12AMPx =7,DAC12IR =12.2V\n±21\nmVVref=2.5V,\nDAC12AMPx =7,DAC12IR =13V\nOffset voltage with calibration(1)(2)Vref=1.5V,\nDAC12AMPx =7,DAC12IR =12.2V\n±2.5\nVref=2.5V,\nDAC12AMPx =7,DAC12IR =13V\ndE(O)/dT Offset error temperature coefficient(1)2.2V,3V ±30 µV/°C\nEG Gain error(1)VREF=1.5V 2.2V\n±3.5 %FSR\nVREF=2.5V 3V\ndE(G)/dT Gain temperature coefficient(1)2.2V,3V 10ppm of\nFSR/ °C\ntOffset_Cal Time foroffset calibration(3)DAC12AMPx =2\n2.2V,3V100\nms DAC12AMPx =3,5 32\nDAC12AMPx =4,6,7 6\nFigure 5-26. Linearity Test Load Conditions andGain andOffset Definition\nDAC12_xDAT□-□Digital□CodeDNL -□Differential□Nonlinearity□Error□-□LSB2.0\n1.5\n1.0\n0.5\n0.0\n-0.5\n-1.0\n-1.5\n-2.0\n0 512 1024 1536 2048 2560 3072 3584 4095V =□2.2□V,□V =□1/.5□V\nDAC12AMPx□=□7\nDAC12IR□=□1CC REF\nV = 2.2 V, V = 1.5 V\nDAC12AMPx = 7\nDAC12IR = 1CC REF4\n3\n2\n1\n0\n-1\n-2\n-3\n-4\n0 512 1024 1536 2048 2560 3072 3584 4095\nDAC12_xDAT – Digital CodeINL – Integral Nonlinearity Error – LSB\n40MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-27. Typical INLError vsDigital Input Data\nFigure 5-28. Typical DNL Error vsDigital Input Data\nRO/P(DAC12_x)\nMax\n0.3\nAVCCAVCC-0.3V VOUTMinRLoad\nAVCC\nCLoad=□100pF2ILoad\nDAC12\nO/P(DAC12_x)\n41MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Data isvalid after theoffset calibration oftheoutput amplifier.5.35 12-Bit DAC, Output Specifications\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVOOutput voltage range (see\nFigure 5-29)(1)Noload, VeREF+ =AVCC,\nDAC12_xDAT =0h,DAC12IR =1,\nDAC12AMPx =7\n2.2V,3V0 0.005\nVNoload, VeREF+ =AVCC,\nDAC12_xDAT =0FFFh, DAC12IR =1,\nDAC12AMPx =7AVCC–\n0.05AVCC\nRLoad=3kΩ,VeREF+ =AVCC,\nDAC12_xDAT =0h,DAC12IR =1,\nDAC12AMPx =70 0.1\nRLoad=3kΩ,VeREF+ =AVCC,\nDAC12_xDAT =0FFFh, DAC12IR =1,\nDAC12AMPx =7AVCC–\n0.13AVCC\nCL(DAC12)Max DAC12 load\ncapacitance2.2V,3V 100 pF\nIL(DAC12) Max DAC12 load current2.2V –0.5 +0.5\nmA\n3V –1.0 +1.0\nRO/P(DAC12)Output resistance (see\nFigure 5-29)RLoad=3kΩ,VO/P(DAC12) <0.3V,\nDAC12AMPx =2,DAC12_xDAT =0h\n2.2V,3V150 250\nΩRLoad=3kΩ,\nVO/P(DAC12) >AVCC–0.3V,\nDAC12_xDAT =0FFFh150 250\nRLoad=3kΩ,\n0.3V≤VO/P(DAC12) ≤AVCC–0.3V1 4\nFigure 5-29. DAC12_x Output Resistance Tests\n(1) Forafull-scale output, thereference input voltage canbeashigh as1/3ofthemaximum output voltage swing (AV CC).\n(2) Themaximum voltage applied atreference input voltage terminal VeREF+ =[AV CC–VE(O)]/[3×(1+EG)].\n(3) Forafull-scale output, thereference input voltage canbeashigh asthemaximum output voltage swing (AV CC).\n(4) Themaximum voltage applied atreference input voltage terminal VeREF+ =[AV CC–VE(O)]/(1+EG).\n(5) When DAC12IR =1andDAC12SREFx =0or1forboth channels, thereference input resistive dividers foreach DAC areinparallel\nreducing thereference input resistance.5.36 12-Bit DAC, Reference Input Specifications\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVeREF+Reference input voltage\nrangeDAC12IR =0(1)(2)\n2.2V,3VAVCC/3 AVCC+0.2\nV\nDAC12IR =1(3)(4)AVCC AVCC+0.2\nRi(VREF+) ,\n(Ri(VeREF+)Reference input resistanceDAC12_0 IR=DAC12_1 IR=0\n2.2V,3V20 MΩ\nDAC12_0 IR=1,DAC12_1 IR=0\n40 48 56\nkΩDAC12_0 IR=0,DAC12_1 IR=1\nDAC12_0 IR=DAC12_1 IR=1,\nDAC12_0 SREFx =DAC12_1\nSREFx(5)20 24 28\nConversion□1 Conversion□2\nVOUTConversion□3\n10%\ntSRLHtSRHL90%\n10%90%\nRLoad\nAVCC\nCLoad=□100pF2DAC□Output\nRO/P(DAC12.x)ILoadConversion□1 Conversion□2\nVOUTConversion□3\nGlitch\nEnergy+/-□1/2□LSB\n+/-□1/2□LSB\ntsettleLHtsettleHL=□3□k /c87\n42MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) RLoadandCLoadconnected toAVSS(notAVCC/2)inFigure 5-30.\n(2) Slew rateapplies tooutput voltage steps≥200mV.5.37 12-Bit DAC, Dynamic Specifications\nVref=VCC,DAC12IR =1,over recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise\nnoted) (see Figure 5-30 andFigure 5-31)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\ntON DAC12 ontimeDAC12_xDAT =800h,\nError V(O)<±0.5LSB(1)\n(see Figure 5-30)DAC12AMPx =0→{2,3,4}\n2.2V,3V60 120\nµs DAC12AMPx =0→{5,6} 15 30\nDAC12AMPx =0→7 6 12\ntS(FS) Settling time, fullscaleDAC12_xDAT =\n80h→F7Fh→80hDAC12AMPx =2\n2.2V,3V100 200\nµs DAC12AMPx =3,5 40 80\nDAC12AMPx =4,6,7 15 30\ntS(C–C) Settling time, code tocodeDAC12_xDAT =\n3F8h→408h→3F8h\nBF8h→C08h→BF8hDAC12AMPx =2\n2.2V,3V5\nµs DAC12AMPx =3,5 2\nDAC12AMPx =4,6,7 1\nSR Slew rateDAC12_xDAT =\n80h→F7Fh→80h(2)DAC12AMPx =2\n2.2V,3V0.05 0.12\nV/µs DAC12AMPx =3,5 0.35 0.7\nDAC12AMPx =4,6,7 1.5 2.7\nGlitch energy, full-scaleDAC12_xDAT =\n80h→F7Fh→80hDAC12AMPx =2\n2.2V,3V600\nnV-s DAC12AMPx =3,5 150\nDAC12AMPx =4,6,7 30\nFigure 5-30. Settling Time andGlitch Energy Testing\nFigure 5-31. Slew Rate Testing\nDAC12_xDAT 080h\nVOUT\n1/fToggleF7Fh\nVDAC12_yOUT080h F7Fh 080h\nVDAC12_xOUTREF+RLoad\nAVCC\nCLoad= 100 pF2ILoad\nDAC12_1RLoad\nAVCC\nCLoad= 100 pF2ILoad\nDAC12_0\nDAC0\nDAC1V\nVeREF+\nAC\nDCRLoad\nAVCC\nCLoad=□100pF2ILoad\nDAC12_x\nDACx=□3□k /c87\n43MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) RLOAD =3kΩ,CLOAD =100pF5.38 12-Bit DAC, Dynamic Specifications Continued\nTA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nBW –3dB3-dB bandwidth,\nVDC=1.5V,VAC=0.1VPP\n(see Figure 5-32)DAC12AMPx ={2,3,4},DAC12SREFx =2,\nDAC12IR =1,DAC12_xDAT =800h\n2.2V,3V40\nkHzDAC12AMPx ={5,6},DAC12SREFx =2,\nDAC12IR =1,DAC12_xDAT =800h180\nDAC12AMPx =7,DAC12SREFx =2,\nDAC12IR =1,DAC12_xDAT =800h550\nChannel-to-channel\ncrosstalk\n(see Figure 5-33)(1)DAC12_0DAT =800h, NoLoad,\nDAC12_1DAT =80h↔F7Fh, RLoad=3kΩ\nfDAC12_1OUT =10kHzat50/50 duty cycle\n2.2V,3V–80\ndB\nDAC12_0DAT =80h↔F7Fh, RLoad=3kΩ,\nDAC12_1DAT =800h, NoLoad,\nfDAC12_0OUT =10kHzat50/50 duty cycle–80\nFigure 5-32. Test Conditions for3-dB Bandwidth Specification\nFigure 5-33. Crosstalk Test Conditions\n44MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) P6SEL.x =1foreach corresponding pinwhen used inOAinput orOAoutput mode.5.39 Operational Amplifier OA,Supply Specifications\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC Supply voltage 2.2 3.6 V\nICC Supply current(1)Fast Mode, OARRIP =1(rail-to-rail mode off)\n2.2V,3V180 290\nµAMedium Mode, OARRIP =1(rail-to-rail mode off) 110 190\nSlow Mode, OARRIP =1(rail-to-rail mode off) 50 80\nFast Mode, OARRIP =0(rail-to-rail mode on) 300 490\nMedium Mode, OARRIP =0(rail-to-rail mode on) 190 350\nSlow Mode, OARRIP =0(rail-to-rail mode on) 90 190\nPSRR Power supply rejection ratio Noninverting 2.2V,3V 70 dB\n(1) ESD damage candegrade input current leakage.\n(2) Theinput bias current isoverridden bytheinput leakage current.\n(3) Calculated using theboxmethod.\n(4) Specification valid forvoltage-follower OAx configuration.5.40 Operational Amplifier OA,Input/Output Specifications\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVI/P Voltage supply, I/POARRIP =1(rail-to-rail mode off) –0.1 VCC–1.2\nV\nOARRIP =0(rail-to-rail mode on) –0.1 VCC+0.1\nIIkg Input leakage current, I/P(1)(2)TA=–40to+55°C –5 ±0.5 5\nnA\nTA=+55to+85°C –20 ±5 20\nVn Voltage noise density, I/PFast Mode\nfV(I/P) =1kHz50\nnV/√HZMedium Mode 80\n140 Slow Mode\nFast Mode\nfV(I/P) =10kHz30\nMedium Mode 50\nSlow Mode 65\nVIO Offset voltage, I/P 2.2V,3V ±10 mV\nOffset temperature drift, I/P(3)2.2V,3V ±10 µV/°C\nOffset voltage driftwith supply,\nI/P0.3V≤VIN≤VCC–0.3V\nΔVCC≤±10%, TA=25°C2.2V,3V ±1.5 mV/V\nVOH High-level output voltage, O/PFast Mode, ISOURCE≤–500µA 2.2V VCC–0.2 VCCV\nSlow Mode, ISOURCE≤–150µA 3V VCC–0.1 VCC\nVOL Low-level output voltage, O/PFast Mode, ISOURCE≤+500 µA 2.2V VSS 0.2\nV\nSlow Mode, ISOURCE≤+150 µA 3V VSS 0.1\nRO/P(OAx)Output resistance (see\nFigure 5-34)(4)RLoad=3kΩ,CLoad=50pF,\nOARRIP =0(rail-to-rail mode on),\nVO/P(OAx) <0.2V\n2.2V,3V150 250\nΩRLoad=3kΩ,CLoad=50pF,\nOARRIP =0(rail-to-rail mode on),\nVO/P(OAx) >AVCC–0.2V150 250\nRLoad=3kΩ,CLoad=50pF,\nOARRIP =0(rail-to-rail mode on),\n0.2V≤VO/P(OAx)≤AVCC–0.2V0.1 4\nCMRR Common-mode rejection ratio Noninverting 2.2V,3V 70 dB\n1 10 100 1000 100000\n-50\n-100\n-150\n-200\n-250\nInput□Frequency□-□kHzPhase□-□degreesFast□Mode\nMedium□Mode\nSlow□Mode\n140\n120\n100\n80\n60\n40\n20\n0\n-20\n-40\n-60\n-80\n0.001 0.01 0.1 1 10 100 1000 10000\nInput□Frequency□-□kHzGain□=□dBFast□Mode\nMedium□Mode\nSlow□Mode\nRO/P(OAx)\nMax\n0.2VAVCCAVCC-0.2V VOUTMinRLoad\nAVCC\nCLoad2ILoad\nOAx\nO/P(OAx)\n45MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 5-34. OAx Output Resistance Tests\n5.41 Operational Amplifier OA,Dynamic Specifications\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nSR Slew rateFast Mode 1.2\nV/µs Medium Mode 0.8\nSlow Mode 0.3\nOpen-loop voltage gain 100 dB\nφm Phase margin CL=50pF 60 deg\nGain margin CL=50pF 20 dB\nGBWGain-bandwidth product\n(see Figure 5-35 and\nFigure 5-36)Noninverting, Fast Mode, RL=47kΩ,CL=50pF\n2.2V,3V2.2\nMHz 1.4Noninverting, Medium Mode, RL=300kΩ,CL=50pF\n0.5 Noninverting, Slow Mode, RL=300kΩ,CL=50pF\nten(on) Enable time on ton,Noninverting, Gain =1 2.2V,3V 10 20 µs\nten(off) Enable time off 2.2V,3V 1 µs\n5.42 Operational Amplifier OA,Typical Characteristics\nFigure 5-35. Typical Open-Loop Gain vsFrequencyFigure 5-36. Typical Phase vsFrequency\n46MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Thesettling time specifies thetime until anADC result isstable. This includes theminimum required sampling time oftheADC. The\nsettling time oftheamplifier itself might befaster.5.43 Operational Amplifier OAFeedback Network, Noninverting Amplifier Mode (OAFCx =4)\nover recommended operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nG GainOAFBRx =0\n2.2V,3V0.996 1.00 1.002\nOAFBRx =1 1.329 1.334 1.340\nOAFBRx =2 1.987 2.001 2.016\nOAFBRx =3 2.64 2.667 2.70\nOAFBRx =4 3.93 4.00 4.06\nOAFBRx =5 5.22 5.33 5.43\nOAFBRx =6 7.76 7.97 8.18\nOAFBRx =7 15.0 15.8 16.6\nTHD Total harmonic distortion andnonlinearity Allgains2.2V –60\ndB\n3V –70\ntSettle Settling time(1)Allpower modes 2.2V,3V 7 12 µs\n(1) This includes thetwoOAconfiguration "inverting amplifier with input buffer ".Both OAs need tobesettothesame power mode, OAPMx.\n(2) Thesettling time specifies thetime until anADC result isstable. This includes theminimum required sampling time oftheADC. The\nsettling time oftheamplifier itself might befaster.5.44 Operational Amplifier OAFeedback Network, Inverting Amplifier Mode (OAFCx =6)(1)\nover recommended operating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nG GainOAFBRx =1\n2.2V,3V–0.371 –0.335 –0.298\nOAFBRx =2 –1.031 –1.002 –0.972\nOAFBRx =3 –1.727 –1.668 –1.609\nOAFBRx =4 –3.142 –3.00 –2.856\nOAFBRx =5 –4.581 –4.33 –4.073\nOAFBRx =6 –7.529 –6.97 –6.379\nOAFBRx =7 –17.040 –14.8 –12.279\nTHD Total harmonic distortion andnonlinearity Allgains2.2V –60\ndB\n3V –70\ntSettle Settling time(2)Allpower modes 2.2V,3V 7 12 µs\n47MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Specifications Copyright ©2006 –2020, Texas Instruments Incorporated(1) Lower 64KB orupper 64KB flash memory erased.\n(2) Allflash memory erased.\n(3) Thecumulative program time must notbeexceeded during ablock-write operation. This parameter isonly relevant iftheblock write\nfeature isused.\n(4) These values arehardwired intotheflash controller state machine (tFTG=1/fFTG).5.45 Flash Memory (FG461x Devices Only)\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETERTEST\nCONDITIONSVCC MIN TYP MAX UNIT\nVCC(PGM/ERASE) Program anderase supply voltage 2.7 3.6 V\nfFTG Flash timing generator frequency 257 476 kHz\nIPGM Supply current from DVCC during program 2.7V,3.6V 3 5 mA\nIERASE Supply current from DVCC during erase(1)2.7V,3.6V 3 7 mA\nIGMERASE Supply current from DVCC during global mass erase(2)2.7V,3.6V 6 14 mA\ntCPT Cumulative program time(3)2.7V,3.6V 10 ms\ntCMErase Cumulative mass erase time 2.7V,3.6V 20 ms\nProgram anderase endurance 104105cycles\ntRetention Data retention duration TJ=25°C 100 years\ntWord Word orbyte program time\n(4)30\ntFTGtBlock, 0 Block program time for1stbyte orword 25\ntBlock, 1-63 Block program time foreach additional byte orword 18\ntBlock, End Block program end-sequence wait time 6\ntMass Erase Mass erase time 10593\ntGlobal Mass Erase Global mass erase time 10593\ntSeg Erase Segment erase time 4819\n(1) fTCKmay berestricted tomeet thetiming requirements ofthemodule selected.\n(2) TMS, TDI/TCLK, andTCK pullup resistors areimplemented inallversions.5.46 JTAG Interface\nover recommended ranges ofsupply voltage andoperating free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfTCK TCK input frequency(1)2.2V 0 5\nMHz\n3V 0 10\nRInternal Internal pullup resistance onTMS, TCK, TDI/TCLK(2)2.2V,3V 25 60 90 kΩ\n(1) After thefuse isblown, nofurther access totheMSP430 JTAG/Test andemulation features ispossible. TheJTAG block isswitched to\nbypass mode.5.47 JTAG Fuse(1)\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVCC(FB) Supply voltage during fuse-blow condition TA=25°C 2.5 V\nVFB Voltage level onTDI/TCLK forfuse-blow (FG461x) 6 7 V\nIFB Supply current intoTDI/TCLK during fuse blow 100 mA\ntFB Time toblow fuse 1 ms\nGeneral-Purpose□RegisterProgram□Counter\nStack□Pointer\nStatus□Register\nConstant□Generator\nGeneral-Purpose□Register\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterPC/R0\nSP/R1\nSR/CG1/R2\nCG2/R3\nR4\nR5\nR12\nR13General-Purpose□Register\nGeneral-Purpose□RegisterR6\nR7\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterR8\nR9\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterR10\nR11\nGeneral-Purpose□Register\nGeneral-Purpose□RegisterR14\nR15\n48MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6Detailed Description\n6.1 CPU\nThe MSP430 CPU has a16-bit RISC architecture that ishighly transparent totheapplication. All\noperations, other than program-flow instructions, areperformed asregister operations inconjunction with\nseven addressing modes forsource operand andfouraddressing modes fordestination operand.\nThe CPU isintegrated with 16registers that provide reduced instruction execution time. The register-to-\nregister operation execution time isonecycle oftheCPU clock.\nFour oftheregisters, R0toR3,arededicated asprogram counter, stack pointer, status register, and\nconstant generator, respectively. Theremaining registers aregeneral-purpose registers.\nPeripherals areconnected totheCPU using data, address, andcontrol buses, andcanbehandled with all\ninstructions.\nThe MSP430xG461x device family uses theMSP430X CPU andiscompletely backwards compatible with\ntheMSP430 CPU. Foracomplete description oftheMSP430X CPU, refer totheMSP430x4xx Family\nUser ’sGuide (SLAU056 ).\n49MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.2 Instruction Set\nThe instruction setconsists oftheoriginal 51instructions with three formats and seven address modes\nand additional instructions fortheexpanded address range. Each instruction can operate onword and\nbyte data. Table 6-1shows examples ofthethree types ofinstruction formats; theaddress modes are\nlisted inTable 6-2.\nTable 6-1.Instruction Word Formats\nFORMAT EXAMPLE OPERATION\nDual operands, source-destination ADD R4,R5 R4+R5→R5\nSingle operands, destination only CALL R8 PC→(TOS), R8→PC\nRelative jump, un/conditional JNE Jump-on-equal bit=0\n(1) NOTE: S=source D=destinationTable 6-2.Address Mode Descriptions\nADDRESS MODE S(1)D(1)SYNTAX EXAMPLE OPERATION\nRegister • • MOV Rs,Rd MOV R10,R11 R10→R11\nIndexed • • MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2+R5) →M(6+R6)\nSymbolic (PCrelative) • • MOV EDE,TONI M(EDE) →M(TONI)\nAbsolute • • MOV &MEM, &TCDAT M(MEM) →M(TCDAT)\nIndirect • MOV @Rn,Y(Rm) MOV @R10,Tab(R6) M(R10)→M(Tab+R6)\nIndirect autoincrement • MOV @Rn+,Rm MOV @R10+,R11M(R10)→R11\nR10 +2→R10\nImmediate • MOV #X,TONI MOV #45,TONI #45→M(TONI)\n50MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.3 Operating Modes\nThese devices have one active mode and five software-selectable low-power modes ofoperation. An\ninterrupt event canwake upthedevice from anyofthefivelow-power modes, service therequest, and\nrestore back tothelow-power mode onreturn from theinterrupt program.\nThefollowing sixoperating modes canbeconfigured bysoftware:\n•Active mode (AM)\n–Allclocks areactive\n•Low-power mode 0(LPM0)\n–CPU isdisabled\n–ACLK andSMCLK remain active. MCLK isdisabled\n–FLL+ loop control remains active\n•Low-power mode 1(LPM1)\n–CPU isdisabled\n–FLL+ loop control isdisabled\n–ACLK andSMCLK remain active. MCLK isdisabled\n•Low-power mode 2(LPM2)\n–CPU isdisabled\n–MCLK, FLL+ loop control andDCOCLK aredisabled\n–DCO DCgenerator remains enabled\n–ACLK remains active\n•Low-power mode 3(LPM3)\n–CPU isdisabled\n–MCLK, FLL+ loop control, andDCOCLK aredisabled\n–DCO DCgenerator isdisabled\n–ACLK remains active\n•Low-power mode 4(LPM4)\n–CPU isdisabled\n–ACLK isdisabled\n–MCLK, FLL+ loop control, andDCOCLK aredisabled\n–DCO DCgenerator isdisabled\n–Crystal oscillator isstopped\n51MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) Multiple source flags\n(2) Access andkeyviolations, KEYV andACCVIFG, only applicable toFGdevices.\n(3) Areset isgenerated iftheCPU tries tofetch instructions from within themodule register memory address range (0hto01FFh).\n(Non)maskable: theindividual interrupt-enable bitcandisable aninterrupt event, butthegeneral-interrupt enable cannot disable it.\n(4) Interrupt flags arelocated inthemodule.\n(5) Theinterrupt vectors ataddresses 0FFDAh to0FFC0h arenotused inthisdevice andcanbeused forregular program code if\nnecessary.6.4 Interrupt Vector Addresses\nThe interrupt vectors and thepower-up start address areintheaddress range 0FFFFh to0FFC0h. The\nvector contains the16-bit address oftheappropriate interrupt-handler instruction sequence.\nTable 6-3.Interrupt Sources, Flags, andVectors\nINTERRUPT SOURCE INTERRUPT FLAGSYSTEM\nINTERRUPTWORD\nADDRESSPRIORITY\nPower-Up\nExternal Reset\nWatchdog\nFlash MemoryWDTIFG\nKEYV(1)(2) Reset 0FFFEh 31,highest\nNMI\nOscillator Fault\nFlash Memory Access ViolationNMIIFG(1)(3)\nOFIFG(1)(3)\nACCVIFG(1)(4)(2)(Non)maskable\n(Non)maskable\n(Non)maskable0FFFCh 30\nTimer_B7 TBCCR0 CCIFG0(4)Maskable 0FFFAh 29\nTimer_B7TBCCR1 CCIFG1 toTBCCR6 CCIFG6,\nTBIFG(1)(4) Maskable 0FFF8h 28\nComparator_A CAIFG Maskable 0FFF6h 27\nWatchdog Timer+ WDTIFG Maskable 0FFF4h 26\nUSCI_A0, USCI_B0 Receive UCA0RXIFG, UCB0RXIFG(1)Maskable 0FFF2h 25\nUSCI_A0, USCI_B0 Transmit UCA0TXIFG, UCB0TXIFG(1)Maskable 0FFF0h 24\nADC12 ADC12IFG(1)(4)Maskable 0FFEEh 23\nTimer_A3 TACCR0 CCIFG0(4)Maskable 0FFECh 22\nTimer_A3TACCR1 CCIFG1 andTACCR2 CCIFG2,\nTAIFG(1)(4) Maskable 0FFEAh 21\nI/OPort P1(Eight Flags) P1IFG.0 toP1IFG.7(1)(4)Maskable 0FFE8h 20\nUSART1 Receive URXIFG1 Maskable 0FFE6h 19\nUSART1 Transmit UTXIFG1 Maskable 0FFE4h 18\nI/OPort P2(Eight Flags) P2IFG.0 toP2IFG.7(1)(4)Maskable 0FFE2h 17\nBasic Timer 1,RTC BTIFG Maskable 0FFE0h 16\nDMA DMA0IFG, DMA1IFG, DMA2IFG(1)(4)Maskable 0FFDEh 15\nDAC12 DAC12.0IFG, DAC12.1IFG(1)(4)Maskable 0FFDCh 14\nReserved Reserved(5)0FFDAh 13\n⋮ ⋮\n0FFC0h 0,lowest\n7 6 5 4 0 3 2 1 Address\n01h\nrw*0BTIE UTXIE1 URXIE1\nrw*0 rw*0UCA0TXIE UCA0RXIE\nrw*0 rw*0UCB0TXIE UCB0RXIE\nrw*0 rw*0\n7 6 5 4 0\nOFIE WDTIE3 2 1\nrw*0 rw*0 rw*0Address\n0h ACCVIE NMIIE\nrw*0\n52MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.5 Special Function Registers (SFRs)\nThe MSP430 SFRs areinthelowest address space and areorganized asbyte mode registers. SFRs\nshould beaccessed with byte instructions.\nLegend\nrw Bitcanberead andwritten.\nrw-0, rw-1 Bitcanberead andwritten. ItisReset orSetbyPUC.\nrw-(0), rw-(1) Bitcanberead andwritten. ItisReset orSetbyPOR.\nSFR bitisnotpresent indevice\n6.5.1 Interrupt Enable 1and2\nWDTIE Watchdog timer interrupt enable. Inactive ifwatchdog mode isselected.\nActive ifwatchdog timer isconfigured asageneral-purpose timer.\nOFIE Oscillator fault-interrupt enable\nNMIIE Nonmaskable interrupt enable\nACCVIE Flash access violation interrupt enable\nUCA0RXIE USCI_A0 receive-interrupt enable\nUCA0TXIE USCI_A0 transmit-interrupt enable\nUCB0RXIE USCI_B0 receive-interrupt enable\nUCB0TXIE USCI_B0 transmit-interrupt enable\nURXIE1 USART1 UART andSPIreceive-interrupt enable\nUTXIE1 USART1 UART andSPItransmit-interrupt enable\nBTIE Basic timer interrupt enable\n7 6 5 4 0\nUTXE13 2 1\nrw*0 rw*0Address\n05hURXE1\nUSPIE1\n7 6 5 4 0 3 2 1 Address\n04h\n7 6 5 4 0 3 2 1 Address\n03h BTIFG\nrw*0UTXIFG1 URXIFG1\nrw*1 rw*0UCA0TXIFG UCA0RXIFG\nrw*0 rw*0UCB0TXIFG UCB0RXIFG\nrw*0 rw*0\n7 6 5 4 0\nOFIFG WDTIFG3 2 1\nrw*0 rw*1 rw*(0)Address\n02h NMIIFG\n53MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.5.2 Interrupt Flag Register 1and2\nWDTIFG Setonwatchdog timer overflow (inwatchdog mode) orsecurity keyviolation\nReset onVCCpower-on orareset condition attheRST/NMI pininreset mode\nOFIFG Flag setonoscillator fault\nNMIIFG SetbytheRST/NMI pin\nUCA0RXIFG USCI_A0 receive-interrupt flag\nUCA0TXIFG USCI_A0 transmit-interrupt flag\nUCB0RXIFG USCI_B0 receive-interrupt flag\nUCB0TXIFG USCI_B0 transmit-interrupt flag\nURXIFG0 USART1: UART andSPIreceive flag\nUTXIFG0 USART1: UART andSPItransmit flag\nBTIFG Basic timer flag\n6.5.3 Module Enable Registers 1and2\nURXE1 USART1: UART mode receive enable\nUTXE1 USART1: UART mode transmit enable\nUSPIE1 USART1: SPImode transmit andreceive enable\nURXE1 USART1: UART mode receive enable\nUTXE1 USART1: UART mode transmit enable\nUSPIE1 USART1: SPImode transmit andreceive enable\n54MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.6 Memory Organization\nTable 6-4summarizes thememory organization fortheFG461x devices, and Table 6-5summarizes the\nmemory organization fortheCG461x devices.\nTable 6-4.MSP430FG461x Memory Organization\nMSP430FG4616 MSP430FG4617 MSP430FG4618 MSP430FG4619\nMemory\nMain: interrupt vector\nMain: code memorySize\nFlash\nFlash92KB\n0FFFFh-0FFC0h\n018FFFh-002100h92KB\n0FFFFh-0FFC0h\n019FFFh-003100h116KB\n0FFFFh-0FFC0h\n01FFFFh-003100h120KB\n0FFFFh-0FFC0h\n01FFFFh-002100h\nRAM Total Size 4KB\n020FFh-01100h8KB\n030FFh-01100h8KB\n030FFh-01100h4KB\n020FFh-01100h\nExtended Size 2KB\n020FFh-01900h6KB\n030FFh-01900h6KB\n030FFh-01900h2KB\n020FFh-01900h\nMirrored Size 2KB\n018FFh-01100h2KB\n018FFh-01100h2KB\n018FFh-01100h2KB\n018FFh-01100h\nInformation memory Size\nFlash256Byte\n010FFh-01000h256Byte\n010FFh-01000h256Byte\n010FFh-01000h256Byte\n010FFh-01000h\nBoot memory Size\nROM1KB\n0FFFh-0C00h1KB\n0FFFh-0C00h1KB\n0FFFh-0C00h1KB\n0FFFh-0C00h\nRAM\n(Mirrored at018FFh-\n01100h)Size 2KB\n09FFh-0200h2KB\n09FFh-0200h2KB\n09FFh-0200h2KB\n09FFh-0200h\nPeripherals 16bit\n8bit\n8-bit SFR01FFh-0100h\n0FFh-010h\n0Fh-00h01FFh-0100h\n0FFh-010h\n0Fh-00h01FFh-0100h\n0FFh-010h\n0Fh-00h01FFh-0100h\n0FFh-010h\n0Fh-00h\nTable 6-5.MSP430CG461x Memory Organization\nMSP430CG4616 MSP430CG4617 MSP430CG4618 MSP430CG4619\nMemory\nMain: interrupt vector\nMain: code memorySize\nROM\nROM92KB\n0FFFFh-0FFC0h\n018FFFh-002100h92KB\n0FFFFh-0FFC0h\n019FFFh-003100h116KB\n0FFFFh-0FFC0h\n01FFFFh-003100h120KB\n0FFFFh-0FFC0h\n01FFFFh-002100h\nRAM Total Size 4KB\n020FFh-01100h8KB\n030FFh-01100h8KB\n030FFh-01100h4KB\n020FFh-01100h\nExtended Size 2KB\n020FFh-01900h6KB\n030FFh-01900h6KB\n030FFh-01900h2KB\n020FFh-01900h\nMirrored Size 2KB\n018FFh-01100h2KB\n018FFh-01100h2KB\n018FFh-01100h2KB\n018FFh-01100h\nInformation memory Size\nROM256Byte\n010FFh-01000h256Byte\n010FFh-01000h256Byte\n010FFh-01000h256Byte\n010FFh-01000h\nBoot memory\n(Optional onCG)Size\nROM1KB\n0FFFh-0C00h1KB\n0FFFh-0C00h1KB\n0FFFh-0C00h1KB\n0FFFh-0C00h\nRAM\n(Mirrored at018FFh-\n01100h)Size 2KB\n09FFh-0200h2KB\n09FFh-0200h2KB\n09FFh-0200h2KB\n09FFh-0200h\nPeripherals 16bit\n8bit\n8-bit SFR01FFh-0100h\n0FFh-010h\n0Fh-00h01FFh-0100h\n0FFh-010h\n0Fh-00h01FFh-0100h\n0FFh-010h\n0Fh-00h01FFh-0100h\n0FFh-010h\n0Fh-00h\n55MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.7 Bootstrap Loader (BSL)\nThe BSL letsusers program theflash memory orRAM using aUART serial interface. Access totheMCU\nmemory through theBSL isprotected byuser-defined password. Abootstrap loader security key is\nprovided ataddress 0FFBEh todisable theBSL completely ortodisable theerasure oftheflash ifan\ninvalid password issupplied. The BSL isoptional forROM-based devices. Forcomplete description ofthe\nfeatures oftheBSL anditsimplementation, seetheapplication report Features oftheMSP430 Bootstrap\nLoader (SLAA089 ).\nBSLKEY DESCRIPTION\n00000hErasure offlash disabled ifaninvalid password\nissupplied\n0AA55h BSL disabled\nanyother value BSL enabled\nBSL FUNCTION PZ,ZCA, ZQW PACKAGE PINS\nData Transmit 87/A7 –P1.0\nData Receiver 86/E7 –P1.1\n6.8 Flash Memory\nThe flash memory canbeprogrammed bytheJTAG port, thebootstrap loader, orinsystem bytheCPU.\nThe CPU can perform single-byte and single-word writes totheflash memory. Features oftheflash\nmemory include:\n•Flash memory hasnsegments ofmain memory andtwosegments ofinformation memory (AandB)of\n128bytes each. Each segment inmain memory is512bytes insize.\n•Segments 0tonmay beerased inonestep, oreach segment may beindividually erased.\n•Segments Aand Bcanbeerased individually, orasagroup with segments 0-n. Segments Aand B\narealso called information memory.\n•New devices may have some bytes programmed intheinformation memory (needed fortest during\nmanufacturing). Theuser should perform anerase oftheinformation memory before thefirstuse.\n6.9 Peripherals\nPeripherals areconnected totheCPU through data, address, and control buses. Peripherals can be\nhandled using allinstructions. Forcomplete module descriptions, refer totheMSP430x4xx Family User ’s\nGuide .\n6.9.1 DMA Controller\nThe DMA controller allows movement ofdata from one memory address toanother without CPU\nintervention. Forexample, theDMA controller can beused tomove data from theADC12 conversion\nmemory toRAM. Using theDMA controller canincrease thethroughput ofperipheral modules. The DMA\ncontroller reduces system power consumption byallowing theCPU toremain insleep mode without\nhaving toawaken tomove data toorfrom aperipheral.\n56MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.9.2 Oscillator andSystem Clock\nThe clock system intheMSP430xG461x family ofdevices issupported bytheFLL+ module, which\nincludes support fora32768-Hz watch crystal oscillator, aninternal digitally controlled oscillator (DCO),\nand ahigh-frequency crystal oscillator. The FLL+ clock module isdesigned tomeet therequirements of\nboth lowsystem cost andlowpower consumption. The FLL+ features digital frequency locked loop (FLL)\nhardware that, inconjunction with adigital modulator, stabilizes theDCO frequency toaprogrammable\nmultiple ofthewatch crystal frequency. The internal DCO provides afast turnon clock source and\nstabilizes inless than 6µs.TheFLL+ module provides thefollowing clock signals:\n•Auxiliary clock (ACLK), sourced from a32768-Hz watch crystal orahigh-frequency crystal\n•Main clock (MCLK), thesystem clock used bytheCPU\n•Submain clock (SMCLK), thesubsystem clock used bytheperipheral modules\n•ACLK/n, thebuffered output ofACLK, ACLK/2, ACLK/4, orACLK/8\n6.9.3 Brownout, Supply Voltage Supervisor (SVS)\nThebrownout circuit provides theproper internal reset signal tothedevice during power-on andpower-off.\nThe SVS circuitry detects ifthesupply voltage drops below auser-selectable level and supports both\nsupply voltage supervision (the device isautomatically reset) andsupply voltage monitoring (the device is\nnotautomatically reset).\nThe CPU begins code execution after thebrownout circuit releases thedevice reset. However, VCCmay\nnothave ramped toVCC(min) atthat time. The user must make sure thedefault FLL+ settings arenot\nchanged until VCCreaches VCC(min) .Ifdesired, theSVS circuit can beused todetermine when VCC\nreaches VCC(min) .\n6.9.4 Digital I/O\nThere areten8-bit I/Oports implemented —ports P1through P10:\n•Allindividual I/Obitsareindependently programmable.\n•Anycombination ofinput, output, andinterrupt conditions ispossible.\n•Edge-selectable interrupt input capability foralltheeight bitsofports P1andP2.\n•Read andwrite access toport-control registers issupported byallinstructions\n•Ports P7/P8 andP9/P10 canbeaccessed word-wise asports PAandPB,respectively.\n6.9.5 Basic Timer1 andReal-Time Clock\nThe Basic Timer1 hastwoindependent 8-bit timers that canbecascaded toform a16-bit timer/counter.\nBoth timers canberead andwritten bysoftware. Basic Timer1 isextended toprovide anintegrated real-\ntime clock (RTC). Aninternal calendar compensates formonths with less than 31days andincludes leap-\nyear correction.\n6.9.6 LCD_A Drive With Regulated Charge Pump\nThe LCD_A driver generates thesegment andcommon signals required todrive asegment LCD display.\nThe LCD_A controller has dedicated data memory tohold segment drive information. Common and\nsegment signals aregenerated asdefined bythemode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are\nsupported bythisperipheral. The module canprovide aLCD voltage independent ofthesupply voltage\nwith itsintegrated charge pump. Furthermore itispossible tocontrol thelevel oftheLCD voltage and,\nthus, contrast bysoftware.\n6.9.7 Watchdog Timer (WDT+)\nThe primary function oftheWDT+ module istoperform acontrolled system restart after asoftware\nproblem occurs. Iftheselected time interval expires, asystem reset isgenerated. Ifthewatchdog function\nisnotneeded inanapplication, themodule can beconfigured asaninterval timer and can generate\ninterrupts atselected time intervals.\n57MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.9.8 Universal Serial Communication Interface (USCI)\nThe USCI modules areused forserial data communication. The USCI module supports synchronous\ncommunication protocols likeSPI (3-pin or4-pin), I2C,and asynchronous communication protocols like\nUART, enhanced UART with automatic baudrate detection, andIrDA.\nTheUSCI_A0 module provides support forSPI(3-pin or4-pin), UART, enhanced UART andIrDA.\nTheUSCI_B0 module provides support forSPI(3-pin or4-pin) andI2C.\n6.9.9 USART1\nThe hardware universal synchronous/asynchronous receive transmit (USART) peripheral module isused\nforserial data communication. The USART supports synchronous SPI(3-pin or4-pin) and asynchronous\nUART communication protocols, using double-buffered transmit andreceive channels.\n6.9.10 Hardware Multiplier\nThe multiplication operation issupported byadedicated peripheral module. The module performs 16×16,\n16×8,8×16,and 8×8bitoperations. The module supports signed and unsigned multiplication aswell as\nsigned and unsigned multiply-and-accumulate operations. The result ofanoperation can beaccessed\nimmediately after theoperands have been loaded intotheperipheral registers. Noadditional clock cycles\narerequired.\n6.9.11 Timer_A3\nTimer_A3 isa16-bit timer/counter with three capture/compare registers. Timer_A3 cansupport multiple\ncapture/compares, PWM outputs, and interval timing. Timer_A3 also hasextensive interrupt capabilities.\nInterrupts may begenerated from the counter onoverflow conditions and from each ofthe\ncapture/compare registers.\nTable 6-6.Timer_A3 Signal Connections\nINPUT PINNUMBER DEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE BLOCKMODULE OUT\nSIGNALOUTPUT PIN\nNUMBER\nPZ,ZCA, ZQW PZ,ZCA, ZQW\n82/B9 -P1.5 TACLK TACLK\nTimer NAACLK ACLK\nSMCLK SMCLK\n82/B9 -P1.5 TACLK INCLK\n87/A7 -P1.0 TA0 CCI0A\nCCR0 TA087/A7 -P1.0\n86/E7 -P1.1 TA0 CCI0B\nDVSS GND\nDVCC VCC\n85/D7 -P1.2 TA1 CCI1A\nCCR1 TA185/D7 -P1.2\nCAOUT (internal) CCI1B ADC12 (internal)\nDVSS GND\nDVCC VCC\n79/A10 -P2.0 TA2 CCI2A\nCCR2 TA279/A10 -P2.0\nACLK (internal) CCI2B\nDVSS GND\nDVCC VCC\n58MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.9.12 Timer_B7\nTimer_B7 isa16-bit timer/counter with seven capture/compare registers. Timer_B7 cansupport multiple\ncapture/compares, PWM outputs, and interval timing. Timer_B7 also hasextensive interrupt capabilities.\nInterrupts may begenerated from the counter onoverflow conditions and from each ofthe\ncapture/compare registers.\nTable 6-7.Timer_B7 Signal Connections\nINPUT PINNUMBER DEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE BLOCKMODULE OUT\nSIGNALOUTPUT PIN\nNUMBER\nPZ,ZCA, ZQW PZ,ZCA, ZQW\n83/B8 -P1.4 TBCLK TBCLK\nTimer NAACLK ACLK\nSMCLK SMCLK\n83/B8 -P1.4 TBCLK INCLK\n78/D8 -P2.1 TB0 CCI0A\nCCR0CCR0 TB0TB078/D8 -P2.1\n78/D8 -P2.1 TB0 CCI0B ADC12 (internal)\nDVSS GND\nDVCC VCC\n77/E8 -P2.2 TB1 CCI1A\nCCR1 TB177/E8 -P2.2\n77/E8 -P2.2 TB1 CCI1B ADC12 (internal)\nDVSS GND\nDVCC VCC\n76/A11 -P2.3 TB2 CCI2A\nCCR2 TB276/A11 -P2.3\n76/A11 -P2.3 TB2 CCI2B\nDVSS GND\nDVCC VCC\n67/E12 -P3.4 TB3 CCI3A\nCCR3 TB367/E12 -P3.4\n67/E12 -P3.4 TB3 CCI3B\nDVSS GND\nDVCC VCC\n66/G9 -P3.5 TB4 CCI4A\nCCR4 TB466/G9 -P3.5\n66/G9 -P3.5 TB4 CCI4B\nDVSS GND\nDVCC VCC\n65/F11 -P3.6 TB5 CCI5A\nCCR5 TB565/F11 -P3.6\n65/F11 -P3.6 TB5 CCI5B\nDVSS GND\nDVCC VCC\n64/F12 -P3.7 TB6 CCI6A\nCCR6 TB664/F12 -P3.7\nACLK (internal) CCI6B\nDVSS GND\nDVCC VCC\n59MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.9.13 Comparator_A\nThe primary function ofthe comparator_A module istosupport precision slope analog-to-digital\nconversions, battery-voltage supervision, andmonitoring ofexternal analog signals.\n6.9.14 ADC12\nThe ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a12-bit\nSAR core, sample select control, reference generator and a16word conversion-and-control buffer. The\nconversion-and-control buffer allows upto16independent ADC samples tobeconverted and stored\nwithout anyCPU intervention.\n6.9.15 DAC12\nThe DAC12 module isa12-bit R-ladder voltage-output DAC. The DAC12 canbeused in8-bit or12-bit\nmode and can beused inconjunction with theDMA controller. When multiple DAC12 modules are\npresent, they may begrouped together forsynchronous operation.\n6.9.16 OA\nThe MSP430xG461x hasthree configurable low-current general-purpose operational amplifiers. Each OA\ninput and output terminal issoftware-selectable and offer aflexible choice ofconnections forvarious\napplications. The OAopamps primarily support front-end analog signal conditioning before analog-to-\ndigital conversion.\nTable 6-8.OASignal Connections\nINPUT PIN\nNUMBER DEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE BLOCKMODULE\nOUTPUT SIGNALDEVICE OUTPUT\nSIGNALOUTPUT PIN\nNUMBER\nPZ PZ\n95-P6.0 OA0I0 OA0I0\nOA0 OA0OUTOA0O 96-P6.1\n97-P6.2 OA0I1 OA0I1 OA0O ADC12 (internal)\nDAC12_0OUT\n(internal)DAC12_0OUT\nDAC12_1OUT\n(internal)DAC12_1OUT\n3-P6.4 OA1I0 OA1I0\nOA1 OA1OUTOA1O 2-P6.3\n13-P5.0 OA1I1 OA1I1 OA1O 13-P5.0\nDAC12_0OUT\n(internal)DAC12_0OUT OA1O ADC12 (internal)\nDAC12_1OUT\n(internal)DAC12_1OUT\n5-P6.6 OA2I0 OA2I0\nOA2 OA2OUTOA2O 4-P6.5\n14-P10.7 OA2I1 OA2I1 OA2O 14-P10.7\nDAC12_0OUT\n(internal)DAC12_0OUT OA2O ADC12 (internal)\nDAC12_1OUT\n(internal)DAC12_1OUT\n60MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.9.17 Peripheral FileMap\nTable 6-9lists theregisters andaddresses forperipherals with word access. Table 6-10 lists theregisters\nandaddresses forperipherals with byte access.\nTable 6-9.Peripherals With Word Access\nMODULE REGISTER NAME ACRONYM ADDRESS\nWatchdog+ Watchdog timer control WDTCTL 0120h\nTimer_B7 Capture/compare register 6\nCapture/compare register 5\nCapture/compare register 4\nCapture/compare register 3\nCapture/compare register 2\nCapture/compare register 1\nCapture/compare register 0\nTimer_B register\nCapture/compare control 6\nCapture/compare control 5\nCapture/compare control 4\nCapture/compare control 3\nCapture/compare control 2\nCapture/compare control 1\nCapture/compare control 0\nTimer_B control\nTimer_B interrupt vectorTBCCR6\nTBCCR5\nTBCCR4\nTBCCR3\nTBCCR2\nTBCCR1\nTBCCR0\nTBR\nTBCCTL6\nTBCCTL5\nTBCCTL4\nTBCCTL3\nTBCCTL2\nTBCCTL1\nTBCCTL0\nTBCTL\nTBIV019Eh\n019Ch\n019Ah\n0198h\n0196h\n0194h\n0192h\n0190h\n018Eh\n018Ch\n018Ah\n0188h\n0186h\n0184h\n0182h\n0180h\n011Eh\nTimer_A3 Capture/compare register 2\nCapture/compare register 1\nCapture/compare register 0\nTimer_A register\nCapture/compare control 2\nCapture/compare control 1\nCapture/compare control 0\nTimer_A control\nTimer_A interrupt vectorTACCR2\nTACCR1\nTACCR0\nTAR\nTACCTL2\nTACCTL1\nTACCTL0\nTACTL\nTAIV0176h\n0174h\n0172h\n0170h\n0166h\n0164h\n0162h\n0160h\n012Eh\nHardware Multiplier Sum extend\nResult high word\nResult lowword\nSecond operand\nMultiply signed +accumulate/operand1\nMultiply +accumulate/operand1\nMultiply signed/operand1\nMultiply unsigned/operand1SUMEXT\nRESHI\nRESLO\nOP2\nMACS\nMAC\nMPYS\nMPY013Eh\n013Ch\n013Ah\n0138h\n0136h\n0134h\n0132h\n0130h\nFlash\n(FGdevices only)Flash control 3\nFlash control 2\nFlash control 1FCTL3\nFCTL2\nFCTL1012Ch\n012Ah\n0128h\nDMA DMA module control 0\nDMA module control 1\nDMA interrupt vectorDMACTL0\nDMACTL1\nDMAIV0122h\n0124h\n0126h\nDMA Channel 0 DMA channel 0control\nDMA channel 0source address\nDMA channel 0destination address\nDMA channel 0transfer sizeDMA0CTL\nDMA0SA\nDMA0DA\nDMA0SZ01D0h\n01D2h\n01D6h\n01DAh\nDMA Channel 1 DMA channel 1control\nDMA channel 1source address\nDMA channel 1destination address\nDMA channel 1transfer sizeDMA1CTL\nDMA1SA\nDMA1DA\nDMA1SZ01DCh\n01DEh\n01E2h\n01E6h\nDMA Channel 2 DMA channel 2control\nDMA channel 2source address\nDMA channel 2destination address\nDMA channel 2transfer sizeDMA2CTL\nDMA2SA\nDMA2DA\nDMA2SZ01E8h\n01EAh\n01EEh\n01F2h\n61MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments IncorporatedTable 6-9.Peripherals With Word Access (continued)\nMODULE REGISTER NAME ACRONYM ADDRESS\nADC12\nSee also Table 6-10Conversion memory 15\nConversion memory 14\nConversion memory 13\nConversion memory 12\nConversion memory 11\nConversion memory 10\nConversion memory 9\nConversion memory 8\nConversion memory 7\nConversion memory 6\nConversion memory 5\nConversion memory 4\nConversion memory 3\nConversion memory 2\nConversion memory 1\nConversion memory 0\nInterrupt-vector-word register\nInerrupt-enable register\nInerrupt-flag register\nControl register 1\nControl register 0ADC12MEM15\nADC12MEM14\nADC12MEM13\nADC12MEM12\nADC12MEM11\nADC12MEM10\nADC12MEM9\nADC12MEM8\nADC12MEM7\nADC12MEM6\nADC12MEM5\nADC12MEM4\nADC12MEM3\nADC12MEM2\nADC12MEM1\nADC12MEM0\nADC12IV\nADC12IE\nADC12IFG\nADC12CTL1\nADC12CTL0015Eh\n015Ch\n015Ah\n0158h\n0156h\n0154h\n0152h\n0150h\n014Eh\n014Ch\n014Ah\n0148h\n0146h\n0144h\n0142h\n0140h\n01A8h\n01A6h\n01A4h\n01A2h\n01A0h\nDAC12 DAC12_1 data\nDAC12_1 control\nDAC12_0 data\nDAC12_0 controlDAC12_1DAT\nDAC12_1CTL\nDAC12_0DAT\nDAC12_0CTL01CAh\n01C2h\n01C8h\n01C0h\nPort PA Port PAselection\nPort PAdirection\nPort PAoutput\nPort PAinputPASEL\nPADIR\nPAOUT\nPAIN03Eh\n03Ch\n03Ah\n038h\nPort PB Port PBselection\nPort PBdirection\nPort PBoutput\nPort PBinputPBSEL\nPBDIR\nPBOUT\nPBIN00Eh\n00Ch\n00Ah\n008h\n62MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments IncorporatedTable 6-10. Peripherals With Byte Access\nMODULE REGISTER NAME ACRONYM ADDRESS\nOA2 Operational Amplifier 2control register 1\nOperational Amplifier 2control register 0OA2CTL1\nOA2CTL00C5h\n0C4h\nOA1 Operational Amplifier 1control register 1\nOperational Amplifier 1control register 0OA1CTL1\nOA1CTL00C3h\n0C2h\nOA0 Operational Amplifier 0control register 1\nOperational Amplifier 0control register 0OA0CTL1\nOA0CTL00C1h\n0C0h\nLCD_A LCD Voltage Control 1\nLCD Voltage Control 0\nLCD Voltage Port Control 1\nLCD Voltage Port Control 0\nLCD memory 20\n:\nLCD memory 16\nLCD memory 15\n:\nLCD memory 1\nLCD control andmodeLCDAVCTL1\nLCDAVCTL0\nLCDAPCTL1\nLCDAPCTL0\nLCDM20\n:\nLCDM16\nLCDM15\n:\nLCDM1\nLCDCTL0AFh\n0AEh\n0ADh\n0ACh\n0A4h\n:\n0A0h\n09Fh\n:\n091h\n090h\nADC12\n(Memory control registers\nrequire byte access)ADC memory-control register 15\nADC memory-control register 14\nADC memory-control register 13\nADC memory-control register 12\nADC memory-control register 11\nADC memory-control register 10\nADC memory-control register 9\nADC memory-control register 8\nADC memory-control register 7\nADC memory-control register 6\nADC memory-control register 5\nADC memory-control register 4\nADC memory-control register 3\nADC memory-control register 2\nADC memory-control register 1\nADC memory-control register 0ADC12MCTL15\nADC12MCTL14\nADC12MCTL13\nADC12MCTL12\nADC12MCTL11\nADC12MCTL10\nADC12MCTL9\nADC12MCTL8\nADC12MCTL7\nADC12MCTL6\nADC12MCTL5\nADC12MCTL4\nADC12MCTL3\nADC12MCTL2\nADC12MCTL1\nADC12MCTL008Fh\n08Eh\n08Dh\n08Ch\n08Bh\n08Ah\n089h\n088h\n087h\n086h\n085h\n084h\n083h\n082h\n081h\n080h\nUSART1 Transmit buffer\nReceive buffer\nBaud rate\nBaud rate\nModulation control\nReceive control\nTransmit control\nUSART controlU1TXBUF\nU1RXBUF\nU1BR1\nU1BR0\nU1MCTL\nU1RCTL\nU1TCTL\nU1CTL07Fh\n07Eh\n07Dh\n07Ch\n07Bh\n07Ah\n079h\n078h\nUSCI USCI I2CSlave Address\nUSCI I2COwn Address\nUSCI Synchronous Transmit Buffer\nUSCI Synchronous Receive Buffer\nUSCI Synchronous Status\nUSCI I2CInterrupt Enable\nUSCI Synchronous BitRate 1\nUSCI Synchronous BitRate 0\nUSCI Synchronous Control 1\nUSCI Synchronous Control 0\nUSCI Transmit Buffer\nUSCI Receive Buffer\nUSCI Status\nUSCI Modulation Control\nUSCI Baud Rate 1\nUSCI Baud Rate 0\nUSCI Control 1\nUSCI Control 0\nUSCI IrDA Receive Control\nUSCI IrDA Transmit Control\nUSCI LINControlUCBI2CSA\nUCBI2COA\nUCBTXBUF\nUCBRXBUF\nUCBSTAT\nUCBI2CIE\nUCBBR1\nUCBBR0\nUCBCTL1\nUCBCTL0\nUCATXBUF\nUCARXBUF\nUCASTAT\nUCAMCTL\nUCABR1\nUCABR0\nUCACTL1\nUCACTL0\nUCAIRRCTL\nUCAIRTCTL\nUCAABCTL011Ah\n0118h\n06Fh\n06Eh\n06Dh\n06Ch\n06Bh\n06Ah\n069h\n068h\n067h\n066h\n065h\n064h\n063h\n062h\n061h\n060h\n05Fh\n05Eh\n05Dh\nComparator_A Comparator_A portdisable\nComparator_A control 2\nComparator_A control 1CAPD\nCACTL2\nCACTL105Bh\n05Ah\n059h\n63MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments IncorporatedTable 6-10. Peripherals With Byte Access (continued)\nMODULE REGISTER NAME ACRONYM ADDRESS\nBrownOUT, SVS SVS control register (Reset bybrownout signal) SVSCTL 056h\nFLL+Clock FLL+ Control 1\nFLL+ Control 0\nSystem clock frequency control\nSystem clock frequency integrator\nSystem clock frequency integratorFLL_CTL1\nFLL_CTL0\nSCFQCTL\nSCFI1\nSCFI0054h\n053h\n052h\n051h\n050h\nRTC\n(Basic Timer 1)Real Time Clock Year High Byte\nReal Time Clock Year Low Byte\nReal Time Clock Month\nReal Time Clock Day ofMonth\nBasic Timer1 Counter 2\nBasic Timer1 Counter 1\nReal Time Counter 4\n(Real Time Clock Day ofWeek)\nReal Time Counter 3\n(Real Time Clock Hour)\nReal Time Counter 2\n(Real Time Clock Minute)\nReal Time Counter 1\n(Real Time Clock Second)\nReal Time Clock Control\nBasic Timer1 ControlRTCYEARH\nRTCYEARL\nRTCMON\nRTCDAY\nBTCNT2\nBTCNT1\nRTCNT4\n(RTCDOW)\nRTCNT3\n(RTCHOUR)\nRTCNT2\n(RTCMIN)\nRTCNT1\n(RTCSEC)\nRTCCTL\nBTCTL04Fh\n04Eh\n04Dh\n04Ch\n047h\n046h\n045h\n044h\n043h\n042h\n041h\n040h\nPort P10 Port P10 selection\nPort P10 direction\nPort P10 output\nPort P10 inputP10SEL\nP10DIR\nP10OUT\nP10IN00Fh\n00Dh\n00Bh\n009h\nPort P9 Port P9selection\nPort P9direction\nPort P9output\nPort P9inputP9SEL\nP9DIR\nP9OUT\nP9IN00Eh\n00Ch\n00Ah\n008h\nPort P8 Port P8selection\nPort P8direction\nPort P8output\nPort P8inputP8SEL\nP8DIR\nP8OUT\nP8IN03Fh\n03Dh\n03Bh\n039h\nPort P7 Port P7selection\nPort P7direction\nPort P7output\nPort P7inputP7SEL\nP7DIR\nP7OUT\nP7IN03Eh\n03Ch\n03Ah\n038h\nPort P6 Port P6selection\nPort P6direction\nPort P6output\nPort P6inputP6SEL\nP6DIR\nP6OUT\nP6IN037h\n036h\n035h\n034h\nPort P5 Port P5selection\nPort P5direction\nPort P5output\nPort P5inputP5SEL\nP5DIR\nP5OUT\nP5IN033h\n032h\n031h\n030h\nPort P4 Port P4selection\nPort P4direction\nPort P4output\nPort P4inputP4SEL\nP4DIR\nP4OUT\nP4IN01Fh\n01Eh\n01Dh\n01Ch\nPort P3 Port P3selection\nPort P3direction\nPort P3output\nPort P3inputP3SEL\nP3DIR\nP3OUT\nP3IN01Bh\n01Ah\n019h\n018h\nPort P2 Port P2selection\nPort P2interrupt enable\nPort P2interrupt-edge select\nPort P2interrupt flag\nPort P2direction\nPort P2output\nPort P2inputP2SEL\nP2IE\nP2IES\nP2IFG\nP2DIR\nP2OUT\nP2IN02Eh\n02Dh\n02Ch\n02Bh\n02Ah\n029h\n028h\n64MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments IncorporatedTable 6-10. Peripherals With Byte Access (continued)\nMODULE REGISTER NAME ACRONYM ADDRESS\nPort P1 Port P1selection\nPort P1interrupt enable\nPort P1interrupt-edge select\nPort P1interrupt flag\nPort P1direction\nPort P1output\nPort P1inputP1SEL\nP1IE\nP1IES\nP1IFG\nP1DIR\nP1OUT\nP1IN026h\n025h\n024h\n023h\n022h\n021h\n020h\nSpecial functions SFR module enable 2\nSFR module enable 1\nSFR interrupt flag2\nSFR interrupt flag1\nSFR interrupt enable 2\nSFR interrupt enable 1ME2\nME1\nIFG2\nIFG1\nIE2\nIE1005h\n004h\n003h\n002h\n001h\n000h\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.x10 P1DIR .x\nP1IN.xDVSS\nDVSSPad□Logic\nDVSS\nP1IRQ.xDEN\nModule□X□IN10\nModule□X□OUTP1OUT .x\nNote : x = 0,1,2,3,4,5P1.0/TA 0\nP1.1/TA 0/MCLK\nP1.2/TA 1\nP1.3/TBOUTH /SVSOUT\nP1.4/TBCLK /SMCLK\nP1.5/TACLK /ACLK\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES .xP1IFG.xP1IE.x\n65MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10 Input/Output Schematics\n6.10.1 Port P1,P1.0 toP1.5, Input/Output With Schmitt Trigger\n66MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments IncorporatedTable 6-11. Port P1(P1.0 toP1.5) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS ORSIGNALS\nP1DIR.x P1SEL.x\nP1.0/TA0 0 P1.0 (I/O) I:0;O:1 0\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.1/TA0/MCLK 1 P1.1 (I/O) I:0;O:1 0\nTimer_A3.CCI0B 0 1\nMCLK 1 1\nP1.2/TA1 2 P1.2 (I/O) I:0;O:1 0\nTimer_A3.CCI1A 0 1\nTimer_A3.TA1 1 1\nP1.3/TBOUTH/SVSOUT 3 P1.3 (I/O) I:0;O:1 0\nTimer_B7.TBOUTH 0 1\nSVSOUT 1 1\nP1.4/TBCLK/SMCLK 4 P1.4 (I/O) I:0;O:1 0\nTimer_B7.TBCLK 0 1\nSMCLK 1 1\nP1.5/TACLK/ACLK 5 P1.5 (I/O) I:0;O:1 0\nTimer_A3.TACLK 0 1\nACLK 1 1\n-+Comp_ABus\nKeeper\nENDirection\n0: Input\n1: Output\nP1SEL.x10 P1DIR .x\nP1IN.xDVSS\nDVSSPad□Logic\nCAPD .x\nP1IRQ.xDEN\nModule□X□IN10\nModule□X□OUTP1OUT .x\nNote : x = 6,7P1.6/CA0\nP1.7/CA1\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES .xP1IFG.xP1IE .xP2CA0\nCA0\nCA1\nP2CA110\n10\n67MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare6.10.2 Port P1,P1.6, P1.7, Input/Output With Schmitt Trigger\nTable 6-12. Port P1(P1.6 andP1.7) PinFunctions\nPINNAME (P1.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nCAPD.x P1DIR.x P1SEL.x\nP1.6/CA0 6 P1.6 (I/O) 0 I:0;O:1 0\nCA0 1 X X\nP1.7/CA1 7 P1.7 (I/O) 0 I:0;O:1 0\nCA1 1 X X\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.x10 P2DIR .x\nP2IN.xDVSS\nDVSSPad□Logic\nTBOUTH\nP2IRQ.xDEN\nModule□X□IN10\nModule□X□OUTP2OUT .x\nNote : x = 0,1,2,3,6,7P2.0/TA2\nP2.1/TB0\nP2.2/TB1\nP2.3/TB2\nP2.6/CAOUT\nP2.7/ADC12CLK/DMAE 0\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.x\nP2IES .xP2IFG.xP2IE .x\n68MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.3 Port P2,P2.0 toP2.3, P2.6 toP2.7, Input/Output With Schmitt Trigger\n69MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) Setting TBOUTH causes allTimer_B outputs tobesettohigh impedance.Table 6-13. Port P2(P2.0, P2.1, P2.2, P2.3, P2.6 andP2.7) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS ORSIGNALS\nP2DIR.x P2SEL.x\nP2.0/TA2 0 P2.0 (I/O) I:0;O:1 0\nTimer_A3.CCI2A 0 1\nTimer_A3.TA2 1 1\nP2.1/TB0 1 P2.1 (I/O) I:0;O:1 0\nTimer_B7.CCI0A andTimer_B7.CCI0B 0 1\nTimer_B7.TB0(1)1 1\nP2.2/TB1 2 P2.2 (I/O) I:0;O:1 0\nTimer_B7.CCI1A andTimer_B7.CCI1B 0 1\nTimer_B7.TB1(1)1 1\nP2.3/TB3 3 P2.3 (I/O) I:0;O:1 0\nTimer_B7.CCI2A andTimer_B7.CCI2B 0 1\nTimer_B7.TB3(1)1 1\nP2.6/CAOUT 6 P2.6 (I/O) I:0;O:1 0\nCAOUT 1 1\nP2.7/ADC12CLK/DMAE0 7 P2.7 (I/O) I:0;O:1 0\nADC12CLK 1 1\nDMAE0 0 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.x10 P2DIR .x\nP2IN.xDVSS\nDVSSPad□Logic\nDVSS\nP2IRQ.xDEN\nModule□X□IN10\nModule□X□OUTP2OUT .x\nNote: x = 4,5P2.4/UCA 0TXD\nP2.5/UCA 0RXD\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xDirection□control\nfrom□Module□X\n70MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) When inUSCI mode, P2.4 issettooutput, P2.5 issettoinput.6.10.4 Port P2,P2.4 toP2.5, Input/Output With Schmitt Trigger\nTable 6-14. Port P2(P2.4 andP2.5) PinFunctions\nPINNAME (P2.x) x FUNCTIONCONTROL BITS OR\nSIGNALS(1)\nP2DIR.x P2SEL.x\nP2.4/UCA0TXD 4P2.4 (I/O) I:0;O:1 0\nUSCI_A0.UCA0TXD(2)X 1\nP2.5/UCA0RXD 5P2.5 (I/O) I:0;O:1 0\nUSCI_A0.UCA0RXD(2)X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP3SEL.x10 P3DIR .x\nP3IN.xDVSS\nDVSSPad□Logic\nDVSS\nDEN\nModule□X□IN10\nModule□X□OUTP3OUT .x\nNote: x = 0,1,2,3P3.0/UCB 0STE\nP3.1/UCB 0SIMO/UCB 0SDA\nP3.2/UCB 0SOMI/UCB 0SCL\nP3.3/UCB 0CLK\n71MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Thepindirection iscontrolled bytheUSCI module.\n(3) IftheI2Cfunctionality isselected theoutput drives only thelogical 0toVSSlevel.6.10.5 Port P3,P3.0 toP3.3, Input/Output With Schmitt Trigger\nTable 6-15. Port P3(P3.0 toP3.3) PinFunctions\nPINNAME (P3.x) x FUNCTIONCONTROL BITS OR\nSIGNALS(1)\nP3DIR.x P3SEL.x\nP3.0/UCB0STE 0 P3.0 (I/O) I:0;O:1 0\nUCB0STE(2)X 1\nP3.1/UCB0SIMO/UCB0SDA 1 P3.1 (I/O) I:0;O:1 0\nUCB0SIMO/UCB0SDA(2)(3)X 1\nP3.2/UCB0SOMI/UCB0SCL 2 P3.2 (I/O) I:0;O:1 0\nUCB0SOMI/UCB0SCL(2)(3)X 1\nP3.3/UCB0CLK 3 P3.3 (I/O) I:0;O:1 0\nUCB0CLK(2)X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP3SEL.x10 P3DIR .x\nP3IN.xDVSS\nDVSSPad□Logic\nTBOUTH\nDEN\nModule□X□IN10\nModule□X□OUTP3OUT .x\nNote: x = 4,5,6,7P3.4/TB3\nP3.5/TB4\nP3.6/TB5\nP3.7/TB6\n72MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) Setting TBOUTH causes allTimer_B outputs tobesettohigh impedance.6.10.6 Port P3,P3.4 toP3.7, Input/Output With Schmitt Trigger\nTable 6-16. Port P3(P3.4 toP3.7) PinFunctions\nPINNAME (P3.x) x FUNCTIONCONTROL BITS ORSIGNALS\nP3DIR.x P3SEL.x\nP3.4/TB3 4 P3.4 (I/O) I:0;O:1 0\nTimer_B7.CCI3A andTimer_B7.CCI3B 0 1\nTimer_B7.TB3(1)1 1\nP3.5/TB4 5 P3.5 (I/O) I:0;O:1 0\nTimer_B7.CCI4A andTimer_B7.CCI4B 0 1\nTimer_B7.TB4(1)1 1\nP3.6/TB5 6 P3.6 (I/O) I:0;O:1 0\nTimer_B7.CCI5A andTimer_B7.CCI5B 0 1\nTimer_B7.TB5(1)1 1\nP3.7/TB6 7 P3.7 (I/O) I:0;O:1 0\nTimer_B7.CCI6A andTimer_B7.CCI6B 0 1\nTimer_B7.TB6(1)1 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP4SEL.x10 P4DIR.x\nP4IN.xDVSS\nDVSSPad□Logic\nDVSS\nDEN\nModule□X□IN10\nModule□X□OUTP4OUT.x\nNote: x = 0,1P4.1/URXD 1\nP4.0/UTXD 1Direction□control\nfrom□Module□X\n73MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) When inUSART1 mode, P4.0 issettooutput, P4.1 issettoinput.6.10.7 Port P4,P4.0 toP4.1, Input/Output With Schmitt Trigger\nTable 6-17. Port P4(P4.0 toP4.1) PinFunctions\nPINNAME (P4.x) x FUNCTIONCONTROL BITS OR\nSIGNALS(1)\nP4DIR.x P4SEL.x\nP4.0/UTXD1 0 P4.0 (I/O) I:0;O:1 0\nUSART1.UTXD1(2)X 1\nP4.1/URXD1 1 P4.1 (I/O) I:0;O:1 0\nUSART1.URXD1(2)X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP4SEL.x10 P4DIR.x\nP4IN.xLCDS 32/36\nSegment□SyPad□Logic\nDVSS\nDEN\nModule□X□IN10\nModule□X□OUTP4OUT.x\nNote : x = 2,3,4,5,6,7\ny= 34,35,36,37,38,39P4.7/UCA0RXD /S34\nP4.6/UCA0TXD/S35\nP4.5/UCLK1/S36\nP4.4/SOMI1/S37\nP4.3/SIMO1/S38\nP4.2/STE1/S39Direction□control\nfrom□Module□X\n74MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Thepindirection iscontrolled bytheUSART1 module.6.10.8 Port P4,P4.2 toP4.7, Input/Output With Schmitt Trigger\nTable 6-18. Port P4(P4.2 toP4.5) PinFunctions\nPINNAME (P4.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP4DIR.x P4SEL.x LCDS36\nP4.2/STE1/S39 2P4.2 (I/O) I:0;O:1 0 0\nUSART1.STE1 X 1 0\nS39 X X 1\nP4.3/SIMO/S38 3P4.3 (I/O) I:0;O:1 0 0\nUSART1.SIMO1(2)X 1 0\nS38 X X 1\nP4.4/SOMI/S37 4P4.4 (I/O) I:0;O:1 0 0\nUSART1.SOMI1(2)X 1 0\nS37 X X 1\nP4.5/SOMI/S36 5P4.5 (I/O) I:0;O:1 0 0\nUSART1.UCLK1(2)X 1 0\nS36 X X 1\n75MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) When inUSCI mode, P4.6 issettooutput, P4.7 issettoinput.Table 6-19. Port P4(P4.6 andP4.7) PinFunctions\nPINNAME (P4.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP4DIR.x P4SEL.x LCDS32\nP4.6/UCA0TXD/S35 6P4.6 (I/O) I:0;O:1 0 0\nUSCI_A0.UCA0TXD(2)X 1 0\nS35 X X 1\nP4.7/UCA0RXD/S34 7P4.7 (I/O) I:0;O:1 0 0\nUSCI_A0.UCA0RXD(2)X 1 0\nS34 X X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP5SEL.x10 P5DIR.x\nP5IN.xLCDS 0\nSegment□Sy\n10 P5OUT.x\nP5.0/S1/A13/OA 1I1DVSSINCH=13#\nA13#Pad□Logic\n-+\nOA1Note:□□□x□=□0\ny□=□1\n76MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theP5SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying analog\nsignals.6.10.9 Port P5,P5.0, Input/Output With Schmitt Trigger\nTable 6-20. Port P5(P5.0) PinFunctions\nPINNAME (P5.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP5DIR.x P5SEL.x INCHxOAPx (OA1)\nOANx (OA1)LCDS0\nP5.0/S1/A13/OA1I1 0 P5.0 (I/O) I:0;O:1 0 X X 0\nOAI11 0 X X 1 0\nA13(2)X 1 13 X X\nS1enabled X 0 X X 1\nS1disabled X 1 X X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP5SEL.x10 P5DIR.x\nP5IN.xLCDS0\nSegment□Sy\n10 P5OUT.x\nP5.1/S0/A12/DAC 1DVSSINCH =12#\nA12#Pad□Logic\nDAC 12.1OPS\nDAC110\n2DVSS\n0 if□DAC12.1AMPx = 0 and□DAC 12.1OPS = 1\n1 if□DAC12.1AMPx = 1 and□DAC 12.1OPS = 1\n2 if□DAC12.1AMPx > 1 and□DAC 12.1OPS = 1Note:□□□x□=□1\ny□=□0\n77MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.10 Port P5,P5.1, Input/Output With Schmitt Trigger\n78MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theP5SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying analog\nsignals.Table 6-21. Port P5(P5.1) PinFunctions\nPINNAME (P5.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP5DIR.x P5SEL.x INCHx DAC12.1OPS DAC12.1AMPx LCDS0\nP5.1/S0/A12/DAC1 1 P5.1 (I/O) I:0;O:1 0 X 0 X 0\nDAC1 high impedance X X X 1 0 X\nDVSS X X X 1 1 X\nDAC1 output X X X 1 >1 X\nA12(2)X 1 12 0 X 0\nS0enabled X 0 X 0 X 1\nS0disabled X 1 X 0 X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP5SEL.x10 P5DIR.x\nP5IN.xLCD□SignalPad□Logic\nDVSS\n10 P5OUT.x\nNote : x = 2,3,4P5.2/COM1\nP5.3/COM2\nP5.4/COM3DVSS\n79MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare6.10.11 Port P5,P5.2 toP5.4, Input/Output With Schmitt Trigger\nTable 6-22. Port P5(P5.2 toP5.4) PinFunctions\nPINNAME (P5.x) x FUNCTIONCONTROL BITS OR\nSIGNALS(1)\nP5DIR.x P5SEL.x\nP5.2/COM1 2 P5.2 (I/O) I:0;O:1 0\nCOM1 X 1\nP5.3/COM2 3 P5.3 (I/O) I:0;O:1 0\nCOM2 X 1\nP5.4/COM3 4 P5.4 (I/O) I:0;O:1 0\nCOM3 X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP5SEL.x10 P5DIR.x\nP5IN.xLCD□SignalPad□Logic\nDVSS\n10 P5OUT.x\nNote : x = 5,6,7P5.5/R03\nP5.6/LCDREF /R13\nP5.7/R03DVSS\n80MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) External reference fortheLCD_A charge pump isapplied when VLCDREFx =01.Otherwise R13 isselected.6.10.12 Port P5,P5.5 toP5.7, Input/Output With Schmitt Trigger\nTable 6-23. Port P5(P5.5 toP5.7) PinFunctions\nPINNAME (P5.x) x FUNCTIONCONTROL BITS OR\nSIGNALS(1)\nP5DIR.x P5SEL.x\nP5.5/R03 5 P5.5 (I/O) I:0;O:1 0\nR03 X 1\nP5.6/LCDREF/R13 6 P5.6 (I/O) I:0;O:1 0\nR13 orLCDREF(2)X 1\nP5.7/R03 7 P5.7 (I/O) I:0;O:1 0\nR03 X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP6SEL.x10 P6DIR.x\nP6IN.xINCH =0/2/4#\nAy#Pad□Logic\n10\nDVSSP6OUT.xP6.0/A0/OA 0I0\nP6.2/A2/OA 0I1\nP6.4/A4/OA 1I0\n-+\nOA0/1Note:□□□x□=□0,□2,□4\ny□=□0,□1\n#□=□Signal□from□or□to ADC12\n81MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theP6SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying analog\nsignals.6.10.13 Port P6,P6.0, P6.2, andP6.4, Input/Output With Schmitt Trigger\nTable 6-24. Port P6(P6.0, P6.2, andP6.4) PinFunctions\nPINNAME (P6.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP6DIR.x P6SEL.xOAPx (OA0)\nOANx (OA0)OAPx (OA1)\nOANx (OA1)INCHx\nP6.0/A0/OA0I0 0 P6.0 (I/O) I:0;O:1 0 X X X\nOA0I0 0 X 0 X X\nA0(2)X 1 X X 0\nP6.2/A2/OA0I1 2 P6.2 (I/O) I:0;O:1 0 X X X\nOA0I1 0 X 1 X X\nA2(2)X 1 X X 2\nP6.4/A4/OA1I0 4 P6.4 (I/O) I:0;O:1 0 X X X\nOA1I0 0 X X 0 X\nA4(2)X 1 X X 4\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP6SEL.x10 P6DIR.x\nP6IN.xINCH =1/3/5#\nAy#Pad□Logic\n10\nDVSSP6OUT.xP6.1/A1/OA0O\nP6.3/A3/OA1O\nP6.5/A5/OA2O\n-+\nOAyOAPMx > 0\nOAADC 1\nNote:□□□x□=□1,□3,□5\ny□=□0,□1,□2\n#□=□Signal□from□or□to ADC12\n82MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theOAADC1 bitorsetting OAFCx =00willcause theoperational amplifier tobepresent atthepinaswellasinternally\nconnected tothecorresponding ADC12 input.\n(3) Setting theP6SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying analog\nsignals.6.10.14 Port P6,P6.1, P6.3, andP6.5 Input/Output With Schmitt Trigger\nTable 6-25. Port P6(P6.1, P6.3, andP6.5) PinFunctions\nPINNAME (P6.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP6DIR.x P6SEL.x OAADC1 OAPMx INCHx\nP6.1/A1/OA0O 1 P6.1 (I/O) I:0;O:1 0 X 0 X\nOA0O(2)X X 1 >0 X\nA1(3)X 1 X 0 1\nP6.3/A3/OA1O 3 P6.3 (I/O) I:0;O:1 0 X 0 X\nOA1O(2)X X 1 >0 X\nA3(3)X 1 X 0 3\nP6.5/A5/OA2O 5 P6.5 (I/O) I:0;O:1 0 X 0 X\nOA2O(2)X X 1 >0 X\nA5(3)X 1 X 0 5\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP6SEL .x10 P6DIR .x\nP6IN.xINCH=6#\nA6#Pad□Logic\n10\nDVSSP6OUT .xP6.6/A6/DAC0/OA 2I0\n-+\nOA 2\nDAC 0DAC12.0OPSDAC 12.0AMP > 0\n10\n2\n0 if□DAC 12.0AMPx = 0 and□DAC 12.0OPS = 0\n1 if□DAC 12.0AMPx = 1 and□DAC 12.0OPS = 0\n2 if□DAC 12.0AMPx > 1 and□DAC 12.0OPS = 0DVSSNote:□□□x□=□6\n#□=□Signal□from□or□to ADC12\n83MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.15 Port P6,P6.6, Input/Output With Schmitt Trigger\n84MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theP6SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying analog\nsignals.Table 6-26. Port P6(P6.6) PinFunctions\nPINNAME (P6.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP6DIR.x P6SEL.x INCHx DAC12.0OPS DAC12.0AMPxOAPx (OA2)\nOANx (OA2)\nP6.6/A6/DAC0/OA2I0 6 P6.6 (I/O) I:0;O:1 0 X 1 X X\nDAC0 high impedance X X X 0 0 X\nDVSS X X X 0 1 X\nDAC0 output X X X 0 >1 X\nA6(2)X 1 6 X X X\nOA2I0 0 X 0 X X 0\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP6SEL .x10 P6DIR .x\nP6IN.xINCH=7#\nA7#Pad□Logic\n10\nDVSSP6OUT .x\nP6.7/A7/DAC 1/SVSIN\nDAC 1DAC12.1OPSDAC 12.1AMP > 0\n10\n2\n0 if□DAC 12.1AMPx = 0 and□DAC 12.1OPS = 0\n1 if□DAC 12.1AMPx = 1 and□DAC 12.1OPS = 0\n2 if□DAC 12.1AMPx > 1 and□DAC 12.1OPS = 0To□SVS□Mux\nVLD =15\nDVSSNote:□□□x□=□7\n#□=□Signal□from□or□to ADC12\n85MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.16 Port P6,P6.7, Input/Output With Schmitt Trigger\n86MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theP6SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying analog\nsignals.Table 6-27. Port P6(P6.7) PinFunctions\nPINNAME (P6.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP6DIR.x P6SEL.x INCHx DAC12.1OPS DAC12.1AMPx\nP6.7/A7/DAC1/SVSIN 7 P6.7 (I/O) I:0;O:1 0 X 1 X\nDAC1 high impedance X X X 0 0\nDVSS X X X 0 1\nDAC1 output X X X 0 >1\nA7(2)X 1 7 X X\nSVSIN(2)0 1 0 1 X\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP7SEL.x10 P7DIR.x\nP7IN.xLCDS28/32\nSegment□SyPad□Logic\nDVSS\nDEN\nModule□X□IN10\nModule□X□OUTP7OUT .x\nP7.3/UCA0CLK/S30\nP7.2/UCA0SOMI/S31\nP7.1/UCA0SIMO/S32\nP7.0/UCA0STE/S33Direction□control\nfrom□Module□X\nNote:□□□x□=□0,□1,□2,□3\ny□=□30,□31,□32,□33\n87MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.17 Port P7,P7.0 toP7.3, Input/Output With Schmitt Trigger\n88MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Thepindirection iscontrolled bytheUSCI module.Table 6-28. Port P7(P7.0 andP7.1) PinFunctions\nPINNAME (P7.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP7DIR.x P7SEL.x LCDS32\nP7.0/UCA0STE/S33 0 P7.0 (I/O) I:0;O:1 0 0\nUSCI_A0.UCA0STE(2)X 1 0\nS33(1)X X 1\nP7.1/UCA0SIMO/S32 1 P7.1 (I/O) I:0;O:1 0 0\nUSCI_A0.UCA0SIMO(2)X 1 0\nS32 X X 1\n(1) X=don\'tcare\n(2) Thepindirection iscontrolled bytheUSCI module.Table 6-29. Port P7(P7.2 andP7.3) PinFunctions\nPINNAME (P7.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP7DIR.x P7SEL.x LCDS28\nP7.2/UCA0SOMI/S31 2 P7.2 (I/O) I:0;O:1 0 0\nUSCI_A0.UCA0SOMI(2)X 1 0\nS31 X X 1\nP7.3/UCA0CLK/S30 3 P7.3 (I/O) I:0;O:1 0 0\nUSCI_A0.UCA0CLK(2)X 1 0\nS30 X X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP7SEL.x10 P7DIR.x\nP7IN.xLCDS 24/28\nSegment□SyPad□Logic\nDVSS\n10 P7OUT.x\nP7.7/S26\nP7.6/S27\nP7.5/S28\nP7.4/S29DVSS\nNote:□□□x□=□4,□5,□6,□7\ny□=□26,□27,□28,□29\n89MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare6.10.18 Port P7,P7.4 toP7.7, Input/Output With Schmitt Trigger\nTable 6-30. Port P7(P7.4 andP7.5) PinFunctions\nPINNAME (P7.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP7DIR.x P7SEL.x LCDS28\nP7.4/S29 4 P7.4 (I/O) I:0;O:1 0 0\nS29 X X 1\nP7.5/S28 5 P7.5 (I/O) I:0;O:1 0 0\nS28 X X 1\n(1) X=don\'tcareTable 6-31. Port P7(P7.6 andP7.7) PinFunctions\nPINNAME (P7.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP7DIR.x P7SEL.x LCDS24\nP7.6/S27 6 P7.6 (I/O) I:0;O:1 0 0\nS27 X X 1\nP7.7/S26 7 P7.7 (I/O) I:0;O:1 0 0\nS26 X X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP8SEL.x10 P8DIR.x\nP8IN.xLCDS 16/20/24\nSegment□SyPad□Logic\nDVSS\n10 P8OUT.x\nNote : x = 0,1,2,3,4,5,6,7\ny = 25,24,23,22,21,20,19,18P8.7/S18\nP8.6/S19\nP8.5/S20\nP8.4/S21\nP8.3/S22\nP8.2/S23\nP8.1/S24\nP8.0/S25DVSS\n90MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare6.10.19 Port P8,P8.0 toP8.7, Input/Output With Schmitt Trigger\nTable 6-32. Port P8(P8.0 andP8.1) PinFunctions\nPINNAME (P8.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP8DIR.x P8SEL.x LCDS16\nP8.0/S18 0 P8.0 (I/O) I:0;O:1 0 0\nS18 X X 1\nP8.1/S19 0 P8.0 (I/O) I:0;O:1 0 0\nS19 X X 1\n(1) X=don\'tcareTable 6-33. Port P8(P8.2 toP8.5) PinFunctions\nPINNAME (P8.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP8DIR.x P8SEL.x LCDS20\nP8.2/S20 2 P8.2 (I/O) I:0;O:1 0 0\nS20 X X 1\nP8.3/S21 3 P8.3 (I/O) I:0;O:1 0 0\nS21 X X 1\nP8.4/S22 4 P8.4 (I/O) I:0;O:1 0 0\nS22 X X 1\nP8.5/S23 5 P8.5 (I/O) I:0;O:1 0 0\nS23 X X 1\n91MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcareTable 6-34. Port P8(P8.6 andP8.7) PinFunctions\nPINNAME (P8.x) X FUNCTIONCONTROL BITS ORSIGNALS(1)\nP8DIR.x P8SEL.x LCDS24\nP8.6/S24 6 P8.6 (I/O) I:0;O:1 0 0\nS24 X X 1\nP8.7/S25 7 P8.7 (I/O) I:0;O:1 0 0\nS25 X X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP9SEL.x10 P9DIR.x\nP9IN.xLCDS 8/12/16\nSegment□SyPad□Logic\nDVSS\n10 P9OUT.x\nNote : x = 0,1,2,3,4,5,6,7\ny = 17,16,15,14,13,12,11 ,10P9.7/S10\nP9.6/S11\nP9.5/S12\nP9.4/S13\nP9.3/S14\nP9.2/S15\nP9.1/S16\nP9.0/S17DVSS\n92MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare6.10.20 Port P9,P9.0 toP9.7, Input/Output With Schmitt Trigger\nTable 6-35. Port P9(P9.0 andP9.1) PinFunctions\nPINNAME (P9.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP9DIR.x P9SEL.x LCDS16\nP9.0/S17 0 P9.0 (I/O) I:0;O:1 0 0\nS17 X X 1\nP9.1/S16 1 P9.1 (I/O) I:0;O:1 0 0\nS16 X X 1\n(1) X=don\'tcareTable 6-36. Port P9(P9.2 toP9.5) PinFunctions\nPINNAME (P9.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP9DIR.x P9SEL.x LCDS12\nP9.2/S15 2 P9.2 (I/O) I:0;O:1 0 0\nS15 X X 1\nP9.3/S14 3 P9.3 (I/O) I:0;O:1 0 0\nS14 X X 1\nP9.4/S13 4 P9.4 (I/O) I:0;O:1 0 0\nS13 X X 1\nP9.5/S12 5 P9.5 (I/O) I:0;O:1 0 0\nS12 X X 1\n93MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcareTable 6-37. Port P9(P9.6 andP9.7) PinFunctions\nPINNAME (P9.x x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP9DIR.x P9SEL.x LCDS8\nP9.6/S11 6 P9.6 (I/O) I:0;O:1 0 0\nS11 X X 1\nP9.7/S10 7 P9.7 (I/O) I:0;O:1 0 0\nS10 X X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP10SEL.x10 P10DIR.x\nP10IN.xLCDS 4/8\nSegment□SyPad□Logic\nDVSS\n10 P10OUT.x\nNote : x = 0,1,2,3,4,5\ny = 9,8,7,6,5,4P10.5/S4\nP10.4/S5\nP10.3/S6\nP10.2/S7\nP10.1/S8\nP10.0/S9DVSS\n94MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare6.10.21 Port P10, P10.0 toP10.5, Input/Output With Schmitt Trigger\nTable 6-38. Port P10(P10.0 andP10.1) PinFunctions\nPINNAME (P10.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP10DIR.x P10SEL.x LCDS8\nP10.0/S9 0 P10.0 (I/O) I:0;O:1 0 0\nS9 X X 1\nP10.1/S8 1 P10.1 (I/O) I:0;O:1 0 0\nS8 X X 1\n(1) X=don\'tcareTable 6-39. Port P10(P10.2 toP10.5) PinFunctions\nPINNAME (P10.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP10DIR.x P10SEL.x LCDS4\nP10.2/S7 2 P10.2 (I/O) I:0;O:1 0 0\nS7 X X 1\nP10.3/S6 3 P10.3 (I/O) I:0;O:1 0 0\nS6 X X 1\nP10.4/S5 4 P10.4 (I/O) I:0;O:1 0 0\nS5 X X 1\nP10.5/S4 5 P10.5 (I/O) I:0;O:1 0 0\nS4 X X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP10SEL.x10 P10DIR.x\nP10IN.xLCDS 0\nSegment□Sy\n10 P10OUT.x\nNote : x = 6\ny= 3P10.6/S3/A15DVSSINCH=15#\nA15#Pad□Logic\n95MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theP10SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying\nanalog signals.6.10.22 Port P10, P10.6, Input/Output With Schmitt Trigger\nTable 6-40. Port P10(P10.6) PinFunctions\nPINNAME (P10.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP10DIR.x P10SEL.x INCHx LCDS0\nP10.6/S3/A15\n6P5.0 (I/O) I:0;O:1 0 X 0\nA15(2)X 1 15 0\nS3enabled X 0 X 1\nS3disabled X 1 X 1\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP10SEL.x10 P10DIR.x\nP10IN.xLCDS 0\nSegment□Sy\n10 P10OUT.x\nNote : x = 7\ny = 2P10.7/S2/A14/OA 2I1DVSSINCH=14#\nA14#Pad□Logic\n-+\nOA2\n96MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated(1) X=don\'tcare\n(2) Setting theP10SEL.x bitdisables theoutput driver andtheinput Schmitt trigger toprevent parasitic cross currents when applying\nanalog signals.6.10.23 Port P10, P10.7, Input/Output With Schmitt Trigger\nTable 6-41. Port P10(P10.7) PinFunctions\nPINNAME (P10.x) x FUNCTIONCONTROL BITS ORSIGNALS(1)\nP10DIR.x P10SEL.x INCHxOAPx (OA1)\nOANx (OA1)LCDS0\nP10.7/S2/A14/OA2I1 7 P10.7(I/O) I:0;O:1 0 X X 0\nA14(2)X 1 14 X 0\nOA2I1(2)0 X X 1 0\nS2enabled X 0 X X 1\nS2disabled X 1 X X 1\nVeREF+/DAC0\n#Reference□Voltage□to ADC12\n1\n0\'0\',□if□DAC12CALON□=□0\nDAC12AMPx>1 AND□DAC12OPS=1\n\'1\',□if□DAC12AMPx=1\'1\',□if□DAC12AMPx>1+\n-\nDAC12OPSReference□Voltage□to□DAC1\nReference□Voltage□to□DAC0\nIf□the□reference□of□DAC0□is□taken□from□pin□VeREF+/DAC0 ,□unpredictable□voltage□levels□will□be□on□pin.\nIn□this□situation,□the□DAC0□output□is□fed□back□to□its□own□reference□input.#DAC0_2_OADAC12.0OPS\n10\nP6.6/A6/DAC0/OA2I0\n97MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.24 VeREF+/DAC0\nTDITDO\nTMSTDI/TCLKTDO/TDI\nControlled\nby□JTAG\nTCKTMS\nTCKDVCCControlled□by□JTAG\nTestJTAG\nand\nEmulation\nModuleDVCCDVCC\nBurn□and□Test\nFuse\nRST/NMI\nGD\nSU\nGD\nSU TCKTau□~□50□ns\nBrownoutControlled□by□JTAG\n98MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.25 JTAG Pins TMS, TCK, TDI/TCLK, TDO/TDI, Input/Output With Schmitt Trigger orOutput\nTime□TMS□Goes□Low After□POR\nTMS\nI(TF)\nITDI/TCLK\n99MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Detailed Description Copyright ©2006 –2020, Texas Instruments Incorporated6.10.26 JTAG Fuse Check Mode\nDevices thathave thefuse ontheTDI/TCLK terminal have afuse check mode thattests thecontinuity of\nthefuse thefirsttime theJTAG port isaccessed after apower-on reset (POR). When activated, afuse\ncheck current (I(TF))of1mAat3Vcanflow from theTDI/TCLK pintoground ifthefuse isnotburned.\nCare must betaken toavoid accidentally activating thefuse check mode and increasing overall system\npower consumption.\nActivation ofthefuse check mode occurs with thefirstnegative edge ontheTMS pinafter power uporif\ntheTMS isbeing held lowduring power up.The second positive edge ontheTMS pindeactivates the\nfuse check mode. After deactivation, thefuse check mode remains inactive until another POR occurs.\nAfter each POR thefuse check mode hasthepotential tobeactivated.\nThe fuse check current only flows when thefuse check mode isactive andtheTMS pinisinalowstate\n(see Figure 6-1).Therefore, theadditional current flow can beprevented byholding theTMS pinhigh\n(default condition). The JTAG pins are terminated internally and therefore donotrequire external\ntermination.\nFigure 6-1.Fuse Check Mode Current\n100MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Device andDocumentation Support Copyright ©2006 –2020, Texas Instruments Incorporated7Device andDocumentation Support\n7.1 Device Support\n7.1.1 Getting Started andNext Steps\nFormore information ontheMSP430F4x family ofdevices andthetools andlibraries thatareavailable to\nhelp with your development, visittheGetting Started page.\n7.1.2 Development Tools Support\nAllMSP430 ™microcontrollers aresupported byawide variety ofsoftware and hardware development\ntools. Tools areavailable from TIandvarious third parties. See them allatwww.ti.com/msp430tools .\n7.1.2.1 Hardware Features\nSee theComposer Studio forMSP430 User\'s Guide (SLAU157 )fordetails ontheavailable features.\nMSP430\nArchitecture4-Wire\nJTAG2-Wire\nJTAGBreak-\npoints\n(N)Range\nBreak-\npointsClock\nControlState\nSequencerTrace\nBufferLPMx.5\nDebugging\nSupport\nMSP430 Yes No 2 No Yes No No No\n7.1.2.2 Recommended Hardware Options\n7.1.2.2.1 Target Socket Boards\nThe target socket boards allow easy programming and debugging ofthedevice using JTAG. They also\nfeature header pinouts forprototyping. Target socket boards areorderable individually orasakitwith the\nJTAG programmer and debugger included. The following table shows thecompatible target boards and\nthesupported packages.\nPackage Target Board andProgrammer Bundle Target Board Only\n100-pin LQFP (PZ) MSP-FET430U100 MSP-TS430PZ100\n7.1.2.2.2 Experimenter Boards\nExperimenter Boards and Evaluation kitsareavailable forsome MSP430 devices. These kitsfeature\nadditional hardware components and connectivity forfullsystem evaluation and prototyping. See\nwww.ti.com/msp430tools fordetails.\n7.1.2.2.3 Debugging andProgramming Tools\nHardware programming and debugging tools areavailable from TIand from itsthird party suppliers. See\nthefulllistofavailable tools atwww.ti.com/msp430tools .\n7.1.2.2.4 Production Programmers\nThe production programmers expedite loading firmware todevices byprogramming several devices\nsimultaneously.\nPart Number PCPort Features Provider\nMSP-GANG Serial andUSB Program uptoeight devices atatime. Works with PCorstandalone. Texas Instruments\n7.1.2.3 Recommended Software Options\n7.1.2.3.1 Integrated Development Environments\nSoftware development tools areavailable from TIorfrom third parties. Open source solutions arealso\navailable.\nThis device issupported byCode Composer Studio ™IDE(CCS).\n101MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Device andDocumentation Support Copyright ©2006 –2020, Texas Instruments Incorporated7.1.2.3.2 MSP430Ware\nMSP430Ware isacollection ofcode examples, data sheets, and other design resources forallMSP430\ndevices delivered inaconvenient package. Inaddition toproviding acomplete collection ofexisting\nMSP430 design resources, MSP430Ware also includes ahigh-level API called MSP430 Driver Library.\nThis library makes iteasy toprogram MSP430 hardware. MSP430Ware isavailable asacomponent of\nCCS orasastandalone package.\n7.1.2.3.3 Command-Line Programmer\nMSP430 Flasher isanopen-source shell-based interface forprogramming MSP430 microcontrollers\nthrough aFET programmer oreZ430 using JTAG orSpy-Bi-Wire (SBW) communication. MSP430 Flasher\ncanbeused todownload binary files (.txtor.hex) files directly totheMSP430 microcontroller without the\nneed foranIDE.\n7.1.3 Device Nomenclature\nTodesignate thestages intheproduct development cycle, TIassigns prefixes tothepart numbers ofall\nMSP MCU devices. Each MSP MCU commercial family member hasone oftwoprefixes: MSP orXMS.\nThese prefixes represent evolutionary stages ofproduct development from engineering prototypes (XMS)\nthrough fully qualified production devices (MSP).\nXMS –Experimental device that isnot necessarily representative ofthe final device\'s electrical\nspecifications\nMSP –Fully qualified production device\nXMS devices areshipped against thefollowing disclaimer:\n"Developmental product isintended forinternal evaluation purposes."\nMSP devices have been characterized fully, and thequality and reliability ofthedevice have been\ndemonstrated fully. TI\'sstandard warranty applies.\nPredictions show that prototype devices (XMS) have agreater failure rate than thestandard production\ndevices. TIrecommends thatthese devices notbeused inanyproduction system because their expected\nend-use failure ratestillisundefined. Only qualified production devices aretobeused.\nTIdevice nomenclature also includes asuffix with thedevice family name. This suffix indicates the\ntemperature range, package type, and distribution format. Figure 7-1provides alegend forreading the\ncomplete device name.\nProcessor Family CC = Embedded RF Radio\nMSP = Mixed-Signal Processor\nXMS = Experimental Silicon\nPMS = Prototype Device\nMCU Platform 430 = MSP430 low-power microcontroller platform\nDevice Type Memory Type\nC = ROM\nF = Flash\nFR = FRAM\nG = Flash\nL = No nonvolatile memorySpecialized Application\nAFE = Analog front end\nBQ = Contactless power\nCG = ROM medical\nFE = Flash energy meter\nFG = Flash medical\nFW = Flash electronic flow meter\nSeries 1 = Up to 8 MHz\n2 = Up to 16 MHz\n3 = Legacy\n4 = Up to 16 MHz with LCD driver5 = Up to 25 MHz\n6 = Up to 25 MHz with LCD driver\n0 = Low-voltage series\nFeature Set Various levels of integration within a series\nOptional: Revision Updated version of the base part number\nOptional: Temperature Range S = 0°C to 50°C\nC = 0°C to 70°C\nI = –40°C to 85°C\nT = –40°C to 105°C\nPackaging http://www.ti.com/packaging\nOptional: Tape and Reel T = Small reel\nR = Large reel\nNo markings = Tube or tray\nOptional: Additional Features -EP = Enhanced product (–40°C to 105°C)\n-HT = Extreme temperature parts (–55°C to 150°C)\n-Q1 = Automotive Q100 qualifiedMSP 430 F5438 AIPM T-EP\nProcessor Family\nSeries Optional: Temperature RangeMCU Platform\nPackaging Device Type\nOptional: RevisionOptional: Tape and Reel\nFeature SetOptional: Additional Features\n102MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Device andDocumentation Support Copyright ©2006 –2020, Texas Instruments IncorporatedFigure 7-1.Device Nomenclature\n103MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Device andDocumentation Support Copyright ©2006 –2020, Texas Instruments Incorporated7.2 Documentation Support\nThe following documents describe theMSP430FG461x and MSP430CG461x devices. Copies ofthese\ndocuments areavailable ontheInternet atwww.ti.com .\nSLAU056 MSP430F4xx Family User\'s Guide. Detailed information onthemodules and peripherals\navailable inthisdevice family.\nSLAZ369 MSP430FG4619 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\nSLAZ368 MSP430FG4618 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\nSLAZ367 MSP430FG4617 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\nSLAZ366 MSP430FG4616 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\nSLAZ123 MSP430CG4619 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\nSLAZ122 MSP430CG4618 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\nSLAZ121 MSP430CG4617 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\nSLAZ120 MSP430CG4616 Device Erratasheet. Describes theknown exceptions tothefunctional\nspecifications forallsilicon revisions ofthedevice.\n7.3 Related Links\nTable 7-1lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 7-1.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nMSP430FG4619 Click here Click here Click here Click here Click here\nMSP430FG4618 Click here Click here Click here Click here Click here\nMSP430FG4617 Click here Click here Click here Click here Click here\nMSP430FG4616 Click here Click here Click here Click here Click here\nMSP430CG4619 Click here Click here Click here Click here Click here\nMSP430CG4618 Click here Click here Click here Click here Click here\nMSP430CG4617 Click here Click here Click here Click here Click here\nMSP430CG4616 Click here Click here Click here Click here Click here\n104MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nSLAS508K –APRIL 2006 –REVISED MAY 2020 www.ti.com\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Device andDocumentation Support Copyright ©2006 –2020, Texas Instruments Incorporated7.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bythe\nrespective contributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews;\nseeTI\'sTerms ofUse.\nTIE2E™Community\nTI\'s Engineer-to-Engineer (E2E) Community .Created tofoster collaboration among engineers. At\ne2e.ti.com, youcanaskquestions, share knowledge, explore ideas, and help solve problems with fellow\nengineers.\nTIEmbedded Processors Wiki\nTexas Instruments Embedded Processors Wiki.Established tohelp developers getstarted with embedded\nprocessors from Texas Instruments and tofoster innovation and growth ofgeneral knowledge about the\nhardware andsoftware surrounding these devices.\n7.5 Trademarks\nMSP430, MicroStar Junior, Code Composer Studio, E2E aretrademarks ofTexas Instruments.\n7.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n7.7 Export Control Notice\nRecipient agrees tonotknowingly export orre-export, directly orindirectly, anyproduct ortechnical data\n(asdefined bytheU.S., EU, and other Export Administration Regulations) including software, orany\ncontrolled product restricted byother applicable national regulations, received from disclosing party under\nnondisclosure obligations (ifany), oranydirect product ofsuch technology, toany destination towhich\nsuch export orre-export isrestricted orprohibited byU.S. orother applicable laws, without obtaining prior\nauthorization from U.S. Department ofCommerce and other competent Government authorities tothe\nextent required bythose laws.\n7.8 Glossary\nTIGlossary This glossary listsandexplains terms, acronyms, anddefinitions.\n105MSP430FG4619 ,MSP430FG4618 ,MSP430FG4617 ,MSP430FG4616\nMSP430CG4619 ,MSP430CG4618 ,MSP430CG4617 ,MSP430CG4616\nwww.ti.com SLAS508K –APRIL 2006 –REVISED MAY 2020\nSubmit Documentation Feedback\nProduct Folder Links: MSP430FG4619 MSP430FG4618 MSP430FG4617 MSP430FG4616 MSP430CG4619\nMSP430CG4618 MSP430CG4617 MSP430CG4616Mechanical, Packaging, andOrderable Information Copyright ©2006 –2020, Texas Instruments Incorporated8Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthe\nmost current data available forthedesignated devices. This data issubject tochange without notice and\nrevision ofthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Aug-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430FG4616IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430FG4616Samples\nMSP430FG4616IPZR ACTIVE LQFP PZ1001000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430FG4616Samples\nMSP430FG4616IZCA ACTIVE NFBGA ZCA113260RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FG4616Samples\nMSP430FG4616IZCAR ACTIVE NFBGA ZCA1132500RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FG4616Samples\nMSP430FG4616IZQW OBSOLETE BGA\nMICROSTAR\nJUNIORZQW113 TBD Call TI Call TI M430FG4616\nMSP430FG4616IZQWR OBSOLETE BGA\nMICROSTAR\nJUNIORZQW113 TBD Call TI Call TI M430FG4616\nMSP430FG4617IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430FG4617Samples\nMSP430FG4617IZCAR ACTIVE NFBGA ZCA1132500RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FG4617Samples\nMSP430FG4618IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430FG4618Samples\nMSP430FG4618IPZR ACTIVE LQFP PZ1001000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430FG4618Samples\nMSP430FG4618IZCA ACTIVE NFBGA ZCA113260RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FG4618Samples\nMSP430FG4618IZCAR ACTIVE NFBGA ZCA1132500RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FG4618Samples\nMSP430FG4618IZCAT ACTIVE NFBGA ZCA113250RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FG4618Samples\nMSP430FG4618IZQW OBSOLETE BGA\nMICROSTAR\nJUNIORZQW113 TBD Call TI Call TI M430FG4618\nMSP430FG4618IZQWT OBSOLETE BGA\nMICROSTAR\nJUNIORZQW113 TBD Call TI Call TI M430FG4618\nMSP430FG4619IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430FG4619\nREV #Samples\nMSP430FG4619IPZR ACTIVE LQFP PZ1001000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430FG4619Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Aug-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430FG4619IZCAR ACTIVE NFBGA ZCA1132500RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 85 FG4619Samples\nMSP430FG4619IZQWR OBSOLETE BGA\nMICROSTAR\nJUNIORZQW113 TBD Call TI Call TI M430FG4619\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Jul-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430FG4616IPZR LQFP PZ1001000 330.0 24.417.017.02.120.024.0 Q2\nMSP430FG4616IZCAR NFBGA ZCA1132500 330.0 16.4 7.37.31.512.016.0 Q1\nMSP430FG4617IZCAR NFBGA ZCA1132500 330.0 16.4 7.37.31.512.016.0 Q1\nMSP430FG4618IPZR LQFP PZ1001000 330.0 24.417.017.02.120.024.0 Q2\nMSP430FG4618IZCAR NFBGA ZCA1132500 330.0 16.4 7.37.31.512.016.0 Q1\nMSP430FG4618IZCAT NFBGA ZCA113250 330.0 16.4 7.37.31.512.016.0 Q1\nMSP430FG4619IPZR LQFP PZ1001000 330.0 24.417.017.02.120.024.0 Q2\nMSP430FG4619IZCAR NFBGA ZCA1132500 330.0 16.4 7.37.31.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Jul-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430FG4616IPZR LQFP PZ 1001000 367.0 367.0 45.0\nMSP430FG4616IZCAR NFBGA ZCA 1132500 341.0 336.6 31.8\nMSP430FG4617IZCAR NFBGA ZCA 1132500 341.0 336.6 31.8\nMSP430FG4618IPZR LQFP PZ 1001000 367.0 367.0 45.0\nMSP430FG4618IZCAR NFBGA ZCA 1132500 341.0 336.6 31.8\nMSP430FG4618IZCAT NFBGA ZCA 113 250 341.0 336.6 31.8\nMSP430FG4619IPZR LQFP PZ 1001000 367.0 367.0 45.0\nMSP430FG4619IZCAR NFBGA ZCA 1132500 341.0 336.6 31.8\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Jul-2023\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nMSP430FG4616IZCA ZCA NFBGA 11326010 x 26 150 315135.9762011.81010.35\nMSP430FG4616IZCAR ZCA NFBGA 113250010 x 26 150 315135.9762011.81010.35\nMSP430FG4617IZCAR ZCA NFBGA 113250010 x 26 150 315135.9762011.81010.35\nMSP430FG4618IZCA ZCA NFBGA 11326010 x 26 150 315135.9762011.81010.35\nMSP430FG4618IZCAR ZCA NFBGA 113250010 x 26 150 315135.9762011.81010.35\nMSP430FG4618IZCAT ZCA NFBGA 11325010 x 26 150 315135.9762011.81010.35\nMSP430FG4619IZCAR ZCA NFBGA 113250010 x 26 150 315135.9762011.81010.35\nPack Materials-Page 3\n MECHANICAL DATA\n \n \n MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996\n1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265PZ (S-PQFP-G100)    PLASTIC QUAD FLATPACK\n4040149/B 11/9650\n260,13 NOM\nGage Plane\n0,25\n0,450,750,05 MIN0,27\n51\n2575\n1\n12,00 TYP0,17\n76\n100\nSQ\nSQ15,8016,2013,80\n1,351,45\n1,60 MAX14,20\n0°–7°\nSeating Plane\n0,080,50 M0,08\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Falls within JEDEC MS-026\n\n\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.NanoFree is a trademark of Texas Instruments.PACKAGE OUTLINE\n4225149/A   08/2019\nwww.ti.comNFBGA - 1 mm max height\nPLASTIC BALL GRID ARRAYZCA0113A\nA\n0.08 C\n0.15 CAB\n0.05 CB\nSYMMSYMM7.1\n6.9\n7.1\n6.9BALL A1 CORNER\n1 MAX\n0.25\n0.15SEATING PLANEC\n1ABC5.5\nTYP\n0.5 TYP\n0.5 TYP(0.75) TYP(0.75) TYP5.5\nTYPBALL TYP\n113X Ø0.35\n0.25\n2 3 4 5 6 7 8 9 10 11 12DEFGHJKLM\nNOTES: (continued)\n3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments\nLiterature number SNVA009 (www.ti.com/lit/snva009).EXAMPLE BOARD LAYOUT\n4225149/A   08/2019\nwww.ti.comNFBGA - 1 mm max height ZCA0113A\nPLASTIC BALL GRID ARRAY\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 10X(0.5) TYP\n(0.5) TYP\nA1\nSOLDER MASK DETAILS\nNOT TO SCALE0.05 MAX\nALL AROUND0.05 MIN\nALL AROUND\nSOLDER MASK\nOPENINGEXPOSED\nMETALMETAL UNDER\nSOLDER MASK\nEXPOSED\nMETAL\nNON- SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED(Ø 0.25)\nSOLDER MASK\nOPENING(Ø 0.25)\nMETAL113X (Ø0.25)B\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM2 3 4 5 6 7 8 9 10 11 12\nNOTES: (continued)\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.EXAMPLE STENCIL DESIGN\n4225149/A   08/2019\nwww.ti.comNFBGA - 1 mm max height ZCA0113A\nPLASTIC BALL GRID ARRAY\nSOLDER PASTE EXAMPLE\nBASED ON 0.100 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM(0.5) TYP\n(0.5) TYP\nA1\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM2 3 4 5 6 7 8 9 10 11 12\n113X (   0.25)METAL TYP(R0.05)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430FG4616IPZR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8V to 3.6V
- **Current Ratings**: 
  - Active Mode: 400 µA at 1 MHz, 2.2V
  - Standby Mode: 1.3 µA
  - Off Mode (RAM retention): 0.22 µA
- **Power Consumption**: 
  - Ultra-low power consumption with five power-saving modes.
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - LQFP (100 pins) or NFBGA (113 pins)
- **Special Features**: 
  - 16-bit RISC architecture
  - 12-bit ADC with internal reference
  - Dual 12-bit DACs
  - Integrated LCD driver
  - On-chip comparator
  - Supply voltage supervisor
  - Multiple communication interfaces (USART, I2C, SPI)
- **Moisture Sensitive Level (MSL)**: 
  - Level 3 per JEDEC J-STD-020E

#### Description:
The **MSP430FG4616IPZR** is a member of the MSP430 family of ultra-low-power mixed-signal microcontrollers from Texas Instruments. It features a 16-bit RISC CPU architecture optimized for low power consumption, making it suitable for battery-operated devices. The microcontroller includes a variety of integrated peripherals, including a 12-bit analog-to-digital converter (ADC), dual digital-to-analog converters (DACs), and multiple timers, which enhance its functionality for various applications.

#### Typical Applications:
- **Portable Medical Devices**: The low power consumption and integrated ADC/DAC make it ideal for medical monitoring equipment.
- **Energy Metering**: Its precision and low power features are suitable for smart metering applications.
- **Consumer Electronics**: The microcontroller can be used in devices requiring efficient power management and signal processing.
- **Industrial Automation**: The MSP430 can be utilized in control systems and sensor applications due to its versatile I/O capabilities and communication interfaces.

This microcontroller is particularly well-suited for applications where power efficiency is critical, and it provides a robust set of features for handling various analog and digital tasks.