#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  5 11:01:01 2020
# Process ID: 87813
# Current directory: /home/alkozyre/cernbox/Alexey_BTL/scripts/example
# Command line: vivado
# Log file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/vivado.log
# Journal file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/vivado.jou
#-----------------------------------------------------------
start_gui
create_project EC_Ser_Test /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test -part xcku040-ffva1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
file mkdir /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new
close [ open /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd w ]
add_files /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd
update_compile_order -fileset sources_1
file mkdir /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd w ]
add_files -fileset sim_1 /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ec_ser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 18
[Wed Feb  5 11:22:47 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ec_ser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ec_ser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/xsim.dir/EC_Ser_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  5 11:31:25 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EC_Ser_TB_behav -key {Behavioral:sim_1:Functional:EC_Ser_TB} -tclbatch {EC_Ser_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source EC_Ser_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EC_Ser_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6978.891 ; gain = 116.977 ; free physical = 1479 ; free virtual = 12119
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6990.324 ; gain = 0.000 ; free physical = 1498 ; free virtual = 12146
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg
set_property xsim.view /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EC_Ser_TB_behav -key {Behavioral:sim_1:Functional:EC_Ser_TB} -tclbatch {EC_Ser_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg
source EC_Ser_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EC_Ser_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7009.324 ; gain = 18.008 ; free physical = 1573 ; free virtual = 12317
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7041.340 ; gain = 0.004 ; free physical = 384 ; free virtual = 11294
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7097.363 ; gain = 0.000 ; free physical = 312 ; free virtual = 8305
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
current_wave_config {EC_Ser_TB_behav.wcfg}
/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg
add_wave {{/EC_Ser_TB/PayLD/OutSerBits_x_40_En_bit0_s}} {{/EC_Ser_TB/PayLD/OutSerBits_x_40_En_bit1_s}} {{/EC_Ser_TB/PayLD/OutSerBits_x_80_En_bit0_s}} {{/EC_Ser_TB/PayLD/OutSerBits_x_80_En_bit1_s}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7137.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9085
current_wave_config {EC_Ser_TB_behav.wcfg}
/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg
add_wave {{/EC_Ser_TB/PayLD/OutSerBits_x_80}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_5/lpgbt-fpga-kcu105_Ver_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 17:37:38 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Wed Feb  5 17:37:38 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 17:48:33 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.86 . Memory (MB): peak = 7673.137 ; gain = 24.676 ; free physical = 22632 ; free virtual = 36019
Restored from archive | CPU: 0.930000 secs | Memory: 24.745071 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.89 . Memory (MB): peak = 7673.137 ; gain = 24.676 ; free physical = 22629 ; free virtual = 36017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7673.137 ; gain = 0.000 ; free physical = 22631 ; free virtual = 36018
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 8084.680 ; gain = 945.160 ; free physical = 22395 ; free virtual = 35792
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/gbtsc_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbtsc_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/xsim.dir/SCA_work_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  5 19:36:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 9156.305 ; gain = 33.832 ; free physical = 20242 ; free virtual = 34961
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/rx_inst/sca_deserializer_inst/delimiter_found_o}} 
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/delimiter_found_so}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 9163.453 ; gain = 0.000 ; free physical = 20234 ; free virtual = 34952
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9206.473 ; gain = 0.000 ; free physical = 20245 ; free virtual = 34970
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 19:56:14 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Wed Feb  5 19:56:14 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EC_Ser_TB_behav -key {Behavioral:sim_1:Functional:EC_Ser_TB} -tclbatch {EC_Ser_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg
source EC_Ser_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EC_Ser_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 17622 ; free virtual = 32332
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 17379 ; free virtual = 32106
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 18379 ; free virtual = 33116
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 18446 ; free virtual = 33172
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 18448 ; free virtual = 33174
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15956 ; free virtual = 32556
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'clock_en' has no actual or default value [/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ec_ser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sim_1/new/EC_Ser_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Ser_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EC_Ser_TB_behav -key {Behavioral:sim_1:Functional:EC_Ser_TB} -tclbatch {EC_Ser_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg
source EC_Ser_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EC_Ser_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 13668 ; free virtual = 30340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EC_Ser_TB_behav -key {Behavioral:sim_1:Functional:EC_Ser_TB} -tclbatch {EC_Ser_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg
source EC_Ser_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EC_Ser_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15810 ; free virtual = 32482
current_wave_config {EC_Ser_TB_behav.wcfg}
EC_Ser_TB_behav.wcfg
add_wave {{/EC_Ser_TB/PayLD/cnt_s}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15806 ; free virtual = 32478
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15948 ; free virtual = 32620
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15904 ; free virtual = 32575
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15008 ; free virtual = 31666
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 14924 ; free virtual = 31582
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 14704 ; free virtual = 31363
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EC_Ser_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj EC_Ser_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.srcs/sources_1/new/EC_Serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EC_Serializer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_Test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4d625c5a7e0e493cb01330eec20369da --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot EC_Ser_TB_behav xil_defaultlib.EC_Ser_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.EC_Serializer [ec_serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ec_ser_tb
Built simulation snapshot EC_Ser_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15098 ; free virtual = 31730
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/EC_Ser_Test/EC_Ser_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/software/lpGBT/lpGBT-last/lpgbt-fpga-kcu105/Vivado/lpgbt-fpga-kcu105-10g24.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* Project containing IP 'vio_0' is read-only.
* IP 'vio_0' has a read-only file:
   '/home/software/lpGBT/lpGBT-last/lpgbt-fpga-kcu105/Vivado/lpgbt-fpga-kcu105-10g24.srcs/sources_1/ip/vio_0/vio_0.xml'
IP is write protected.
* IP 'vio_0' has a read-only file:
   '/home/software/lpGBT/lpGBT-last/lpgbt-fpga-kcu105/Vivado/lpgbt-fpga-kcu105-10g24.srcs/sources_1/ip/vio_0/vio_0.xci' 
with restricted functionality. Commands to change this IP's configuration are disallowed.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'xlx_ku_mgt_ip_10g24' is locked:
* Project containing IP 'xlx_ku_mgt_ip_10g24' is read-only.
* IP 'xlx_ku_mgt_ip_10g24' has a read-only file:
   '/home/software/lpGBT/lpGBT-last/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_ip_10g24.xml'
IP is write protected.
* IP 'xlx_ku_mgt_ip_10g24' has a read-only file:
   '/home/software/lpGBT/lpGBT-last/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_ip_10g24.xci' 
with restricted functionality. Commands to change this IP's configuration are disallowed.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
close_project
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 14:04:52 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Thu Feb  6 14:04:52 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 14:17:53 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15773 ; free virtual = 32578
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15776 ; free virtual = 32581
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/crc}} {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/rev_crc}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9220.477 ; gain = 0.000 ; free physical = 15766 ; free virtual = 32571
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/cmd_len}} 
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/cmd_reg}} 
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 16:19:44 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Thu Feb  6 16:19:44 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 16:23:11 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Thu Feb  6 16:23:11 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 16:34:43 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 17:00:59 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Thu Feb  6 17:00:59 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 17:04:45 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Thu Feb  6 17:04:45 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 17:13:51 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Thu Feb  6 17:13:51 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Thu Feb  6 17:25:08 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9233.883 ; gain = 13.406 ; free physical = 15511 ; free virtual = 32339
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9311.125 ; gain = 30.832 ; free physical = 15557 ; free virtual = 32384
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/reg_pos_s}} 
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/hdlc_state}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9311.129 ; gain = 0.000 ; free physical = 15530 ; free virtual = 32358
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9354.145 ; gain = 0.000 ; free physical = 15527 ; free virtual = 32355
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 11:18:19 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Fri Feb  7 11:18:19 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 11:43:27 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 11:51:04 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Fri Feb  7 11:51:04 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 11:53:38 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Fri Feb  7 11:53:38 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 12:13:48 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 12:52:31 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Fri Feb  7 12:52:32 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 13:05:11 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/xsim.dir/SCA_work_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  7 17:11:47 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
WARNING: Simulation object /SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/reg_pos_s was not found in the design.
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 9503.219 ; gain = 22.828 ; free physical = 17253 ; free virtual = 33947
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9551.242 ; gain = 0.000 ; free physical = 17255 ; free virtual = 33948
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9560.242 ; gain = 0.000 ; free physical = 17233 ; free virtual = 33926
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9581.254 ; gain = 0.000 ; free physical = 17232 ; free virtual = 33925
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/new/ipBUS_EC_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipBUS_EC_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9589.258 ; gain = 0.000 ; free physical = 17234 ; free virtual = 33927
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 9589.258 ; gain = 0.000 ; free physical = 17227 ; free virtual = 33920
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 21501290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 22501350, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 23501410, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 24501470, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 25049890, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 26049950, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 27050010, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 28050070, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 29050130, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 29501770, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 30501830, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 31501890, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 32501950, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 33050370, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 34050430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 35050490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 36050550, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 37050610, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 37599030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 38599090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 39276550, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 40276610, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/rx_received_so}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9595.258 ; gain = 0.000 ; free physical = 17223 ; free virtual = 33917
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_deserializer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9653.289 ; gain = 0.000 ; free physical = 17294 ; free virtual = 33988
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/rx_inst/sca_deserializer_inst/ongoing_s}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9653.289 ; gain = 0.000 ; free physical = 17295 ; free virtual = 33989
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/gbtsc_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbtsc_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_deserializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx'
ERROR: [VRFC 10-719] formal port/generic <ongoing_o> is not declared in <sca_deserializer> [/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd:154]
ERROR: [VRFC 10-3782] unit 'behaviour' ignored due to previous errors [/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd:58]
INFO: [VRFC 10-3070] VHDL file '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/gbtsc_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbtsc_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_deserializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx'
ERROR: [VRFC 10-719] formal port/generic <ongoing_o> is not declared in <sca_deserializer> [/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd:156]
ERROR: [VRFC 10-3782] unit 'behaviour' ignored due to previous errors [/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd:58]
INFO: [VRFC 10-3070] VHDL file '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/gbtsc_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbtsc_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_deserializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 9710.312 ; gain = 0.000 ; free physical = 17259 ; free virtual = 33953
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/ongoing_so}} 
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9710.312 ; gain = 0.000 ; free physical = 17193 ; free virtual = 33887
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9710.312 ; gain = 0.000 ; free physical = 17221 ; free virtual = 33915
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 9710.312 ; gain = 0.000 ; free physical = 17222 ; free virtual = 33916
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/ongoing_Trig_so}} 
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9710.312 ; gain = 0.000 ; free physical = 17225 ; free virtual = 33918
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9744.332 ; gain = 31.996 ; free physical = 17230 ; free virtual = 33924
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg}
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9774.344 ; gain = 6.000 ; free physical = 17226 ; free virtual = 33920
current_wave_config {SCA_work_TB_behav.wcfg}
/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/ongoing_ES_so}} 
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9774.344 ; gain = 0.000 ; free physical = 17232 ; free virtual = 33926
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 9774.344 ; gain = 0.000 ; free physical = 17225 ; free virtual = 33919
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6822990, Instance: SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9795.355 ; gain = 21.012 ; free physical = 17221 ; free virtual = 33916
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 68d407e069a5475690374b3e800f9367 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 534204, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 537328, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 540452, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 543576, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 546700, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 549824, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 552948, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 556072, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 559196, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 562320, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 696652, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 699776, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 702900, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 706024, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 709148, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712272, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 715396, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 718520, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 721644, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 724768, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 855976, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 859100, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 862224, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 865348, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 868472, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 871596, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 874720, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 877844, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 880968, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 884092, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 887216, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9830.371 ; gain = 0.000 ; free physical = 17212 ; free virtual = 33907
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 1080710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1177490, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 6274570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11694250, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 6, B write address: 6
blk_mem_gen_v8_4_2 collision detected at time: 11726510, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 11791030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Fri Feb  7 18:46:57 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Fri Feb  7 18:46:57 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Mon Feb 10 16:20:55 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
