Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpga_qspi_simulator_top_cs.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon_pro is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   qspi_simulator_inst/sdram_ctrl_inst/sdram_t_inst/Mcompar_GND_21_o_ref_cnt[31]
   _LessThan_6_o_lut<5 : 0> on block fpga_qspi_simulator_top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file fpga_qspi_simulator_top_cs.edif ...
ngc2edif: Total memory usage is 109172 kilobytes

