{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@280:336@HdlStmIf", "\nassign phy_header_r = 'h0;\n\nend\n\nif (LINK_MODE[1] == 1) begin : mode_64b66b\n\n  for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane\n    localparam D_START = i * DATA_PATH_WIDTH*8;\n    localparam D_STOP = D_START + DATA_PATH_WIDTH*8-1;\n    localparam H_START = i * 2;\n    localparam H_STOP = H_START + 2 -1;\n    jesd204_tx_lane_64b i_lane(\n      .clk(clk),\n      .reset(reset),\n\n      .tx_data(tx_data[D_STOP:D_START]),\n      .tx_ready(tx_ready_64b),\n\n      .phy_data(phy_data_r[D_STOP:D_START]),\n      .phy_header(phy_header_r[H_STOP:H_START]),\n\n      .lmc_edge(lmc_edge),\n      .lmc_quarter_edge(lmc_quarter_edge),\n      .eoemb(eoemb),\n\n      .cfg_disable_scrambler(cfg_disable_scrambler),\n      .cfg_header_mode(2'b0),\n      .cfg_lane_disable(cfg_lanes_disable[i])\n    );\n  end\n\n  always @(posedge clk) begin\n    if (reset) begin\n      tx_ready_64b <= 1'b0;\n    end else if (lmfc_edge) begin\n      tx_ready_64b <= 1'b1;\n    end\n  end\n\n  assign tx_ready = tx_ready_64b;\n  // Link considered in DATA phase when SYSREF received and LEMC clock started\n  // running\n  assign status_state = {2{tx_ready_64b}};\n\n\n  assign phy_charisk_r = 'h0;\n  assign ilas_config_rd = 'h0;\n  assign ilas_config_addr = 'h0;\n  assign status_sync = 'h0;\n\nend\n\nendgenerate\n\npipeline_stage #(\n  .WIDTH(CW + DW + HW),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[315, "    end else if (lmfc_edge) begin\n"], [316, "      tx_ready_64b <= 1'b1;\n"]], "Add": [[310, "  assign tx_ready_64b_next = reset ? 1'b0 : (lmfc_edge || tx_ready_64b);\n"], [316, "    end else begin\n"], [316, "      tx_ready_64b <= tx_ready_64b_next;\n"]]}}