
*** Running vivado
    with args -log uartTest2021winter530.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uartTest2021winter530.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uartTest2021winter530.tcl -notrace
Command: synth_design -top uartTest2021winter530 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32736 
WARNING: [Synth 8-6901] identifier 'rx_data' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:17]
WARNING: [Synth 8-6901] identifier 'read_from_uart' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:21]
WARNING: [Synth 8-6901] identifier 'write_to_uart' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:21]
WARNING: [Synth 8-6901] identifier 'rx_data_present' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:22]
WARNING: [Synth 8-6901] identifier 'read_from_uart' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:22]
WARNING: [Synth 8-6901] identifier 'write_to_uart' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:22]
WARNING: [Synth 8-6901] identifier 'read_from_uart' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:23]
WARNING: [Synth 8-6901] identifier 'write_to_uart' is used before its declaration [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2028.812 ; gain = 206.688 ; free physical = 334 ; free virtual = 23616
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uartTest2021winter530' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:7]
	Parameter BAUDRATE bound to: 20'b00001001011000000000 
	Parameter FREQUENCY bound to: 30'b000111011100110101100101000000 
INFO: [Synth 8-6157] synthesizing module 'DebouncerWithoutLatch' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/DebouncerWithoutLatch.v:9]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/DelayLoop.v:7]
	Parameter Divider bound to: 10000 - type: integer 
	Parameter NumberOfBits bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop' (1#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/DelayLoop.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DebouncerWithoutLatch' (2#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/DebouncerWithoutLatch.v:9]
INFO: [Synth 8-6157] synthesizing module 'ClockedOneShot' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/ClockedOneShot.v:6]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockedOneShot' (3#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/ClockedOneShot.v:6]
INFO: [Synth 8-6157] synthesizing module 'BaudRateGenerator' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/BaudRateGenerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BaudRateGenerator' (4#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/BaudRateGenerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uart_tx.v:76]
INFO: [Synth 8-6157] synthesizing module 'kcuart_tx' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/kcuart_tx.v:91]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (5#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (6#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (7#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (8#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39123]
INFO: [Synth 8-6157] synthesizing module 'MULT_AND' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42867]
INFO: [Synth 8-6155] done synthesizing module 'MULT_AND' (9#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42867]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1110010011111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (10#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'MUXF5' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42915]
INFO: [Synth 8-6155] done synthesizing module 'MUXF5' (11#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42915]
INFO: [Synth 8-6157] synthesizing module 'MUXF6' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42952]
INFO: [Synth 8-6155] done synthesizing module 'MUXF6' (12#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42952]
INFO: [Synth 8-6157] synthesizing module 'FDRS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13742]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRS' (13#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13742]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (14#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000110010000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (14#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FDE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13609]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDE' (15#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13609]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0001010101000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (15#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b10010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (15#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (16#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000110000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (16#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (17#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6155] done synthesizing module 'kcuart_tx' (18#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/kcuart_tx.v:91]
INFO: [Synth 8-6157] synthesizing module 'bbfifo_16x8' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/bbfifo_16x8.v:88]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0110011000000110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (18#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (18#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (18#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b1011111110100000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (18#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (19#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b11000100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (19#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'bbfifo_16x8' (20#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/bbfifo_16x8.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (21#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uart_tx.v:76]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uart_rx.v:76]
INFO: [Synth 8-6157] synthesizing module 'kcuart_rx' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/kcuart_rx.v:88]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized7' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (21#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
	Parameter INIT bound to: 8'b01010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (21#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'kcuart_rx' (22#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/kcuart_rx.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (23#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uart_rx.v:76]
INFO: [Synth 8-4471] merging register 'write_to_uart_reg' into 'read_from_uart_reg' [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:21]
WARNING: [Synth 8-6014] Unused sequential element write_to_uart_reg was removed.  [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:21]
INFO: [Synth 8-6155] done synthesizing module 'uartTest2021winter530' (24#1) [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/sources_1/imports/Lab8 UART Source Files-20220114/uartTest2021winter530.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.688 ; gain = 244.562 ; free physical = 376 ; free virtual = 23655
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.531 ; gain = 259.406 ; free physical = 371 ; free virtual = 23650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.531 ; gain = 259.406 ; free physical = 371 ; free virtual = 23650
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2091.438 ; gain = 0.000 ; free physical = 366 ; free virtual = 23646
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/constrs_1/imports/Lab8 UART Source Files-20220114/lab8winter2021UART.xdc]
Finished Parsing XDC File [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/constrs_1/imports/Lab8 UART Source Files-20220114/lab8winter2021UART.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/skillet/git/ECE530/Lab08/Lab08/Lab08.srcs/constrs_1/imports/Lab8 UART Source Files-20220114/lab8winter2021UART.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartTest2021winter530_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartTest2021winter530_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.281 ; gain = 0.000 ; free physical = 287 ; free virtual = 23567
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FD => FDRE: 4 instances
  FDE => FDRE: 26 instances
  FDR => FDRE: 2 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.281 ; gain = 0.000 ; free physical = 287 ; free virtual = 23567
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 341 ; free virtual = 23624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 341 ; free virtual = 23624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 344 ; free virtual = 23626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 334 ; free virtual = 23617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uartTest2021winter530 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DelayLoop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DebouncerWithoutLatch 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module ClockedOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BaudRateGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 321 ; free virtual = 23609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 278 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 278 ; free virtual = 23525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 281 ; free virtual = 23525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 280 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 280 ; free virtual = 23525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 280 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 280 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 280 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 280 ; free virtual = 23525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    13|
|3     |LUT1     |     3|
|4     |LUT2     |    10|
|5     |LUT3     |    13|
|6     |LUT4     |    29|
|7     |LUT5     |     4|
|8     |LUT6     |     2|
|9     |MULT_AND |     3|
|10    |MUXCY    |     9|
|11    |MUXF5    |     2|
|12    |MUXF6    |     1|
|13    |SRL16E   |    36|
|14    |XORCY    |    11|
|15    |FD       |     4|
|16    |FDE      |    26|
|17    |FDR      |     2|
|18    |FDRE     |    62|
|19    |FDSE     |     1|
|20    |IBUF     |     4|
|21    |OBUF     |     5|
+------+---------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   241|
|2     |  BaudRateUnit |BaudRateGenerator     |    31|
|3     |  DebounceUnit |DebouncerWithoutLatch |    55|
|4     |    Timer      |DelayLoop             |    49|
|5     |  OneShotUnit  |ClockedOneShot        |     5|
|6     |  TransmitUnit |uart_tx               |    65|
|7     |    buf_0      |bbfifo_16x8_0         |    28|
|8     |    kcuart     |kcuart_tx             |    37|
|9     |  receive      |uart_rx               |    74|
|10    |    buf_0      |bbfifo_16x8           |    28|
|11    |    kcuart     |kcuart_rx             |    46|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 280 ; free virtual = 23525
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2247.281 ; gain = 259.406 ; free physical = 335 ; free virtual = 23579
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2247.281 ; gain = 425.156 ; free physical = 335 ; free virtual = 23579
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.281 ; gain = 0.000 ; free physical = 329 ; free virtual = 23573
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.281 ; gain = 0.000 ; free physical = 339 ; free virtual = 23586
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  FD => FDRE: 4 instances
  FDE => FDRE: 26 instances
  FDR => FDRE: 2 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2247.281 ; gain = 676.305 ; free physical = 471 ; free virtual = 23718
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.281 ; gain = 0.000 ; free physical = 471 ; free virtual = 23718
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE530/Lab08/Lab08/Lab08.runs/synth_1/uartTest2021winter530.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uartTest2021winter530_utilization_synth.rpt -pb uartTest2021winter530_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 14 03:18:46 2022...
