Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv" Line 3. Module Program_Counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Full_Adder_1_bit
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
