

================================================================
== Vitis HLS Report for 'pfb_multichannel'
================================================================
* Date:           Fri Jan  9 19:34:44 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3277|     5199|  32.770 us|  51.990 us|  3196|  5200|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_read_to_compute = alloca i64 1"   --->   Operation 11 'alloca' 'stream_read_to_compute' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stream_compute_to_fft = alloca i64 1"   --->   Operation 12 'alloca' 'stream_compute_to_fft' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_fft_to_write = alloca i64 1"   --->   Operation 13 'alloca' 'stream_fft_to_write' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln45 = call void @read_inputs, i16 %din_data_i0, i16 %din_data_q0, i16 %din_data_i1, i16 %din_data_q1, i16 %din_data_i2, i16 %din_data_q2, i16 %din_data_i3, i16 %din_data_q3, i128 %stream_read_to_compute" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:45]   --->   Operation 14 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 15 [1/1] (1.00ns)   --->   "%coeff_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeff"   --->   Operation 15 'read' 'coeff_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln45 = call void @read_inputs, i16 %din_data_i0, i16 %din_data_q0, i16 %din_data_i1, i16 %din_data_q1, i16 %din_data_i2, i16 %din_data_q2, i16 %din_data_i3, i16 %din_data_q3, i128 %stream_read_to_compute" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:45]   --->   Operation 16 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 17 [2/2] (7.30ns)   --->   "%call_ln51 = call void @decimate_pfb, i128 %stream_read_to_compute, i128 %stream_compute_to_fft, i16 %gmem, i64 %coeff_read, i1 %coeff_loaded, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i2 %write_bank_idx, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:51]   --->   Operation 17 'call' 'call_ln51' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln51 = call void @decimate_pfb, i128 %stream_read_to_compute, i128 %stream_compute_to_fft, i16 %gmem, i64 %coeff_read, i1 %coeff_loaded, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i2 %write_bank_idx, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:51]   --->   Operation 18 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln57 = call void @fft, i128 %stream_compute_to_fft, i128 %stream_fft_to_write" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:57]   --->   Operation 19 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln57 = call void @fft, i128 %stream_compute_to_fft, i128 %stream_fft_to_write" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:57]   --->   Operation 20 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln63 = call void @write_outputs, i128 %stream_fft_to_write, i32 %dout_data_0, i32 %dout_data_1, i32 %dout_data_2, i32 %dout_data_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:63]   --->   Operation 21 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln63 = call void @write_outputs, i128 %stream_fft_to_write, i32 %dout_data_0, i32 %dout_data_1, i32 %dout_data_2, i32 %dout_data_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:63]   --->   Operation 22 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln33 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:33]   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:3]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_20, i32 0, i32 0, void @empty_1, i32 64, i32 4096, void @empty_18, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i0, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q0, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q0"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i1, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q1, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i2, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q2, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q2"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i3, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i3"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q3, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q3"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_0, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_1, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_2, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_2"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_3, void @empty_16, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_3"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeff, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeff, void @empty_21, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_10, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @stream_read_to_compute_str, i32 1, void @p_str, void @p_str, i32 4096, i32 4096, i128 %stream_read_to_compute, i128 %stream_read_to_compute"   --->   Operation 54 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_compute_to_fft_str, i32 1, void @p_str, void @p_str, i32 4096, i32 4096, i128 %stream_compute_to_fft, i128 %stream_compute_to_fft"   --->   Operation 56 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_fft_to_write_str, i32 1, void @p_str, void @p_str, i32 4096, i32 4096, i128 %stream_fft_to_write, i128 %stream_fft_to_write"   --->   Operation 58 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_fft_to_write, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:67]   --->   Operation 60 'ret' 'ret_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('coeff_read') on port 'coeff' [85]  (1.000 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln51', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:51) to 'decimate_pfb' [96]  (7.300 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
