============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Mon Aug 26 21:46:14 2024

   Run on =     ERIKPSW
============================================================
RUN-1002 : start command "open_project display.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../Digitron_TimeDisplay_module.v
HDL-1007 : analyze verilog file ../../keyboard_instance.v
HDL-1007 : analyze verilog file ../../keyboard_scan.v
HDL-1007 : analyze verilog file ../../onehot2binary.v
HDL-1007 : analyze verilog file ../../key_filter.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/display_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Digitron_TimeDisplay_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model Digitron_TimeDisplay_module.
RUN-1001 : There are total 62 instances
RUN-0007 : 15 luts, 18 seqs, 0 mslices, 5 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 87 nets
RUN-1001 : 77 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     18      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   1   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 1
PHY-3001 : Initial placement ...
PHY-3001 : design contains 60 instances, 15 luts, 18 seqs, 5 slices, 1 macros(5 instances: 0 mslices 5 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model Digitron_TimeDisplay_module.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 223, tnet num: 85, tinst num: 60, tnode num: 259, tedge num: 325.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.098110s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (79.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 22663.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 60.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 15196.8, overlap = 0
PHY-3002 : Step(2): len = 12529.8, overlap = 0
PHY-3002 : Step(3): len = 8536.5, overlap = 0
PHY-3002 : Step(4): len = 7956.3, overlap = 0
PHY-3002 : Step(5): len = 6879.8, overlap = 0
PHY-3002 : Step(6): len = 6358.9, overlap = 0
PHY-3002 : Step(7): len = 6049.3, overlap = 0
PHY-3002 : Step(8): len = 5746.1, overlap = 0
PHY-3002 : Step(9): len = 5618.7, overlap = 0
PHY-3002 : Step(10): len = 5521.9, overlap = 0
PHY-3002 : Step(11): len = 5521.9, overlap = 0
PHY-3002 : Step(12): len = 5482, overlap = 0
PHY-3002 : Step(13): len = 5525.7, overlap = 0
PHY-3002 : Step(14): len = 5485.7, overlap = 0
PHY-3002 : Step(15): len = 5471.7, overlap = 0
PHY-3002 : Step(16): len = 5488.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000682s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(17): len = 5405.8, overlap = 0
PHY-3002 : Step(18): len = 5412.2, overlap = 0
PHY-3002 : Step(19): len = 5421.5, overlap = 0
PHY-3002 : Step(20): len = 5390.6, overlap = 0
PHY-3002 : Step(21): len = 5404.4, overlap = 0
PHY-3002 : Step(22): len = 5447, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(23): len = 5371.2, overlap = 0
PHY-3002 : Step(24): len = 5379.7, overlap = 0
PHY-3002 : Step(25): len = 5384.4, overlap = 0
PHY-3002 : Step(26): len = 5390, overlap = 0
PHY-3002 : Step(27): len = 5406.9, overlap = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model Digitron_TimeDisplay_module.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 223, tnet num: 85, tinst num: 60, tnode num: 259, tedge num: 325.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 1.16 peak overflow 0.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/87.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5888, over cnt = 2(0%), over = 8, worst = 4
PHY-1001 : End global iterations;  0.010042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.78, top5 = 1.98, top10 = 1.04, top15 = 0.70.
PHY-1001 : End incremental global routing;  0.053344s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.054936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 133, reserve = 104, peak = 133.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 57/87.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5888, over cnt = 2(0%), over = 8, worst = 4
PHY-1002 : len = 5984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003493s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.87, top5 = 2.01, top10 = 1.06, top15 = 0.71.
OPT-1001 : End congestion update;  0.046726s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.000672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.047474s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 133, reserve = 105, peak = 133.
OPT-1001 : End physical optimization;  0.226273s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (41.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 15 LUT to BLE ...
SYN-4008 : Packed 15 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 18 remaining SEQ's ...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 14 single LUT's are left
SYN-4006 : 15 single SEQ's are left
SYN-4011 : Packing model "Digitron_TimeDisplay_module" (AL_USER_NORMAL) with 30/59 primitive instances ...
PHY-3001 : End packing;  0.001781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model Digitron_TimeDisplay_module.
RUN-1001 : There are total 50 instances
RUN-1001 : 13 mslices, 13 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 87 nets
RUN-1001 : 77 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
PHY-3001 : design contains 48 instances, 26 slices, 1 macros(5 instances: 0 mslices 5 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 5433.8, Over = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model Digitron_TimeDisplay_module.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 215, tnet num: 85, tinst num: 48, tnode num: 243, tedge num: 317.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.093460s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (83.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(28): len = 5444.1, overlap = 0
PHY-3002 : Step(29): len = 5442, overlap = 0
PHY-3002 : Step(30): len = 5434.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 5709.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.000667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 5417.8, overlap = 0
PHY-3002 : Step(32): len = 5437.2, overlap = 0
PHY-3002 : Step(33): len = 5441.7, overlap = 0
PHY-3002 : Step(34): len = 5397.9, overlap = 0
PHY-3002 : Step(35): len = 5431, overlap = 0
PHY-3002 : Step(36): len = 5431, overlap = 0
PHY-3002 : Step(37): len = 5403.7, overlap = 0
PHY-3002 : Step(38): len = 5403.7, overlap = 0
PHY-3002 : Step(39): len = 5413.7, overlap = 0
PHY-3002 : Step(40): len = 5413.7, overlap = 0
PHY-3002 : Step(41): len = 5403, overlap = 0
PHY-3002 : Step(42): len = 5403, overlap = 0
PHY-3002 : Step(43): len = 5406.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004922s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5653.8, Over = 0
PHY-3001 : End spreading;  0.001679s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5653.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model Digitron_TimeDisplay_module.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 215, tnet num: 85, tinst num: 48, tnode num: 243, tedge num: 317.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/87.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6024, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6024, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016568s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (94.3%)

PHY-1001 : Congestion index: top1 = 4.55, top5 = 1.96, top10 = 1.04, top15 = 0.70.
PHY-1001 : End incremental global routing;  0.054811s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (57.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001245s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.056692s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (55.1%)

OPT-1001 : Current memory(MB): used = 134, reserve = 106, peak = 135.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 55/87.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.000760s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.55, top5 = 1.96, top10 = 1.04, top15 = 0.70.
OPT-1001 : End congestion update;  0.039075s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.000665s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.039805s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.5%)

OPT-1001 : Current memory(MB): used = 135, reserve = 106, peak = 135.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.000491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 55/87.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.000772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.55, top5 = 1.96, top10 = 1.04, top15 = 0.70.
PHY-1001 : End incremental global routing;  0.036506s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 55/87.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.000911s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.55, top5 = 1.96, top10 = 1.04, top15 = 0.70.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.000823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 4.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.299611s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (67.8%)

RUN-1003 : finish command "place" in  1.628454s wall, 0.734375s user + 0.328125s system = 1.062500s CPU (65.2%)

RUN-1004 : used memory is 118 MB, reserved memory is 90 MB, peak memory is 135 MB
RUN-1002 : start command "export_db display_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 50 instances
RUN-1001 : 13 mslices, 13 lslices, 21 pads, 0 brams, 0 dsps
RUN-1001 : There are total 87 nets
RUN-1001 : 77 nets have 2 pins
RUN-1001 : 1 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model Digitron_TimeDisplay_module.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 215, tnet num: 85, tinst num: 48, tnode num: 243, tedge num: 317.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 13 mslices, 13 lslices, 21 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 85 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5928, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5928, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018288s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.55, top5 = 1.97, top10 = 1.02, top15 = 0.68.
PHY-1001 : End global routing;  0.053726s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (58.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 155, reserve = 127, peak = 170.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 423, reserve = 399, peak = 423.
PHY-1001 : End build detailed router design. 3.874549s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (39.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.004302s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (363.2%)

PHY-1001 : Current memory(MB): used = 423, reserve = 400, peak = 423.
PHY-1001 : End phase 1; 0.009097s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Patch 11 net; 0.061480s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.4%)

PHY-1022 : len = 9048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Current memory(MB): used = 445, reserve = 421, peak = 445.
PHY-1001 : End initial routed; 0.358710s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/60(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.108845s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (86.1%)

PHY-1001 : Current memory(MB): used = 446, reserve = 422, peak = 446.
PHY-1001 : End phase 2; 0.467673s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 9048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.004686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/60(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.107220s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.011055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 452, reserve = 428, peak = 452.
PHY-1001 : End phase 3; 0.123103s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.1%)

PHY-1003 : Routed, final wirelength = 9048
PHY-1001 : Current memory(MB): used = 452, reserve = 428, peak = 452.
PHY-1001 : End export database. 0.004855s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.673333s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (40.1%)

RUN-1003 : finish command "route" in  4.901759s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (41.4%)

RUN-1004 : used memory is 408 MB, reserved memory is 385 MB, peak memory is 452 MB
RUN-1002 : start command "report_area -io_info -file display_phy.area"
RUN-1001 : standard
***Report Model: Digitron_TimeDisplay_module Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                   13
  #output                  12
  #inout                    0

Utilization Statistics
#lut                       25   out of  19600    0.13%
#reg                       18   out of  19600    0.09%
#le                        40
  #lut only                22   out of     40   55.00%
  #reg only                15   out of     40   37.50%
  #lut&reg                  3   out of     40    7.50%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       21   out of    188   11.17%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet     Type               DriverType         Driver          Fanout
#1        CLK_dup_1    GCLK               io                 CLK_syn_2.di    10


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         F9        LVCMOS25          N/A           N/A        NONE    
       data[3]           INPUT        N11        LVCMOS25          N/A           N/A        NONE    
       data[2]           INPUT         T3        LVCMOS25          N/A           N/A        NONE    
       data[1]           INPUT        E13        LVCMOS25          N/A           N/A        NONE    
       data[0]           INPUT         B1        LVCMOS25          N/A           N/A        NONE    
      tries[3]           INPUT        R11        LVCMOS25          N/A           N/A        NONE    
      tries[2]           INPUT         D8        LVCMOS25          N/A           N/A        NONE    
      tries[1]           INPUT        G14        LVCMOS25          N/A           N/A        NONE    
      tries[0]           INPUT         G5        LVCMOS25          N/A           N/A        NONE    
  DigitronCS_Out[3]     OUTPUT        H16        LVCMOS25           8            N/A        NONE    
  DigitronCS_Out[2]     OUTPUT        N16        LVCMOS25           8            N/A        NONE    
  DigitronCS_Out[1]     OUTPUT         B2        LVCMOS25           8            N/A        NONE    
  DigitronCS_Out[0]     OUTPUT        M11        LVCMOS25           8            N/A        NONE    
   Digitron_Out[7]      OUTPUT         L3        LVCMOS25           8            N/A        NONE    
   Digitron_Out[6]      OUTPUT         P7        LVCMOS25           8            N/A        NONE    
   Digitron_Out[5]      OUTPUT        C16        LVCMOS25           8            N/A        NONE    
   Digitron_Out[4]      OUTPUT         G6        LVCMOS25           8            N/A        NONE    
   Digitron_Out[3]      OUTPUT         M1        LVCMOS25           8            N/A        NONE    
   Digitron_Out[2]      OUTPUT         A9        LVCMOS25           8            N/A        NONE    
   Digitron_Out[1]      OUTPUT        C11        LVCMOS25           8            N/A        NONE    
   Digitron_Out[0]      OUTPUT         A2        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------+
|Instance |Module                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------+
|top      |Digitron_TimeDisplay_module |40     |20      |5       |18      |0       |0       |
+-------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        56   
    #2        5-10      7    
  Average     1.57           

RUN-1002 : start command "export_db display_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid display_inst.bid"
RUN-1002 : start command "bitgen -bit display.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 167 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 215
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 87, pip num: 469
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 487 valid insts, and 1749 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file display.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240826_214614.log"
