/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module test(en, clk, data_o);
  input clk;
  output data_o;
  input en;
  (* keep = 32'h00000001 *)
  wire \$abc$186$lo0 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.65-342.67" *)
  wire \$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y ;
  wire \$auto$clkbufmap.cc:339:execute$439 ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$data_o ;
  wire \$iopadmap$en ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:3.18-3.21" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:3.18-3.21" *)
  wire clk;
  wire \$delete_wire$447 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:4.17-4.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:4.17-4.23" *)
  wire data_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:2.18-2.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/test/./rtl/test.v:2.18-2.20" *)
  wire en;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$433$auto$blifparse.cc:535:parse_blif$434  (
    .A({ \$iopadmap$en , \$abc$186$lo0  }),
    .Y(\$iopadmap$data_o )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$433$auto$blifparse.cc:535:parse_blif$435  (
    .A(\$iopadmap$clk ),
    .Y(\$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342.12-342.69" *)
  DFFNRE \$abc$191$auto$blifparse.cc:377:parse_blif$192  (
    .C(\$auto$clkbufmap.cc:339:execute$439 ),
    .D(1'h1),
    .E(1'h1),
    .Q(\$abc$186$lo0 ),
    .R(\$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:306:execute$437  (
    .I(\$iopadmap$clk ),
    .O(\$auto$clkbufmap.cc:339:execute$439 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$test.clk  (
    .EN(1'h1),
    .I(clk),
    .O(\$iopadmap$clk )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$test.data_o  (
    .I(\$iopadmap$data_o ),
    .O(data_o)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$test.en  (
    .EN(1'h1),
    .I(en),
    .O(\$iopadmap$en )
  );
endmodule
