// Seed: 3131775027
module module_0 (
    output wor id_0,
    input tri id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    output wand id_8
);
  logic id_10 = -1'b0, id_11;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_4 = 32'd4
) (
    input supply1 _id_0,
    output wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri _id_4
);
  parameter id_6 = {1, 1};
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1
  );
  bit ["" ==  -1 'b0 : 1] id_7;
  logic [id_0 : id_4] id_8;
  ;
  always @(posedge id_7++
  )
  begin : LABEL_0
    #1;
    id_7 <= -1;
    id_7 <= id_7;
  end
endmodule
