

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_31_2'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      137|      137|  0.865 us|  0.865 us|  137|  137|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_2  |      135|      135|         9|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     169|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     169|    123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_113_p2    |         +|   0|  0|  15|           8|           1|
    |icmp_ln31_fu_107_p2   |      icmp|   0|  0|  14|           8|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_166_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_2_fu_172_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_fu_160_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  37|          20|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv11_i2628_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i                  |   9|          2|    8|         16|
    |conv11_i2628_fu_54                  |   9|          2|   16|         32|
    |i_1_fu_50                           |   9|          2|    8|         16|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  54|         12|   50|        100|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |conv11_i2628_fu_54                |  16|   0|   16|          0|
    |conv1_reg_242                     |  32|   0|   32|          0|
    |i_1_fu_50                         |   8|   0|    8|          0|
    |i_reg_218                         |   8|   0|    8|          0|
    |or_ln11_2_reg_227                 |  16|   0|   16|          0|
    |zext_ln31_reg_232                 |   8|   0|   64|         56|
    |zext_ln31_reg_232                 |  64|  32|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 169|  32|  225|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|grp_fu_86_p_din0     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|grp_fu_86_p_dout0    |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|grp_fu_86_p_ce       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_31_2|  return value|
|conv11_i1730_reload  |   in|   16|     ap_none|            conv11_i1730_reload|        scalar|
|g_address0           |  out|    7|   ap_memory|                              g|         array|
|g_ce0                |  out|    1|   ap_memory|                              g|         array|
|g_we0                |  out|    1|   ap_memory|                              g|         array|
|g_d0                 |  out|   32|   ap_memory|                              g|         array|
|d_address0           |  out|    7|   ap_memory|                              d|         array|
|d_ce0                |  out|    1|   ap_memory|                              d|         array|
|d_we0                |  out|    1|   ap_memory|                              d|         array|
|d_d0                 |  out|   32|   ap_memory|                              d|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

