Jean-Loup Baer, Microprocessor Architecture: From Simple Pipelines to Chip Multiprocessors, Cambridge University Press, New York, NY, 2009
Arkaprava Basu , Nevin Kirman , Meyrem Kirman , Mainak Chaudhuri , Jose Martinez, Scavenger: A New Last Level Cache Architecture with Global Block Priority, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.421-432, December 01-05, 2007[doi>10.1109/MICRO.2007.36]
L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal, v.5 n.2, p.78-101, June 1966[doi>10.1147/sj.52.0078]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Mainak Chaudhuri, Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669164]
Haakon Dybdahl , Per StenstrÃ¶m , Lasse Natvig, An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007[doi>10.1145/1327312.1327320]
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815971]
Song Jiang , Xiaodong Zhang, LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511340]
Teresa L. Johnson , Daniel A. Connors , Matthew C. Merten , Wen-mei W. Hwu, Run-Time Cache Bypassing, IEEE Transactions on Computers, v.48 n.12, p.1338-1354, December 1999[doi>10.1109/12.817393]
Ron Kalla , Balaram Sinharoy , William J. Starke , Michael Floyd, Power7: IBM's Next-Generation Server Processor, IEEE Micro, v.30 n.2, p.7-15, March 2010[doi>10.1109/MM.2010.38]
Mazen Kharbutli , Yan Solihin, Counter-Based Cache Replacement and Bypassing Algorithms, IEEE Transactions on Computers, v.57 n.4, p.433-447, April 2008[doi>10.1109/TC.2007.70816]
Lin, W.-F. and Reinhardt, S. K. 2002. Predicting last-touch references under optimal replacement. Tech. Rep. CSE-TR-447-02, University of Michigan.
Haiming Liu , Michael Ferdman , Jaehyuk Huh , Doug Burger, Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.222-233, November 08-12, 2008[doi>10.1109/MICRO.2008.4771793]
Pavlos Petoumenos , Georgios Keramidas , Stefanos Kaxiras, Instruction-based reuse-distance prediction for effective cache management, Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, July 20-23, 2009, Samos, Greece
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Jude A. Rivers , Edward S. Tam , Gary S. Tyson , Edward S. Davidson , Matt Farrens, Utilizing reuse information in data cache management, Proceedings of the 12th international conference on Supercomputing, p.449-456, July 1998, Melbourne, Australia[doi>10.1145/277830.277941]
Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982[doi>10.1145/356887.356892]
SPEC. Standard Performance Evaluation Corporation. http://www.spec.org/cpu2000.
Stackhouse, B., Bhimji, S., et al. 2009. A 65 nm 2-billion transistor quad-core itanium processor. IEEE J. Solid-State Circ. 44, 1, 18--31.
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2008b. CACTI 5.1. Tech. Rep. Hewlett-Packard Development Company, Palo Alto, CA.
Gary Tyson , Matthew Farrens , John Matthews , Andrew R. Pleszkun, A modified approach to data cache management, Proceedings of the 28th annual international symposium on Microarchitecture, p.93-103, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Wong, W. A. and Baer, J.-L. 2000. Modified LRU policies for improving second-level cache behavior. In Proceedings of the 6th International Symposium on High Performance Computer Architecture. IEEE, 49--60.
David A. Wood , Mark D. Hill , R. E. Kessler, A model for estimating trace-sample miss ratios, Proceedings of the 1991 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.79-89, May 21-24, 1991, San Diego, California, USA[doi>10.1145/107971.107981]
Chuanjun Zhang , Bing Xue, Divide-and-conquer: a bubble replacement for low level caches, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542291]
