Analysis & Synthesis report for pdp8
Wed Mar 17 15:53:15 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state
 12. State Machine - |pdp8|Memory_Module:Inst_Memory|curr_state
 13. State Machine - |pdp8|Panel:Inst_Panel|rs_state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|altsyncram_p6v2:altsyncram1
 19. Parameter Settings for User Entity Instance: Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: CPU:Inst_CPU|lpm_mult:Mult0
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. In-System Memory Content Editor Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 17 15:53:15 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; pdp8                                        ;
; Top-level Entity Name              ; pdp8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,223                                       ;
;     Total combinational functions  ; 1,079                                       ;
;     Dedicated logic registers      ; 472                                         ;
; Total registers                    ; 472                                         ;
; Total pins                         ; 105                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; pdp8               ; pdp8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; UART.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd                                                           ;             ;
; CPU_StateMachine.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd                                               ;             ;
; CPU.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd                                                            ;             ;
; IOT_Distributor.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd                                                ;             ;
; pdp8.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd                                                           ;             ;
; corerom.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd                                                        ;             ;
; panel.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd                                                          ;             ;
; memory_module.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/memory_module.vhd                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;             ;
; db/altsyncram_mhu3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_mhu3.tdf                                             ;             ;
; db/altsyncram_p6v2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_p6v2.tdf                                             ;             ;
; ../PDP8_Programs/echo.mif                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_Programs/echo.mif                                                  ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ; altera_sld  ;
; db/ip/sldd144d38a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                             ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                ;             ;
; db/mult_vct.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/mult_vct.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,223     ;
;                                             ;           ;
; Total combinational functions               ; 1079      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 541       ;
;     -- 3 input functions                    ; 260       ;
;     -- <=2 input functions                  ; 278       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 919       ;
;     -- arithmetic mode                      ; 160       ;
;                                             ;           ;
; Total registers                             ; 472       ;
;     -- Dedicated logic registers            ; 472       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 105       ;
; Total memory bits                           ; 49152     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 351       ;
; Total fan-out                               ; 5414      ;
; Average fan-out                             ; 3.01      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |pdp8                                                                                                                                   ; 1079 (1)            ; 472 (0)                   ; 49152       ; 2            ; 0       ; 1         ; 105  ; 0            ; |pdp8                                                                                                                                                                                                                                                                                                                                            ; pdp8                              ; work         ;
;    |CPU:Inst_CPU|                                                                                                                       ; 623 (502)           ; 119 (90)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU                                                                                                                                                                                                                                                                                                                               ; CPU                               ; work         ;
;       |CPU_StateMachine:Inst_CPU_StateMachine|                                                                                          ; 121 (121)           ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine                                                                                                                                                                                                                                                                                        ; CPU_StateMachine                  ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |mult_vct:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|lpm_mult:Mult0|mult_vct:auto_generated                                                                                                                                                                                                                                                                                        ; mult_vct                          ; work         ;
;    |IOT_Distributor:Inst_IOT_Distributor|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|IOT_Distributor:Inst_IOT_Distributor                                                                                                                                                                                                                                                                                                       ; IOT_Distributor                   ; work         ;
;    |Memory_Module:Inst_Memory|                                                                                                          ; 158 (87)            ; 130 (84)                  ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory_Module:Inst_Memory                                                                                                                                                                                                                                                                                                                  ; Memory_Module                     ; work         ;
;       |corerom:myCoreROM|                                                                                                               ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM                                                                                                                                                                                                                                                                                                ; corerom                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_mhu3:auto_generated|                                                                                            ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated                                                                                                                                                                                                                                 ; altsyncram_mhu3                   ; work         ;
;                |altsyncram_p6v2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|altsyncram_p6v2:altsyncram1                                                                                                                                                                                                     ; altsyncram_p6v2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 71 (47)             ; 46 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |Panel:Inst_Panel|                                                                                                                   ; 85 (85)             ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Panel:Inst_Panel                                                                                                                                                                                                                                                                                                                           ; Panel                             ; work         ;
;    |UART:Inst_UART|                                                                                                                     ; 85 (85)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|UART:Inst_UART                                                                                                                                                                                                                                                                                                                             ; UART                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (85)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Name                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|altsyncram_p6v2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; ../PDP8_Programs/echo.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM                                                                                                                                                                                                                         ; corerom.vhd     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+
; Name                 ; curr_state.LASTSTATE ; curr_state.SHR ; curr_state.SHL ; curr_state.NMI ; curr_state.DIV ; curr_state.MUL ; curr_state.MULDIV2 ; curr_state.MULDIV ; curr_state.GROUP2P ; curr_state.GROUP3A ; curr_state.IOTPER3 ; curr_state.IOTPER2 ; curr_state.ISZ1 ; curr_state.ISZ ; curr_state.DISPATCH ; curr_state.INDIR4 ; curr_state.INDIR3 ; curr_state.INDIR2 ; curr_state.INDIR ; curr_state.SIDECODE ; curr_state.SIFETCH ; curr_state.S0C ; curr_state.S0B ; curr_state.S0A ; curr_state.S0 ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+
; curr_state.S0        ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 0             ;
; curr_state.S0A       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 1              ; 1             ;
; curr_state.S0B       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 1              ; 0              ; 1             ;
; curr_state.S0C       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 1              ; 0              ; 0              ; 1             ;
; curr_state.SIFETCH   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 1                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SIDECODE  ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 1                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR     ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 1                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR2    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 1                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR3    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 1                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR4    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 1                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.DISPATCH  ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 1                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.ISZ       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 1              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.ISZ1      ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.IOTPER2   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.IOTPER3   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.GROUP3A   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.GROUP2P   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MULDIV    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MULDIV2   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MUL       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.DIV       ; 0                    ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.NMI       ; 0                    ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SHL       ; 0                    ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SHR       ; 0                    ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.LASTSTATE ; 1                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|Memory_Module:Inst_Memory|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------+---------------+---------------+----------------+---------------+---------------+-------------------+-------------------+-------------------+
; Name                ; curr_state.SDELAY6B ; curr_state.SDELAY5B ; curr_state.SDELAY4B ; curr_state.SDELAY3B ; curr_state.SDELAY2B ; curr_state.SDELAY1B ; curr_state.SDELAY0B ; curr_state.SDELAY6A ; curr_state.SDELAY5A ; curr_state.SDELAY4A ; curr_state.SDELAY3A ; curr_state.SDELAY2A ; curr_state.SDELAY1A ; curr_state.SDELAY0A ; curr_state.SWAIT ; curr_state.SDELAY6 ; curr_state.SDELAY5 ; curr_state.SDELAY4 ; curr_state.SDELAY3 ; curr_state.SDELAY2 ; curr_state.SDELAY1 ; curr_state.SDELAY0 ; curr_state.S3A ; curr_state.S3 ; curr_state.S2 ; curr_state.S1A ; curr_state.S1 ; curr_state.S0 ; curr_state.SCOPY2 ; curr_state.SCOPY1 ; curr_state.SRESET ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------+---------------+---------------+----------------+---------------+---------------+-------------------+-------------------+-------------------+
; curr_state.SRESET   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 0                 ;
; curr_state.SCOPY1   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 1                 ; 1                 ;
; curr_state.SCOPY2   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 1                 ; 0                 ; 1                 ;
; curr_state.S0       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 1             ; 0                 ; 0                 ; 1                 ;
; curr_state.S1       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 1             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.S1A      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 1              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.S2       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 1             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.S3       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 1             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.S3A      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY0  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY1  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY2  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY3  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY4  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY5  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY6  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SWAIT    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY0A ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY1A ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY2A ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY3A ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY4A ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY5A ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY6A ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY0B ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY1B ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY2B ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY3B ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY4B ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY5B ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
; curr_state.SDELAY6B ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ; 0                 ; 0                 ; 1                 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------+---------------+---------------+----------------+---------------+---------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |pdp8|Panel:Inst_Panel|rs_state                                 ;
+---------------------+---------------------+----------------+--------------------+
; Name                ; rs_state.RSSTOPPING ; rs_state.RSRUN ; rs_state.RSSTOPPED ;
+---------------------+---------------------+----------------+--------------------+
; rs_state.RSSTOPPED  ; 0                   ; 0              ; 0                  ;
; rs_state.RSRUN      ; 0                   ; 1              ; 1                  ;
; rs_state.RSSTOPPING ; 1                   ; 0              ; 1                  ;
+---------------------+---------------------+----------------+--------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; UART:Inst_UART|txshifter[10]          ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 472   ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 255   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Memory_Module:Inst_Memory|chipenablen                                                                                                                                                                                                                                                                                           ; 1       ;
; Memory_Module:Inst_Memory|outenablingn                                                                                                                                                                                                                                                                                          ; 1       ;
; Memory_Module:Inst_Memory|writingn                                                                                                                                                                                                                                                                                              ; 1       ;
; UART:Inst_UART|txshifter[0]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[1]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[2]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|rxb                                                                                                                                                                                                                                                                                                              ; 3       ;
; UART:Inst_UART|txshifter[3]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|rxa                                                                                                                                                                                                                                                                                                              ; 1       ;
; UART:Inst_UART|txshifter[4]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[5]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[6]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[7]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[8]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[9]                                                                                                                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8|Memory_Module:Inst_Memory|counter[9]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |pdp8|Memory_Module:Inst_Memory|addr_buf[10]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txcounter[0]                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |pdp8|Memory_Module:Inst_Memory|wdata_buf[11]                                                                                                                                                                 ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |pdp8|CPU:Inst_CPU|pc_reg[6]                                                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|sc_reg[4]                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|rxcounter[7]                                                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |pdp8|Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 19:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[11]                                                                                                                                                                                 ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[7]                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[0]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txshifter[1]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txshifter[7]                                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ea_reg[1]                                                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ea_reg[8]                                                                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |pdp8|CPU:Inst_CPU|mq_reg[9]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|en_load_sc_compl_mem                                                                                                                                ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |pdp8|Memory_Module:Inst_Memory|next_state                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|en_load_ac_or_mq                                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|ac2[0]                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8|Memory_Module:Inst_Memory|curr_state                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |pdp8|Panel:Inst_Panel|Selector0                                                                                                                                                                              ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |pdp8|Panel:Inst_Panel|cath_drive[0]                                                                                                                                                                          ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                          ;
; 29:1               ; 4 bits    ; 76 LEs        ; 20 LEs               ; 56 LEs                 ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|altsyncram_p6v2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                    ;
+------------------------------------+---------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                 ;
; WIDTH_A                            ; 12                        ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                        ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                      ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                 ;
; WIDTH_B                            ; 1                         ; Signed Integer                                          ;
; WIDTHAD_B                          ; 1                         ; Signed Integer                                          ;
; NUMWORDS_B                         ; 0                         ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                 ;
; INIT_FILE                          ; ../PDP8_Programs/echo.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                         ; Signed Integer                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_mhu3           ; Untyped                                                 ;
+------------------------------------+---------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:Inst_CPU|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 12                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                      ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; CPU:Inst_CPU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                          ;
;     -- LPM_WIDTHB                     ; 12                          ;
;     -- LPM_WIDTHP                     ; 24                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 12    ; 4096  ; Read/Write ; Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 132                         ;
; cycloneiii_ff         ; 385                         ;
;     CLR               ; 6                           ;
;     ENA               ; 120                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 40                          ;
;     ENA SCLR SLD      ; 4                           ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 12                          ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 171                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 964                         ;
;     arith             ; 152                         ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 41                          ;
;     normal            ; 812                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 183                         ;
;         4 data inputs ; 489                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 5.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 17 15:52:37 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdp8 -c pdp8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 51
    Info (12023): Found entity 1: Memory File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: UART-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd Line: 52
    Info (12023): Found entity 1: UART File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file cpu_statemachine.vhd
    Info (12022): Found design unit 1: CPU_StateMachine-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd Line: 99
    Info (12023): Found entity 1: CPU_StateMachine File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd Line: 63
    Info (12023): Found entity 1: CPU File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file panel_phoney.vhd
    Info (12022): Found design unit 1: Panel_Phoney-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel_phoney.vhd Line: 64
    Info (12023): Found entity 1: Panel_Phoney File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel_phoney.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file iot_distributor.vhd
    Info (12022): Found design unit 1: IOT_Distributor-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd Line: 57
    Info (12023): Found entity 1: IOT_Distributor File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file pdp8.vhd
    Info (12022): Found design unit 1: pdp8-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 61
    Info (12023): Found entity 1: pdp8 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file corerom.vhd
    Info (12022): Found design unit 1: corerom-SYN File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd Line: 52
    Info (12023): Found entity 1: corerom File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd Line: 42
Info (12127): Elaborating entity "pdp8" for the top level hierarchy
Info (12128): Elaborating entity "IOT_Distributor" for hierarchy "IOT_Distributor:Inst_IOT_Distributor" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 292
Warning (12125): Using design file panel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Panel-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd Line: 64
    Info (12023): Found entity 1: Panel File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd Line: 35
Info (12128): Elaborating entity "Panel" for hierarchy "Panel:Inst_Panel" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 314
Warning (12125): Using design file memory_module.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Memory_Module-Behavioral File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/memory_module.vhd Line: 61
    Info (12023): Found entity 1: Memory_Module File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/memory_module.vhd Line: 33
Info (12128): Elaborating entity "Memory_Module" for hierarchy "Memory_Module:Inst_Memory" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 341
Info (12128): Elaborating entity "corerom" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/memory_module.vhd Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd Line: 59
Info (12133): Instantiated megafunction "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../PDP8_Programs/echo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mhu3.tdf
    Info (12023): Found entity 1: altsyncram_mhu3 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_mhu3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mhu3" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6v2.tdf
    Info (12023): Found entity 1: altsyncram_p6v2 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_p6v2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p6v2" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|altsyncram_p6v2:altsyncram1" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_mhu3.tdf Line: 34
Warning (113016): Width of data items in "echo.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_Programs/echo.mif Line: 9
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (357) in the Memory Initialization File "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/PDP8_Programs/echo.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd Line: 59
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_mhu3.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_mhu3.tdf Line: 35
Info (12133): Instantiated megafunction "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_mhu3.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Memory_Module:Inst_Memory|corerom:myCoreROM|altsyncram:altsyncram_component|altsyncram_mhu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:Inst_CPU" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 364
Info (12128): Elaborating entity "CPU_StateMachine" for hierarchy "CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd Line: 155
Info (12128): Elaborating entity "UART" for hierarchy "UART:Inst_UART" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 392
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.17.15:52:55 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11172): Picked up _JAVA_OPTIONS: -Djava.net.preferIPv4Stack=true
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:Inst_CPU|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "CPU:Inst_CPU|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "CPU:Inst_CPU|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vct.tdf
    Info (12023): Found entity 1: mult_vct File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/mult_vct.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "an[4]" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 44
    Warning (13410): Pin "an[5]" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 44
    Warning (13410): Pin "an[6]" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 44
    Warning (13410): Pin "an[7]" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 44
    Warning (13410): Pin "led[4]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[5]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[6]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[7]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[8]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[9]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[10]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[11]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[12]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[13]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "led[14]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 45
    Warning (13410): Pin "RamCLK" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 46
    Warning (13410): Pin "RamADVn" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 47
    Warning (13410): Pin "RamCRE" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 49
    Warning (13410): Pin "RamLBn" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 52
    Warning (13410): Pin "RamUBn" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 53
    Warning (13410): Pin "MemAdr[12]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[13]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[14]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[15]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[16]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[17]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[18]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[19]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[20]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[21]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
    Warning (13410): Pin "MemAdr[22]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 56
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[12]" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 35
    Warning (15610): No output dependent on input pin "sw[13]" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 35
    Warning (15610): No output dependent on input pin "sw[14]" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 35
    Warning (15610): No output dependent on input pin "RamWait" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 54
Info (21057): Implemented 1352 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1228 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Wed Mar 17 15:53:15 2021
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:02


