

================================================================
== Vitis HLS Report for 'mq_meta_table_ap_uint_64_2048_s'
================================================================
* Date:           Tue Aug 15 18:30:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.087 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |       12|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      66|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|       6|      80|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                                Module                                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |meta_table_next_V_U   |mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W   |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |meta_table_valid_U    |mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W    |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |meta_table_isTail_U   |mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W    |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |meta_table_value_V_U  |mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    +----------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                                                      |       12|  0|   0|    0|  8192|   82|     4|       167936|
    +----------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_123                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_70_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  14|           7|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |meta_table_isTail_d0         |  13|          3|    1|          3|
    |meta_table_valid_address0    |  13|          3|   11|         33|
    |meta_table_value_V_address0  |  13|          3|   11|         33|
    |mq_metaReqFifo_blk_n         |   9|          2|    1|          2|
    |mq_metaRspFifo_blk_n         |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  66|         15|   26|         75|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |req_append_reg_257       |  1|   0|    1|          0|
    |req_write_reg_253        |  1|   0|    1|          0|
    |tmp_i_reg_249            |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  mq_meta_table<ap_uint<64>, 2048>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  mq_meta_table<ap_uint<64>, 2048>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  mq_meta_table<ap_uint<64>, 2048>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  mq_meta_table<ap_uint<64>, 2048>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  mq_meta_table<ap_uint<64>, 2048>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  mq_meta_table<ap_uint<64>, 2048>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  mq_meta_table<ap_uint<64>, 2048>|  return value|
|mq_metaReqFifo_dout            |   in|  256|     ap_fifo|                    mq_metaReqFifo|       pointer|
|mq_metaReqFifo_num_data_valid  |   in|    2|     ap_fifo|                    mq_metaReqFifo|       pointer|
|mq_metaReqFifo_fifo_cap        |   in|    2|     ap_fifo|                    mq_metaReqFifo|       pointer|
|mq_metaReqFifo_empty_n         |   in|    1|     ap_fifo|                    mq_metaReqFifo|       pointer|
|mq_metaReqFifo_read            |  out|    1|     ap_fifo|                    mq_metaReqFifo|       pointer|
|mq_metaRspFifo_din             |  out|  128|     ap_fifo|                    mq_metaRspFifo|       pointer|
|mq_metaRspFifo_num_data_valid  |   in|    2|     ap_fifo|                    mq_metaRspFifo|       pointer|
|mq_metaRspFifo_fifo_cap        |   in|    2|     ap_fifo|                    mq_metaRspFifo|       pointer|
|mq_metaRspFifo_full_n          |   in|    1|     ap_fifo|                    mq_metaRspFifo|       pointer|
|mq_metaRspFifo_write           |  out|    1|     ap_fifo|                    mq_metaRspFifo|       pointer|
+-------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:197]   --->   Operation 11 'specpipeline' 'specpipeline_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i64 %meta_table_value_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 12 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i16 %meta_table_next_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 13 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i1 %meta_table_valid, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 14 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i1 %meta_table_isTail, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 15 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %mq_metaReqFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:208]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %tmp_i, void %mq_meta_table<ap_uint<64>, 2048>.exit, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:208]   --->   Operation 17 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.33ns)   --->   "%mq_metaReqFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %mq_metaReqFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 18 'read' 'mq_metaReqFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%req_idx_V = trunc i256 %mq_metaReqFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 19 'trunc' 'req_idx_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%req_entry_value_V = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %mq_metaReqFifo_read, i32 64, i32 127" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 20 'partselect' 'req_entry_value_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%req_entry_next_V = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %mq_metaReqFifo_read, i32 128, i32 143" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 21 'partselect' 'req_entry_next_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%req_entry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 144" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 22 'bitselect' 'req_entry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%req_entry_isTail = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 152" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 23 'bitselect' 'req_entry_isTail' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%req_write = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 24 'bitselect' 'req_write' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%req_append = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 200" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 25 'bitselect' 'req_append' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i11 %req_idx_V"   --->   Operation 26 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%meta_table_next_V_addr = getelementptr i16 %meta_table_next_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 27 'getelementptr' 'meta_table_next_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%meta_table_isTail_addr = getelementptr i1 %meta_table_isTail, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 28 'getelementptr' 'meta_table_isTail_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %req_write, void %if.else.i, void %if.then3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:211]   --->   Operation 29 'br' 'br_ln211' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %req_append, void %if.else15.i, void %if.then6.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:215]   --->   Operation 30 'br' 'br_ln215' <Predicate = (tmp_i & !req_write)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%meta_table_value_V_addr_1 = getelementptr i64 %meta_table_value_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 31 'getelementptr' 'meta_table_value_V_addr_1' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%meta_table_valid_addr_1 = getelementptr i1 %meta_table_valid, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 32 'getelementptr' 'meta_table_valid_addr_1' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.26ns)   --->   "%meta_table_value_V_load = load i11 %meta_table_value_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 33 'load' 'meta_table_value_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 34 [2/2] (2.26ns)   --->   "%meta_table_next_V_load = load i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 34 'load' 'meta_table_next_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 35 [2/2] (2.26ns)   --->   "%meta_table_valid_load = load i11 %meta_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 35 'load' 'meta_table_valid_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 36 [2/2] (2.26ns)   --->   "%meta_table_isTail_load = load i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 36 'load' 'meta_table_isTail_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 37 [1/1] (2.26ns)   --->   "%store_ln217 = store i16 %req_entry_next_V, i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:217]   --->   Operation 37 'store' 'store_ln217' <Predicate = (tmp_i & !req_write & req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (2.26ns)   --->   "%store_ln218 = store i1 0, i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:218]   --->   Operation 38 'store' 'store_ln218' <Predicate = (tmp_i & !req_write & req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln219 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:219]   --->   Operation 39 'br' 'br_ln219' <Predicate = (tmp_i & !req_write & req_append)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end19.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (tmp_i & !req_write)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%meta_table_value_V_addr = getelementptr i64 %meta_table_value_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 41 'getelementptr' 'meta_table_value_V_addr' <Predicate = (tmp_i & req_write)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%meta_table_valid_addr = getelementptr i1 %meta_table_valid, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 42 'getelementptr' 'meta_table_valid_addr' <Predicate = (tmp_i & req_write)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.26ns)   --->   "%store_ln213 = store i64 %req_entry_value_V, i11 %meta_table_value_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 43 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 44 [1/1] (2.26ns)   --->   "%store_ln213 = store i16 %req_entry_next_V, i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 44 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (2.26ns)   --->   "%store_ln213 = store i1 %req_entry_valid, i11 %meta_table_valid_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 45 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 46 [1/1] (2.26ns)   --->   "%store_ln213 = store i1 %req_entry_isTail, i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 46 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln214 = br void %if.end19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:214]   --->   Operation 47 'br' 'br_ln214' <Predicate = (tmp_i & req_write)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln225 = br void %mq_meta_table<ap_uint<64>, 2048>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:225]   --->   Operation 48 'br' 'br_ln225' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 49 [1/2] (2.26ns)   --->   "%meta_table_value_V_load = load i11 %meta_table_value_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 49 'load' 'meta_table_value_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/2] (2.26ns)   --->   "%meta_table_next_V_load = load i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 50 'load' 'meta_table_next_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 51 [1/2] (2.26ns)   --->   "%meta_table_valid_load = load i11 %meta_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 51 'load' 'meta_table_valid_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (2.26ns)   --->   "%meta_table_isTail_load = load i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 52 'load' 'meta_table_isTail_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_134_i = bitconcatenate i89 @_ssdm_op_BitConcatenate.i89.i1.i7.i1.i16.i64, i1 %meta_table_isTail_load, i7 0, i1 %meta_table_valid_load, i16 %meta_table_next_V_load, i64 %meta_table_value_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 53 'bitconcatenate' 'tmp_134_i' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i89 %tmp_134_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 54 'zext' 'zext_ln223' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.33ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %mq_metaRspFifo, i128 %zext_ln223" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 55 'write' 'write_ln223' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mq_metaReqFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ meta_table_value_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ meta_table_next_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ meta_table_valid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ meta_table_isTail]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mq_metaRspFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specpipeline_ln197        (specpipeline  ) [ 000]
specmemcore_ln204         (specmemcore   ) [ 000]
specmemcore_ln204         (specmemcore   ) [ 000]
specmemcore_ln204         (specmemcore   ) [ 000]
specmemcore_ln204         (specmemcore   ) [ 000]
tmp_i                     (nbreadreq     ) [ 011]
br_ln208                  (br            ) [ 000]
mq_metaReqFifo_read       (read          ) [ 000]
req_idx_V                 (trunc         ) [ 000]
req_entry_value_V         (partselect    ) [ 000]
req_entry_next_V          (partselect    ) [ 000]
req_entry_valid           (bitselect     ) [ 000]
req_entry_isTail          (bitselect     ) [ 000]
req_write                 (bitselect     ) [ 011]
req_append                (bitselect     ) [ 011]
zext_ln541                (zext          ) [ 000]
meta_table_next_V_addr    (getelementptr ) [ 011]
meta_table_isTail_addr    (getelementptr ) [ 011]
br_ln211                  (br            ) [ 000]
br_ln215                  (br            ) [ 000]
meta_table_value_V_addr_1 (getelementptr ) [ 011]
meta_table_valid_addr_1   (getelementptr ) [ 011]
store_ln217               (store         ) [ 000]
store_ln218               (store         ) [ 000]
br_ln219                  (br            ) [ 000]
br_ln0                    (br            ) [ 000]
meta_table_value_V_addr   (getelementptr ) [ 000]
meta_table_valid_addr     (getelementptr ) [ 000]
store_ln213               (store         ) [ 000]
store_ln213               (store         ) [ 000]
store_ln213               (store         ) [ 000]
store_ln213               (store         ) [ 000]
br_ln214                  (br            ) [ 000]
br_ln225                  (br            ) [ 000]
meta_table_value_V_load   (load          ) [ 000]
meta_table_next_V_load    (load          ) [ 000]
meta_table_valid_load     (load          ) [ 000]
meta_table_isTail_load    (load          ) [ 000]
tmp_134_i                 (bitconcatenate) [ 000]
zext_ln223                (zext          ) [ 000]
write_ln223               (write         ) [ 000]
br_ln0                    (br            ) [ 000]
ret_ln0                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mq_metaReqFifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_metaReqFifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="meta_table_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_table_value_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="meta_table_next_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_table_next_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="meta_table_valid">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_table_valid"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="meta_table_isTail">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_table_isTail"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mq_metaRspFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_metaRspFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i89.i1.i7.i1.i16.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_i_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="256" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mq_metaReqFifo_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="256" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="0"/>
<pin id="81" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mq_metaReqFifo_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln223_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="89" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln223/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="meta_table_next_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="meta_table_next_V_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="meta_table_isTail_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="meta_table_isTail_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="meta_table_value_V_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="meta_table_value_V_addr_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="meta_table_valid_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="meta_table_valid_addr_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="meta_table_value_V_load/1 store_ln213/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="meta_table_next_V_load/1 store_ln217/1 store_ln213/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="meta_table_valid_load/1 store_ln213/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="meta_table_isTail_load/1 store_ln218/1 store_ln213/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="meta_table_value_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="meta_table_value_V_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="meta_table_valid_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="meta_table_valid_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="req_idx_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="256" slack="0"/>
<pin id="162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="req_idx_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="req_entry_value_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="256" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="8" slack="0"/>
<pin id="169" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="req_entry_value_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="req_entry_next_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="256" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="0" index="3" bw="9" slack="0"/>
<pin id="180" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="req_entry_next_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="req_entry_valid_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="256" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="req_entry_valid/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="req_entry_isTail_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="256" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="req_entry_isTail/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="req_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="256" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="req_write/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="req_append_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="256" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="req_append/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln541_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_134_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="89" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="0" index="4" bw="16" slack="0"/>
<pin id="236" dir="0" index="5" bw="64" slack="0"/>
<pin id="237" dir="1" index="6" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_134_i/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln223_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="89" slack="0"/>
<pin id="246" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="253" class="1005" name="req_write_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="req_write "/>
</bind>
</comp>

<comp id="257" class="1005" name="req_append_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="req_append "/>
</bind>
</comp>

<comp id="261" class="1005" name="meta_table_next_V_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="1"/>
<pin id="263" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="meta_table_next_V_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="meta_table_isTail_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="1"/>
<pin id="268" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="meta_table_isTail_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="meta_table_value_V_addr_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="1"/>
<pin id="273" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="meta_table_value_V_addr_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="meta_table_valid_addr_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="1"/>
<pin id="278" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="meta_table_valid_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="68" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="60" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="105" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="91" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="112" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="98" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="144" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="163"><net_src comp="78" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="78" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="174"><net_src comp="164" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="78" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="185"><net_src comp="175" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="78" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="194"><net_src comp="186" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="78" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="78" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="78" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="160" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="137" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="131" pin="3"/><net_sink comp="230" pin=3"/></net>

<net id="242"><net_src comp="125" pin="3"/><net_sink comp="230" pin=4"/></net>

<net id="243"><net_src comp="119" pin="3"/><net_sink comp="230" pin=5"/></net>

<net id="247"><net_src comp="230" pin="6"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="252"><net_src comp="70" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="204" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="212" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="91" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="269"><net_src comp="98" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="274"><net_src comp="105" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="279"><net_src comp="112" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mq_metaReqFifo | {}
	Port: meta_table_value_V | {1 }
	Port: meta_table_next_V | {1 }
	Port: meta_table_valid | {1 }
	Port: meta_table_isTail | {1 }
	Port: mq_metaRspFifo | {2 }
 - Input state : 
	Port: mq_meta_table<ap_uint<64>, 2048> : mq_metaReqFifo | {1 }
	Port: mq_meta_table<ap_uint<64>, 2048> : meta_table_value_V | {1 2 }
	Port: mq_meta_table<ap_uint<64>, 2048> : meta_table_next_V | {1 2 }
	Port: mq_meta_table<ap_uint<64>, 2048> : meta_table_valid | {1 2 }
	Port: mq_meta_table<ap_uint<64>, 2048> : meta_table_isTail | {1 2 }
	Port: mq_meta_table<ap_uint<64>, 2048> : mq_metaRspFifo | {}
  - Chain level:
	State 1
		zext_ln541 : 1
		meta_table_next_V_addr : 2
		meta_table_isTail_addr : 2
		br_ln211 : 1
		br_ln215 : 1
		meta_table_value_V_addr_1 : 2
		meta_table_valid_addr_1 : 2
		meta_table_value_V_load : 3
		meta_table_next_V_load : 3
		meta_table_valid_load : 3
		meta_table_isTail_load : 3
		store_ln217 : 3
		store_ln218 : 3
		meta_table_value_V_addr : 2
		meta_table_valid_addr : 2
		store_ln213 : 3
		store_ln213 : 3
		store_ln213 : 3
		store_ln213 : 3
	State 2
		tmp_134_i : 1
		zext_ln223 : 2
		write_ln223 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
| nbreadreq|      tmp_i_nbreadreq_fu_70     |
|----------|--------------------------------|
|   read   | mq_metaReqFifo_read_read_fu_78 |
|----------|--------------------------------|
|   write  |     write_ln223_write_fu_84    |
|----------|--------------------------------|
|   trunc  |        req_idx_V_fu_160        |
|----------|--------------------------------|
|partselect|    req_entry_value_V_fu_164    |
|          |     req_entry_next_V_fu_175    |
|----------|--------------------------------|
|          |     req_entry_valid_fu_186     |
| bitselect|     req_entry_isTail_fu_195    |
|          |        req_write_fu_204        |
|          |        req_append_fu_212       |
|----------|--------------------------------|
|   zext   |        zext_ln541_fu_220       |
|          |        zext_ln223_fu_244       |
|----------|--------------------------------|
|bitconcatenate|        tmp_134_i_fu_230        |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|  meta_table_isTail_addr_reg_266 |   11   |
|  meta_table_next_V_addr_reg_261 |   11   |
| meta_table_valid_addr_1_reg_276 |   11   |
|meta_table_value_V_addr_1_reg_271|   11   |
|        req_append_reg_257       |    1   |
|        req_write_reg_253        |    1   |
|          tmp_i_reg_249          |    1   |
+---------------------------------+--------+
|              Total              |   47   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   3  |  11  |   33   ||    13   |
| grp_access_fu_125 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_131 |  p0  |   3  |  11  |   33   ||    13   |
| grp_access_fu_137 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_137 |  p1  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  || 4.24829 ||    53   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   53   |
|  Register |    -   |   47   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   47   |   53   |
+-----------+--------+--------+--------+
