@W: CD709 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\workdir\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
@W: CD709 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\workdir\config.vhd":70:11:70:27|constant included_features declaration does not conform to earlier declaration
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":211:2:211:17|Port sci_ack of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":211:2:211:17|Port sci_data_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":211:2:211:17|Port clk_rx_full_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":211:2:211:17|Port clk_rx_half_out of entity work.trb_net16_med_ecp3_sfp is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port debug_lvl1_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_trigger_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_addr_debug of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_onewire of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_debug_ipu_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_debug_data_handler_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_debug_2 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_debug_1 of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port stat_debug_ipu of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port regio_common_ctrl_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Port regio_common_stat_strobe_out of entity work.trb_net16_endpoint_hades_full_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD276 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":21:2:21:6|Map for port outpd of component scattertrigger not found
@W: CD730 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":422:0:422:17|Component declaration has 11 ports but entity declares 12 ports
@W: CD326 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":422:0:422:17|Port outpd of entity work.scattertrigger is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_half is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Signal readout_tx_0.statusbits is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":123:9:123:25|Bit 5 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":123:9:123:25|Bit 6 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":123:9:123:25|Bit 12 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":123:9:123:25|Bit 13 of signal feature_outputs_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 0 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 2 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 3 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 4 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 5 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 6 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 7 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 8 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 9 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 10 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 11 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 12 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 13 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 14 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":124:27:124:34|Bit 15 of signal spi_miso is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":125:9:125:15|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":125:27:125:34|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":128:9:128:16|Signal serdes_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":134:23:134:33|Signal data_amount is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":135:9:135:12|Signal data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":135:15:135:19|Signal rdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":136:9:136:12|Signal addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":137:9:137:11|Signal clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":140:9:140:10|Signal rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":140:13:140:14|Signal wr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":140:17:140:20|Signal ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":140:22:140:27|Signal netclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":31:7:31:13|Signal outtemp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":36:7:36:20|Signal in_trig_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":41:7:41:20|Signal in_front_delay is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":25:2:25:11|Signal LED_YELLOW is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":24:2:24:8|Signal LED_RED is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":23:2:23:11|Signal LED_ORANGE is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":22:2:22:10|Signal LED_GREEN is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\ScatterTrigger.vhd":21:2:21:6|Signal OutpD is floating; a simulation mismatch is possible.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":70:7:70:13|Signal uart_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":70:16:70:22|Signal uart_tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":76:7:76:14|Signal debug_rx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":77:7:77:18|Signal debug_status is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD609 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD609 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":147:30:147:51|Index value 0 to 35 could be out of prefix range 0 to 0 
@W: CD610 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":148:29:148:51|Index value 0 to 35 could be out of prefix range 0 downto 0. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 11 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 12 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 13 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":73:7:73:16|Bit 14 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":79:11:79:13|Pruning unused register tmp(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused bits 5 to 1 of THE_CONTROL.fifo_select(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":54:7:54:17|Pruning unused register fifo_select(0). Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":55:7:55:17|Pruning register bit 5 of fifo_in_sel(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD609 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":72:42:72:56|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CD609 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":122:57:122:71|Index value 0 to 7 could be out of prefix range 0 to 3 
@W: CG296 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":257:0:257:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":262:15:262:35|Referenced variable coincidence_enable is not in sensitivity list.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":19:4:19:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":239:12:239:12|Pruning unused register i(31 downto 26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":231:13:231:13|Pruning unused register m(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":59:11:59:17|Pruning unused register outchan(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":60:11:60:15|Pruning unused register slice(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_1_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":9:4:9:9|Pruning unused register coincidence_config_2_16(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":47:7:47:26|All reachable assignments to PROC_MULT.current_multiplicity(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CD609 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
@W: CD609 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_ltc2600.vhd":132:16:132:28|Index value 0 to 31 could be out of prefix range 0 to 15 
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_ltc2600.vhd":65:13:65:16|Pruning unused register addr(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":14:4:14:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":14:4:14:9|All reachable assignments to proc_reg.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":199:0:199:4|Pruning register bits 15 to 11 of DEBUG(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":152:7:152:19|Signal header_string is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":21:4:21:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(send_cmd) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":86:23:86:42|All reachable assignments to READ_PAGE_TO_RAM.next_read_page_state(wait_for_spi_ready) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.timeout are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":25:4:25:16|All reachable assignments to PARSE.BUS_MASTER_TX.read are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":21:4:21:9|All reachable assignments to sync.BUS_TX.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_databus_memory.vhd":61:6:61:7|Pruning unused register store_rd_3. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_master.vhd":220:6:220:7|Pruning unused bits 23 to 0 of reg_status_data_2(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_flash_and_fpga_reload_record.vhd":16:4:16:9|Signal BUS_TX.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.unknown is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:106:66:114|Signal busmon_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Signal busuart_tx.ack is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 0 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 1 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 2 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 3 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 4 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 5 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 6 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 7 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 8 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 9 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 10 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 11 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 12 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 13 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 14 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 15 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 16 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 17 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 18 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 19 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 20 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 21 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 22 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 23 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 24 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 25 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 26 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 27 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 28 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 29 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 30 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:78:66:87|Bit 31 of signal busuart_tx.data is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":66:56:66:64|Signal busspi_tx.wack is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 0 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 1 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 2 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 3 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":39:4:39:10|Bit 4 of signal LCD_OUT is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":38:4:38:15|Signal DEBUG_TX_OUT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":36:4:36:14|Signal UART_TX_OUT is floating; a simulation mismatch is possible.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 35 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 111 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 112 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 113 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 114 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 115 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 116 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 117 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 118 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 119 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 120 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 121 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 122 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 123 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 124 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 125 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 126 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 127 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 128 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 129 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 130 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 131 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 132 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 133 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 134 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 135 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 136 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 137 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 138 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 139 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 140 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 141 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 142 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 143 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 144 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 145 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 147 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 218 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trb3\base\code\trb3_tools.vhd":84:27:84:65|Bit 219 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":170:2:170:13|Port regio_idram_data_out of entity work.trb_net16_endpoint_hades_full is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Port stat_debug of entity work.trb_net16_regio_bus_handler_record is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 160 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 161 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 162 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 163 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 164 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 165 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 166 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 167 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 168 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 169 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 170 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 171 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 172 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 173 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 174 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 175 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 176 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 177 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 178 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 179 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 180 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 181 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 182 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 183 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 184 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 185 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 186 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 187 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 188 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 189 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 190 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 191 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 192 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 193 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 194 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 195 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 196 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 197 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 198 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 199 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 200 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 201 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 202 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 203 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 204 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 205 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 206 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 207 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 208 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 209 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 210 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 211 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 212 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 213 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 214 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 215 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 216 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 217 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 218 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 219 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 220 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 221 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 222 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 223 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 224 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 225 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 226 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 227 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 228 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 229 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 230 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 231 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 232 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 233 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 234 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 235 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":114:9:114:25|Bit 236 of signal common_stat_reg_i is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":163:9:163:20|Signal new_max_size is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD610 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_trigger_and_data.vhd":307:63:307:90|Index value 0 to 31 could be out of prefix range 0 downto 0. 
@W: CG296 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_ipu.vhd":117:12:117:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_ipu.vhd":152:47:152:59|Referenced variable ipu_number_in is not in sensitivity list.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":125:9:125:25|Signal lvl1_statusbits_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 31 to 28 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bit 23 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":432:8:432:9|Pruning register bits 15 to 12 of STAT_DATA_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 31 to 23 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":461:6:461:7|Pruning register bits 15 to 10 of STAT_HEADER_BUFFER_LEVEL(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_trigger_and_data.vhd":303:6:303:7|Pruning register bits 31 to 24 of STATISTICS_DATA_OUT(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regio_bus_handler_record.vhd":20:4:20:11|Signal REGIO_TX.wack is floating; a simulation mismatch is possible.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":525:10:525:24|Port ipu_code_out of entity work.trb_net16_ipudata is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_data_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":328:8:328:12|Port stat_buffer_counter of entity work.trb_net16_iobuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":399:8:399:22|Port apl_fifo_count_out of entity work.trb_net16_api_base is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":817:64:817:83|Signal trigger_number_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":817:30:817:36|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":822:46:822:70|Referenced variable lvl1_tmg_trg_missing_flag is not in sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":831:49:831:76|Referenced variable buf_lvl1_trg_information_out is not in sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":834:49:834:69|Referenced variable buf_lvl1_trg_code_out is not in sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":833:49:833:71|Referenced variable buf_lvl1_trg_number_out is not in sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":832:49:832:69|Referenced variable buf_lvl1_trg_type_out is not in sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":837:49:837:64|Referenced variable buf_stat_onewire is not in sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":835:49:835:74|Referenced variable stat_counters_lvl1_handler is not in sensitivity list.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":254:9:254:34|Signal last_lvl1_trg_received_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":255:9:255:36|Signal lvl1_trg_received_out_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":256:9:256:37|Signal lvl1_trg_received_out_falling is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":260:9:260:26|Signal got_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":261:9:261:30|Signal got_timingless_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":273:9:273:21|Signal int_trg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":277:9:277:20|Signal trg_invert_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":286:9:286:39|Signal last_trg_timing_trg_received_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":287:9:287:36|Signal last_timingtrg_counter_write is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":288:9:288:35|Signal last_timingtrg_counter_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":290:9:290:26|Signal reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":291:9:291:29|Signal trigger_timing_rising is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":292:9:292:31|Signal last_reg_timing_trigger is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":385:53:385:69|Signal timing_trg_rising in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":384:17:384:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":398:23:398:33|Referenced variable missing_tmg is not in sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":397:23:397:34|Referenced variable spurious_trg is not in sensitivity list.
@W: CL271 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":199:4:199:5|Pruning unused bits 2 to 1 of prev_trg_reg_3(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 10 to 8 of buf_STATUS_OUT(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":593:2:593:3|Pruning register bits 15 to 11 of lvl1_delay(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_io_multiplexer.vhd":317:2:317:9|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_sbuf.vhd":68:4:68:7|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_sbuf.vhd":58:7:58:9|Signal tmp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net_sbuf5.vhd":175:65:175:77|Signal syn_dataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net_sbuf5.vhd":175:80:175:96|Signal comb_dataready_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net_onewire.vhd":342:6:342:7|Pruning register bit 2 of ram_addr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD610 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regIO.vhd":407:22:407:67|Index value 0 to 15 could be out of prefix range 2 downto 0. 
@W: CD610 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@W: CD610 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regIO.vhd":471:18:471:58|Index value 0 to 15 could be out of prefix range 9 downto 0. 
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 11 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bits 6 to 3 of dout(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\basics\rom_16x8.vhd":42:6:42:7|Pruning register bit 1 of dout(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":229:4:229:7|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":275:4:275:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":295:4:295:15|Port debug_out of entity work.trb_net_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":632:87:632:103|Signal fifo_to_apl_empty in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":635:21:635:41|Signal reg_apl_dataready_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":635:44:635:56|Signal slave_running in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":636:51:636:62|Signal master_start in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":636:88:636:108|Signal sbuf_to_apl_next_read in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":706:68:706:83|Signal sequence_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":707:21:707:32|Signal state_to_apl in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":705:13:705:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":776:15:776:36|Referenced variable last_fifo_to_int_empty is not in sensitivity list.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":124:9:124:29|Signal next_fifo_to_apl_full is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":150:26:150:46|Signal next_sequence_counter is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD276 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD730 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Component declaration has 8 ports but entity declares 9 ports
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD276 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":602:6:602:7|Pruning unused register saved_fifo_to_int_long_packet_num_out_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":566:6:566:7|Pruning unused register last_fifo_to_int_read_3. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":955:6:955:7|Pruning register bits 15 to 12 of registered_trailer_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":972:6:972:7|Pruning register bits 15 to 12 of registered_header_F3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning register bits 1 to 0 of int_packet_num_in_i(2 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Pruning register bits 15 to 4 of buf_MED_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD276 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":24:8:24:17|Map for port almostfull of component lattice_ecp3_fifo_18x1k not found
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd":97:4:97:7|Port almostfull of entity work.lattice_ecp3_fifo_18x1k is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 15 to 12 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_term_buf.vhd":196:8:196:9|Pruning register bits 3 to 2 of buf_MED_REPLY_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bits 15 to 3 of buf_MED_INIT_DATA_OUT(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_trigger.vhd":150:6:150:7|Pruning register bit 0 of buf_TRG_ERROR_PATTERN_IN(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":98:9:98:17|Signal crc_match is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":109:9:109:28|Signal wait_for_ack_max_bit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":160:6:160:7|Pruning unused register last_buf_INT_READ_OUT_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":147:6:147:7|Pruning unused register int_packet_num_in_i_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bits 4 to 3 of max_DATA_COUNT_minus_one(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":356:58:356:67|Signal crc_active in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":357:53:357:65|Signal counter_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":358:10:358:18|Signal crc_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":480:6:480:14|Port debug_out of entity work.trb_net16_sbuf is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":61:9:61:27|Signal fifo_packet_num_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":70:9:70:28|Signal next_fifo_data_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal crc_enable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":91:9:91:15|Signal crc_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":95:9:95:24|Signal fifo_read_before is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":100:9:100:26|Signal fifo_value_waiting is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":106:9:106:22|Signal last_fifo_read is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":107:9:107:23|Signal last_fifo_empty is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":89:20:89:29|Signal CRC_enable is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":412:6:412:7|Pruning unused register reply_word_waiting_4. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":194:4:194:5|Pruning register bit 1 of current_error_state(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":262:9:262:28|Signal trigger_number_match is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:54:124:67|Signal stat_buffer_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:37:124:51|Signal stat_handler_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.nack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:28:124:34|Signal info_tx.ack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":124:19:124:25|Signal dbuf_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":79:4:79:18|Signal STAT_ADDR_DEBUG is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":78:4:78:15|Signal STAT_ONEWIRE is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":73:4:73:15|Signal STAT_DEBUG_2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":72:4:72:15|Signal STAT_DEBUG_1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":71:4:71:17|Signal STAT_DEBUG_IPU is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":566:8:566:9|Pruning unused register common_stat_reg_i_17(63 downto 48). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":552:8:552:9|Pruning unused register common_stat_reg_i_10(11 downto 9). Make sure that there are no unused intermediate registers.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 33 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 34 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 36 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 70 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 71 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 73 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 106 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 110 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 144 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":302:36:302:74|Bit 145 of input bus_tx of instance THE_INTERNAL_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_full_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":804:0:804:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port almost_empty_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port valid_read_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":900:0:900:19|Port fifostatus_out of entity work.trb_net_fifo_16bit_bram_dualport is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":235:9:235:18|Signal refck2core is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2511:7:2511:20|Signal refclk_from_nq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2514:7:2514:9|Signal cin is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2515:7:2515:10|Signal cout is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2520:10:2520:27|Signal rx_los_low_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2522:10:2522:27|Signal rx_los_low_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2523:10:2523:27|Signal rx_los_low_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2524:10:2524:27|Signal rx_cdr_lol_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2526:10:2526:27|Signal rx_cdr_lol_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2527:10:2527:27|Signal rx_cdr_lol_ch3_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CG296 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1635:0:1635:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1675:29:1675:42|Referenced variable rx_lol_los_del is not in sensitivity list.
@W: CD638 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":1550:9:1550:20|Signal plol_los_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CG296 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":176:22:176:28|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":352:71:352:77|Referenced variable ctrl_op is not in sensitivity list.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":129:2:129:3|Pruning register bits 3 to 2 of cv_ctr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:15:342:19|Signal hdinn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":342:8:342:12|Signal hdinp is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":405:6:405:7|Pruning unused register pwr_up_2. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Pruning unused bits 3 to 2 of PROC_SCI.sci_ch_i(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":326:9:326:16|Removing unused bit 0 of PROC_SCI.sci_ch_i(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":327:9:327:18|Pruning unused bits 7 to 6 of PROC_SCI.sci_addr_i(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinp_ch1 of instance THE_SERDES is floating
@W: CL167 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":693:4:693:13|Input hdinn_ch1 of instance THE_SERDES is floating
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 0 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 1 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 2 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 3 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 4 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 5 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 6 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 7 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 8 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 9 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 10 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 11 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 12 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 13 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 14 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 15 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 16 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 17 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 18 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 19 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 20 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 21 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 22 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 23 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 24 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 25 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 26 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 27 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 28 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 29 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 30 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":112:9:112:18|Bit 31 of signal readout_tx_0.statusbits is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_full is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":105:9:105:15|Signal med2int_0.clk_half is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":125:27:125:34|Signal debug_rx is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":125:9:125:15|Signal uart_rx is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.rack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Signal busrdo_tx.wack is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":46:1:46:6|Signal OUT_pD is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":34:1:34:8|Signal TRIG_OUT is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":460:33:460:33|Pruning unused register i(31 downto 30). Make sure that there are no unused intermediate registers.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 0 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 2 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 3 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 4 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 5 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 6 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 7 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 8 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 9 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 10 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 11 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 12 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 13 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 14 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Bit 15 of input spi_miso_in of instance THE_TOOLS is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Input uart_rx_in of instance THE_TOOLS is floating
@W: CL167 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":332:21:332:35|Input debug_rx_in of instance THE_TOOLS is floating
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":307:27:307:65|Bit 33 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":307:27:307:65|Bit 34 of input bus_tx of instance THE_BUS_HANDLER is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 37 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 38 of input media_med2int of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 1 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 2 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 3 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 4 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 5 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 6 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 7 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 8 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 9 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 10 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 11 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 12 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 13 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 14 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 15 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 16 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 17 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 18 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 19 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 20 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 21 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 22 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 23 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 24 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 25 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 26 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 27 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 28 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 29 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":253:22:253:70|Bit 30 of input readout_tx of instance THE_ENDPOINT is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|All reachable assignments to THE_RDO_STAT.busrdo_tx.nack are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL157 :"C:\Users\musefpgawin\Trigger\trbnet\special\trb_net_reset_handler.vhd":41:7:41:11|Output DEBUG_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Optimizing register bit timing_ctr(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":111:2:111:3|Pruning register bits 1 to 0 of timing_ctr(28 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":144:2:144:3|Sharing sequential element tx_allow. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 15 to 14 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd":43:4:43:10|Input port bits 12 to 0 of ctrl_op(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":924:4:924:5|Pruning register bit 0 of tx_correct(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":30:4:30:20|Input port bit 1 of med_packet_num_in(2 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_trigger.vhd":42:4:42:23|Input port bit 0 of trg_error_pattern_in(31 downto 0) is unused 
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ipudata.vhd":308:6:308:7|Pruning register bit 2 of packet_number(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ipudata.vhd":54:4:54:23|Input port bits 18 to 16 of ipu_error_pattern_in(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_term_buf.vhd":183:8:183:9|Pruning register bit 2 of buf_MED_INIT_DATA_OUT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_term_buf.vhd":30:4:30:14|Input port bits 15 to 12 of med_data_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_ibuf.vhd":48:4:48:12|Input port bits 15 to 1 of ctrl_stat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 31 to 9 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf_nodata.vhd":21:4:21:14|Input port bits 7 to 4 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":473:9:473:10|Pruning register bit 6 of max_DATA_COUNT_minus_one(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":30:4:30:20|Input port bits 1 to 0 of int_packet_num_in(2 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bits 15 to 10 of ctrl_buffer(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":34:4:34:14|Input port bit 7 of ctrl_buffer(31 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_obuf.vhd":37:4:37:17|Input port bit 0 of timer_ticks_in(1 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_iobuf.vhd":75:4:75:21|Input port bits 15 to 0 of ctrl_obuf_settings(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":34:4:34:20|Input port bit 1 of apl_packet_num_in(2 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_api_base.vhd":39:4:39:23|Input port bit 0 of apl_error_pattern_in(31 downto 0) is unused 
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_regIO.vhd":720:6:720:7|Pruning register bit 2 of packet_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_io_multiplexer.vhd":109:8:109:9|Pruning register bits 11 to 3 of buf_INT_PACKET_NUM_OUT(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_io_multiplexer.vhd":44:4:44:7|Input port bits 31 to 10 of ctrl(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bits 31 to 27 of buf_STATUS_OUT(63 downto 11). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":199:4:199:5|Sharing sequential element prev_trg_reg. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":610:2:610:3|Pruning register bit 3 of buf_STATUS_OUT(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":23:2:23:17|Input port bits 2 to 0 of lvl1_trg_type_in(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 23 to 8 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_lvl1.vhd":26:2:26:24|Input port bits 6 to 0 of lvl1_trg_information_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":844:6:844:7|Pruning register bits 15 to 4 of link_and_reset_status(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 319 to 64 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bits 47 to 20 of regio_common_stat_reg_in(319 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 15 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 13 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 8 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":114:4:114:27|Input port bit 4 of regio_common_stat_reg_in(319 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full.vhd":156:4:156:17|Input port bits 95 to 64 of iobuf_ctrl_gen(127 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":28:4:28:19|Input port bits 23 to 1 of lvl1_trg_info_in(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_data.vhd":53:4:53:20|Input port bits 15 to 1 of buffer_disable_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_ipu.vhd":29:4:29:18|Input port bit 31 of dat_hdr_data_in(31 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\special\handler_trigger_and_data.vhd":68:4:68:17|Input port bit 1 of timer_ticks_in(1 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd":41:4:41:16|Input port bits 38 to 37 of media_med2int(38 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_slim.vhd":554:4:554:5|Pruning register bit 3 of rx_bit_cnt(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trbnet\special\spi_flash_and_fpga_reload_record.vhd":17:4:17:9|Input port bits 47 to 41 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL249 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":132:7:132:17|Initial value is not supported on state machine parse_state
@W: CL249 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":86:7:86:21|Initial value is not supported on state machine read_page_state
@W: CL279 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bits 7 to 4 of pop_page_noBytes(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 0 to 3 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 5 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 8 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 10 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 12 of next_parse_state(0 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bits 14 to 16 of next_parse_state(0 to 18). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL257 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Register bit 1 always 0, optimizing ...
@W: CL257 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":98:7:98:22|Register bit 3 always 0, optimizing ...
@W: CL260 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":98:7:98:22|Pruning register bit 3 of pop_page_noBytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":133:7:133:22|Pruning register bit 17 of next_parse_state(17 to 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 47 to 40 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":20:4:20:9|Input port bits 31 to 0 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trb3sc\code\load_settings.vhd":26:4:26:16|Input port bits 31 to 0 of bus_master_rx(36 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":69:0:69:13|Sharing sequential element sed_clock_last. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":13:4:13:9|Input port bits 47 to 34 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[31]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[30]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[29]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[28]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[27]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[26]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[25]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[24]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[23]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[22]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[21]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[20]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[19]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[18]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[17]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[16]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[15]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[14]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[13]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[12]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[11]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[10]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[9]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[8]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[7]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[6]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[5]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[4]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[3]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[2]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[1]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop at inp_shift_0[0]
@W: CL247 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bit 50 of bus_rx(50 downto 0) is unused 
@W: CL246 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_to_trigger_logic_record.vhd":18:4:18:9|Input port bits 47 to 39 of bus_rx(50 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":33:7:33:18|Pruning register bits 35 to 32 of inp_reg_last(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_32(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_33(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_34(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":59:7:59:9|Pruning unused register cnt_35(17 downto 0). Make sure that there are no unused intermediate registers.
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[35]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[34]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[33]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[32]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[31]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[30]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[29]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[28]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[27]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[26]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[25]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[24]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[23]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[22]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[21]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[20]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[19]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[18]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[17]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[16]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[15]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[14]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[13]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[12]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[11]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[10]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[9]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[8]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[7]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[6]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[5]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[4]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[3]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[2]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[1]
@W: CL179 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop at inp_stretch[0]
@W: CL246 :"C:\Users\musefpgawin\Trigger\trb3\base\code\input_statistics.vhd":24:4:24:10|Input port bits 15 to 7 of addr_in(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\trig_selector.vhd":12:4:12:14|Input port bits 3 to 2 of trig_select(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bit 29 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bit 24 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bit 22 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bit 20 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bit 17 of busrdo_tx.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bit 19 of busrdo_tx.data(19 downto 18). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bits 28 to 26 of busrdo_tx.data(28 downto 25). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":118:21:118:29|Pruning register bit 31 of busrdo_tx.data(31 downto 30). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":64:4:64:12|Input port bit 14 of test_line(15 downto 0) is unused 
@W: CL247 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\trb3_periph_blank.vhd":64:4:64:12|Input port bit 0 of test_line(15 downto 0) is unused 
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 1 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 2 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 3 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 4 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 5 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 6 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 7 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 8 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 9 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 10 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 11 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 12 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 13 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 14 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 15 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 16 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 17 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 18 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 19 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 20 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 21 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 22 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 23 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 24 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 25 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 26 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 27 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 28 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 29 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 30 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 31 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 32 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 33 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 34 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 35 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 36 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 37 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 38 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 39 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 40 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 41 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 42 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 43 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 44 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 45 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 46 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 47 of fin
@W: CL271 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\DelayBit.v":14:0:14:5|Pruning unused bits 15 to 11 of res_34[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":38:9:38:26|Port-width mismatch for port set. The port definition is 48 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":39:9:39:11|Port-width mismatch for port rst. The port definition is 48 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":41:7:41:13|Port-width mismatch for port Q. The port definition is 48 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":32:25:32:30|Removing wire InLtch, as there is no assignment to it.
@W: CL271 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\DelayBit.v":14:0:14:5|Pruning unused bits 15 to 4 of res_69[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":38:9:38:26|Port-width mismatch for port set. The port definition is 48 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":39:9:39:11|Port-width mismatch for port rst. The port definition is 48 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":41:7:41:13|Port-width mismatch for port Q. The port definition is 48 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 28 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 29 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 30 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 31 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 32 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 33 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 34 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 35 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 36 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 37 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 38 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 39 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 40 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 41 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 42 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 43 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 44 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 45 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 46 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 47 of fin
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":38:9:38:26|Port-width mismatch for port set. The port definition is 48 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":39:9:39:11|Port-width mismatch for port rst. The port definition is 48 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":41:7:41:13|Port-width mismatch for port Q. The port definition is 48 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CL271 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\DelayBit.v":14:0:14:5|Pruning unused bits 15 to 5 of res_104[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":38:9:38:26|Port-width mismatch for port set. The port definition is 48 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":39:9:39:11|Port-width mismatch for port rst. The port definition is 48 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":41:7:41:13|Port-width mismatch for port Q. The port definition is 48 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 18 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 19 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 20 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 21 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 22 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 23 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 24 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 25 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 26 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 27 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 28 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 29 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 30 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 31 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 32 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 33 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 34 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 35 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 36 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 37 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 38 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 39 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 40 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 41 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 42 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 43 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 44 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 45 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 46 of fin
@W: CG134 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\retrigger.v":11:10:11:12|No assignment to bit 47 of fin
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":38:9:38:26|Port-width mismatch for port set. The port definition is 48 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":39:9:39:11|Port-width mismatch for port rst. The port definition is 48 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\PulseStretch.v":41:7:41:13|Port-width mismatch for port Q. The port definition is 48 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\Input_Reg.v":4:21:4:23|Input port bits 47 to 18 of rst[47:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\Input_Reg.v":4:17:4:19|Input port bits 47 to 18 of set[47:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\Input_Reg.v":4:21:4:23|Input port bits 47 to 28 of rst[47:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\Input_Reg.v":4:17:4:19|Input port bits 47 to 28 of set[47:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\Input_Reg.v":4:21:4:23|Input port bits 47 to 1 of rst[47:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\Source\Input_Reg.v":4:17:4:19|Input port bits 47 to 1 of set[47:0] are unused. Assign logic for all port bits or change the input port size.
@W: Z198 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\workdir\pll_in200_out100.vhd":67:4:67:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trig_MUSE_SPS_Final_version\workdir\pll_in200_out100.vhd":70:4:70:12|Unbound component EHXPLLF of instance PLLInst_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2542:0:2542:7|Unbound component VLO of instance vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2543:0:2543:7|Unbound component VHI of instance vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2551:0:2551:8|Unbound component PCSD of instance PCSD_INST 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":375:4:375:11|Unbound component AND2 of instance AND2_t12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":378:4:378:8|Unbound component INV of instance INV_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":381:4:381:11|Unbound component AND2 of instance AND2_t11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":384:4:384:8|Unbound component INV of instance INV_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":387:4:387:10|Unbound component OR2 of instance OR2_t10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":390:4:390:10|Unbound component XOR2 of instance XOR2_t9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":393:4:393:10|Unbound component XOR2 of instance XOR2_t8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":396:4:396:10|Unbound component XOR2 of instance XOR2_t7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":399:4:399:10|Unbound component XOR2 of instance XOR2_t6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":402:4:402:10|Unbound component XOR2 of instance XOR2_t5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":405:4:405:10|Unbound component XOR2 of instance XOR2_t4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":408:4:408:10|Unbound component XOR2 of instance XOR2_t3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":411:4:411:10|Unbound component XOR2 of instance XOR2_t2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":414:4:414:10|Unbound component XOR2 of instance XOR2_t1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":417:4:417:10|Unbound component XOR2 of instance XOR2_t0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":420:4:420:10|Unbound component ROM16X1A of instance LUT4_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":426:4:426:10|Unbound component ROM16X1A of instance LUT4_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":431:4:431:10|Unbound component ROM16X1A of instance LUT4_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":436:4:436:10|Unbound component ROM16X1A of instance LUT4_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":441:4:441:10|Unbound component ROM16X1A of instance LUT4_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":446:4:446:10|Unbound component ROM16X1A of instance LUT4_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":452:4:452:9|Unbound component ROM16X1A of instance LUT4_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":457:4:457:9|Unbound component ROM16X1A of instance LUT4_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":462:4:462:9|Unbound component ROM16X1A of instance LUT4_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":467:4:467:9|Unbound component ROM16X1A of instance LUT4_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":472:4:472:9|Unbound component ROM16X1A of instance LUT4_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":477:4:477:9|Unbound component ROM16X1A of instance LUT4_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":482:4:482:9|Unbound component ROM16X1A of instance LUT4_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":487:4:487:9|Unbound component ROM16X1A of instance LUT4_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":492:4:492:9|Unbound component ROM16X1A of instance LUT4_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":497:4:497:9|Unbound component ROM16X1A of instance LUT4_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":502:4:502:16|Unbound component DP16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":541:4:541:8|Unbound component FD1P3BX of instance FF_68 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":545:4:545:8|Unbound component FD1P3DX of instance FF_67 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":549:4:549:8|Unbound component FD1P3DX of instance FF_66 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":553:4:553:8|Unbound component FD1P3DX of instance FF_65 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":557:4:557:8|Unbound component FD1P3DX of instance FF_64 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":561:4:561:8|Unbound component FD1P3DX of instance FF_63 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":565:4:565:8|Unbound component FD1P3DX of instance FF_62 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":569:4:569:8|Unbound component FD1P3DX of instance FF_61 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":573:4:573:8|Unbound component FD1P3DX of instance FF_60 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":577:4:577:8|Unbound component FD1P3DX of instance FF_59 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":581:4:581:8|Unbound component FD1P3DX of instance FF_58 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":585:4:585:8|Unbound component FD1P3DX of instance FF_57 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":589:4:589:8|Unbound component FD1P3DX of instance FF_56 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":593:4:593:8|Unbound component FD1P3DX of instance FF_55 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":597:4:597:8|Unbound component FD1P3DX of instance FF_54 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":601:4:601:8|Unbound component FD1P3DX of instance FF_53 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":605:4:605:8|Unbound component FD1P3DX of instance FF_52 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":609:4:609:8|Unbound component FD1P3DX of instance FF_51 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":613:4:613:8|Unbound component FD1P3BX of instance FF_50 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":617:4:617:8|Unbound component FD1P3DX of instance FF_49 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":621:4:621:8|Unbound component FD1P3DX of instance FF_48 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":625:4:625:8|Unbound component FD1P3DX of instance FF_47 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":629:4:629:8|Unbound component FD1P3DX of instance FF_46 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":633:4:633:8|Unbound component FD1P3DX of instance FF_45 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":637:4:637:8|Unbound component FD1P3DX of instance FF_44 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":641:4:641:8|Unbound component FD1P3DX of instance FF_43 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":645:4:645:8|Unbound component FD1P3DX of instance FF_42 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":649:4:649:8|Unbound component FD1P3DX of instance FF_41 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":653:4:653:8|Unbound component FD1P3DX of instance FF_40 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":657:4:657:8|Unbound component FD1P3DX of instance FF_39 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":661:4:661:8|Unbound component FD1P3DX of instance FF_38 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":665:4:665:8|Unbound component FD1P3DX of instance FF_37 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":669:4:669:8|Unbound component FD1P3DX of instance FF_36 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":673:4:673:8|Unbound component FD1P3DX of instance FF_35 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":677:4:677:8|Unbound component FD1P3DX of instance FF_34 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":681:4:681:8|Unbound component FD1P3DX of instance FF_33 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":685:4:685:8|Unbound component FD1S3DX of instance FF_32 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":688:4:688:8|Unbound component FD1S3DX of instance FF_31 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":691:4:691:8|Unbound component FD1S3DX of instance FF_30 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":694:4:694:8|Unbound component FD1S3DX of instance FF_29 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":697:4:697:8|Unbound component FD1S3DX of instance FF_28 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":700:4:700:8|Unbound component FD1S3DX of instance FF_27 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":703:4:703:8|Unbound component FD1S3DX of instance FF_26 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":706:4:706:8|Unbound component FD1S3DX of instance FF_25 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":709:4:709:8|Unbound component FD1S3DX of instance FF_24 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":712:4:712:8|Unbound component FD1S3DX of instance FF_23 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":715:4:715:8|Unbound component FD1S3DX of instance FF_22 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":718:4:718:8|Unbound component FD1S3DX of instance FF_21 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":721:4:721:8|Unbound component FD1S3DX of instance FF_20 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":725:4:725:8|Unbound component FD1S3DX of instance FF_19 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":729:4:729:8|Unbound component FD1S3DX of instance FF_18 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":733:4:733:8|Unbound component FD1S3DX of instance FF_17 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":737:4:737:8|Unbound component FD1S3DX of instance FF_16 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":741:4:741:8|Unbound component FD1S3DX of instance FF_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":745:4:745:8|Unbound component FD1S3DX of instance FF_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":748:4:748:8|Unbound component FD1S3DX of instance FF_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":751:4:751:8|Unbound component FD1S3DX of instance FF_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":754:4:754:8|Unbound component FD1S3DX of instance FF_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":757:4:757:8|Unbound component FD1S3DX of instance FF_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":760:4:760:7|Unbound component FD1S3DX of instance FF_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":763:4:763:7|Unbound component FD1S3BX of instance FF_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":766:4:766:7|Unbound component FD1S3DX of instance FF_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":769:4:769:7|Unbound component FD1P3BX of instance FF_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":773:4:773:7|Unbound component FD1P3DX of instance FF_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":777:4:777:7|Unbound component FD1P3DX of instance FF_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":781:4:781:7|Unbound component FD1P3DX of instance FF_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":785:4:785:7|Unbound component FD1P3BX of instance FF_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":789:4:789:7|Unbound component FD1P3DX of instance FF_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":793:4:793:7|Unbound component FD1S3DX of instance FF_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":796:4:796:13|Unbound component FADD2B of instance w_gctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":801:4:801:11|Unbound component CU2 of instance w_gctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":805:4:805:11|Unbound component CU2 of instance w_gctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":809:4:809:11|Unbound component CU2 of instance w_gctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":813:4:813:13|Unbound component FADD2B of instance r_gctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":818:4:818:11|Unbound component CU2 of instance r_gctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":822:4:822:11|Unbound component CU2 of instance r_gctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":826:4:826:11|Unbound component CU2 of instance r_gctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":830:4:830:17|Unbound component FADD2B of instance empty_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":834:4:834:14|Unbound component AGEB2 of instance empty_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":838:4:838:14|Unbound component AGEB2 of instance empty_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":842:4:842:14|Unbound component AGEB2 of instance empty_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":846:4:846:5|Unbound component FADD2B of instance a0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":851:4:851:16|Unbound component FADD2B of instance full_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":855:4:855:13|Unbound component AGEB2 of instance full_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":859:4:859:13|Unbound component AGEB2 of instance full_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":863:4:863:13|Unbound component AGEB2 of instance full_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":867:4:867:5|Unbound component FADD2B of instance a1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":872:4:872:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":875:4:875:17|Unbound component FADD2B of instance af_set_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":880:4:880:15|Unbound component CU2 of instance af_set_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":885:4:885:15|Unbound component CU2 of instance af_set_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":889:4:889:15|Unbound component CU2 of instance af_set_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":893:4:893:18|Unbound component FADD2B of instance af_set_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":897:4:897:15|Unbound component AGEB2 of instance af_set_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":901:4:901:15|Unbound component AGEB2 of instance af_set_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":905:4:905:15|Unbound component AGEB2 of instance af_set_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":909:4:909:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":912:4:912:5|Unbound component FADD2B of instance a2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":327:4:327:10|Unbound component AND2 of instance AND2_t4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":330:4:330:8|Unbound component INV of instance INV_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":333:4:333:10|Unbound component AND2 of instance AND2_t3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":336:4:336:8|Unbound component INV of instance INV_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":339:4:339:10|Unbound component AND2 of instance AND2_t2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":342:4:342:10|Unbound component XOR2 of instance XOR2_t1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":345:4:345:8|Unbound component INV of instance INV_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":348:4:348:8|Unbound component INV of instance INV_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":351:4:351:9|Unbound component ROM16X1A of instance LUT4_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":356:4:356:9|Unbound component ROM16X1A of instance LUT4_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":361:4:361:10|Unbound component AND2 of instance AND2_t0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":364:4:364:8|Unbound component INV of instance INV_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":367:4:367:8|Unbound component INV of instance INV_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":370:4:370:8|Unbound component INV of instance INV_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":373:4:373:8|Unbound component INV of instance INV_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":376:4:376:8|Unbound component INV of instance INV_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":379:4:379:16|Unbound component DP16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":419:4:419:8|Unbound component FD1P3DX of instance FF_35 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":423:4:423:8|Unbound component FD1P3DX of instance FF_34 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":427:4:427:8|Unbound component FD1P3DX of instance FF_33 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":431:4:431:8|Unbound component FD1P3DX of instance FF_32 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":435:4:435:8|Unbound component FD1P3DX of instance FF_31 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":439:4:439:8|Unbound component FD1P3DX of instance FF_30 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":443:4:443:8|Unbound component FD1P3DX of instance FF_29 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":447:4:447:8|Unbound component FD1P3DX of instance FF_28 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":451:4:451:8|Unbound component FD1P3DX of instance FF_27 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":455:4:455:8|Unbound component FD1P3DX of instance FF_26 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":459:4:459:8|Unbound component FD1P3DX of instance FF_25 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":463:4:463:8|Unbound component FD1S3BX of instance FF_24 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":466:4:466:8|Unbound component FD1S3DX of instance FF_23 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":469:4:469:8|Unbound component FD1P3DX of instance FF_22 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":473:4:473:8|Unbound component FD1P3DX of instance FF_21 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":477:4:477:8|Unbound component FD1P3DX of instance FF_20 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":481:4:481:8|Unbound component FD1P3DX of instance FF_19 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":485:4:485:8|Unbound component FD1P3DX of instance FF_18 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":489:4:489:8|Unbound component FD1P3DX of instance FF_17 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":493:4:493:8|Unbound component FD1P3DX of instance FF_16 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":497:4:497:8|Unbound component FD1P3DX of instance FF_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":501:4:501:8|Unbound component FD1P3DX of instance FF_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":505:4:505:8|Unbound component FD1P3DX of instance FF_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":509:4:509:8|Unbound component FD1P3DX of instance FF_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":513:4:513:8|Unbound component FD1P3DX of instance FF_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":517:4:517:8|Unbound component FD1P3DX of instance FF_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":521:4:521:7|Unbound component FD1P3DX of instance FF_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":525:4:525:7|Unbound component FD1P3DX of instance FF_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":529:4:529:7|Unbound component FD1P3DX of instance FF_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":533:4:533:7|Unbound component FD1P3DX of instance FF_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":537:4:537:7|Unbound component FD1P3DX of instance FF_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":541:4:541:7|Unbound component FD1P3DX of instance FF_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":545:4:545:7|Unbound component FD1P3DX of instance FF_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":549:4:549:7|Unbound component FD1P3DX of instance FF_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":553:4:553:7|Unbound component FD1P3DX of instance FF_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":557:4:557:7|Unbound component FD1S3DX of instance FF_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":560:4:560:17|Unbound component FADD2B of instance bdcnt_bctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":564:4:564:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":568:4:568:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":572:4:572:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":576:4:576:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":580:4:580:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":584:4:584:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":588:4:588:13|Unbound component FADD2B of instance e_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":593:4:593:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":597:4:597:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":601:4:601:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":605:4:605:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":609:4:609:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":613:4:613:10|Unbound component ALEB2 of instance e_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":617:4:617:5|Unbound component FADD2B of instance a0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":622:4:622:13|Unbound component FADD2B of instance g_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":627:4:627:10|Unbound component AGEB2 of instance g_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":631:4:631:10|Unbound component AGEB2 of instance g_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":635:4:635:10|Unbound component AGEB2 of instance g_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":639:4:639:10|Unbound component AGEB2 of instance g_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":643:4:643:10|Unbound component AGEB2 of instance g_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":647:4:647:10|Unbound component AGEB2 of instance g_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":651:4:651:5|Unbound component FADD2B of instance a1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":656:4:656:12|Unbound component FADD2B of instance w_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":661:4:661:10|Unbound component CU2 of instance w_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":665:4:665:10|Unbound component CU2 of instance w_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":669:4:669:10|Unbound component CU2 of instance w_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":673:4:673:10|Unbound component CU2 of instance w_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":677:4:677:10|Unbound component CU2 of instance w_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":681:4:681:10|Unbound component CU2 of instance w_ctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":685:4:685:12|Unbound component FADD2B of instance r_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":690:4:690:10|Unbound component CU2 of instance r_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":694:4:694:10|Unbound component CU2 of instance r_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":698:4:698:10|Unbound component CU2 of instance r_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":702:4:702:10|Unbound component CU2 of instance r_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":706:4:706:10|Unbound component CU2 of instance r_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":710:4:710:10|Unbound component CU2 of instance r_ctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":714:4:714:14|Unbound component FADD2B of instance af_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Unbound component AGEB2 of instance af_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Unbound component AGEB2 of instance af_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Unbound component AGEB2 of instance af_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Unbound component AGEB2 of instance af_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":735:4:735:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Unbound component AGEB2 of instance af_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Unbound component AGEB2 of instance af_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":746:4:746:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":749:4:749:5|Unbound component FADD2B of instance a2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":296:4:296:10|Unbound component AND2 of instance AND2_t5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":299:4:299:8|Unbound component INV of instance INV_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":302:4:302:10|Unbound component AND2 of instance AND2_t4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":305:4:305:8|Unbound component INV of instance INV_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":308:4:308:10|Unbound component AND2 of instance AND2_t3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":311:4:311:10|Unbound component XOR2 of instance XOR2_t2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":314:4:314:8|Unbound component INV of instance INV_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":317:4:317:8|Unbound component INV of instance INV_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":320:4:320:9|Unbound component ROM16X1A of instance LUT4_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":325:4:325:9|Unbound component ROM16X1A of instance LUT4_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":330:4:330:10|Unbound component AND2 of instance AND2_t1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":333:4:333:8|Unbound component INV of instance INV_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":336:4:336:10|Unbound component XOR2 of instance XOR2_t0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":339:4:339:8|Unbound component INV of instance INV_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":342:4:342:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":376:4:376:8|Unbound component FD1P3DX of instance FF_32 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":380:4:380:8|Unbound component FD1P3DX of instance FF_31 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":384:4:384:8|Unbound component FD1P3DX of instance FF_30 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":388:4:388:8|Unbound component FD1P3DX of instance FF_29 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":392:4:392:8|Unbound component FD1P3DX of instance FF_28 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":396:4:396:8|Unbound component FD1S3BX of instance FF_27 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":399:4:399:8|Unbound component FD1S3DX of instance FF_26 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":402:4:402:8|Unbound component FD1P3BX of instance FF_25 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":406:4:406:8|Unbound component FD1P3DX of instance FF_24 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":410:4:410:8|Unbound component FD1P3DX of instance FF_23 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":414:4:414:8|Unbound component FD1P3DX of instance FF_22 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":418:4:418:8|Unbound component FD1P3DX of instance FF_21 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":422:4:422:8|Unbound component FD1P3BX of instance FF_20 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":426:4:426:8|Unbound component FD1P3DX of instance FF_19 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":430:4:430:8|Unbound component FD1P3DX of instance FF_18 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":434:4:434:8|Unbound component FD1P3DX of instance FF_17 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":438:4:438:8|Unbound component FD1P3DX of instance FF_16 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":442:4:442:8|Unbound component FD1P3DX of instance FF_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":446:4:446:8|Unbound component FD1P3DX of instance FF_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":450:4:450:8|Unbound component FD1P3DX of instance FF_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":454:4:454:8|Unbound component FD1P3DX of instance FF_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":458:4:458:8|Unbound component FD1P3DX of instance FF_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":462:4:462:8|Unbound component FD1P3DX of instance FF_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":466:4:466:7|Unbound component FD1P3DX of instance FF_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":470:4:470:7|Unbound component FD1P3DX of instance FF_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":474:4:474:7|Unbound component FD1P3DX of instance FF_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":478:4:478:7|Unbound component FD1P3DX of instance FF_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":482:4:482:7|Unbound component FD1S3DX of instance FF_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":485:4:485:7|Unbound component FD1S3DX of instance FF_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":488:4:488:7|Unbound component FD1S3DX of instance FF_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":491:4:491:7|Unbound component FD1S3DX of instance FF_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":494:4:494:7|Unbound component FD1S3DX of instance FF_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":497:4:497:7|Unbound component FD1S3DX of instance FF_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":500:4:500:17|Unbound component FADD2B of instance bdcnt_bctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":504:4:504:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":508:4:508:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":512:4:512:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":516:4:516:13|Unbound component FADD2B of instance e_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":521:4:521:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":525:4:525:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":529:4:529:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":533:4:533:5|Unbound component FADD2B of instance a0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":538:4:538:13|Unbound component FADD2B of instance g_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":543:4:543:10|Unbound component AGEB2 of instance g_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":547:4:547:10|Unbound component AGEB2 of instance g_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":551:4:551:10|Unbound component AGEB2 of instance g_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":555:4:555:5|Unbound component FADD2B of instance a1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":560:4:560:12|Unbound component FADD2B of instance w_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":565:4:565:10|Unbound component CU2 of instance w_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":569:4:569:10|Unbound component CU2 of instance w_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":573:4:573:10|Unbound component CU2 of instance w_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":577:4:577:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":580:4:580:12|Unbound component FADD2B of instance r_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":585:4:585:10|Unbound component CU2 of instance r_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":589:4:589:10|Unbound component CU2 of instance r_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":593:4:593:10|Unbound component CU2 of instance r_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":597:4:597:9|Unbound component FSUB2B of instance wcnt_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":601:4:601:9|Unbound component FSUB2B of instance wcnt_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":605:4:605:9|Unbound component FSUB2B of instance wcnt_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":610:4:610:8|Unbound component FADD2B of instance wcntd 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":614:4:614:18|Unbound component FADD2B of instance af_set_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":618:4:618:15|Unbound component AGEB2 of instance af_set_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":622:4:622:15|Unbound component AGEB2 of instance af_set_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":626:4:626:15|Unbound component AGEB2 of instance af_set_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":630:4:630:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd":633:4:633:5|Unbound component FADD2B of instance a2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":444:4:444:10|Unbound component AND2 of instance AND2_t5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":447:4:447:8|Unbound component INV of instance INV_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":450:4:450:10|Unbound component AND2 of instance AND2_t4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":453:4:453:8|Unbound component INV of instance INV_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":456:4:456:10|Unbound component AND2 of instance AND2_t3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":459:4:459:10|Unbound component XOR2 of instance XOR2_t2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":462:4:462:8|Unbound component INV of instance INV_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":465:4:465:8|Unbound component INV of instance INV_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":468:4:468:9|Unbound component ROM16X1A of instance LUT4_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":473:4:473:9|Unbound component ROM16X1A of instance LUT4_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":478:4:478:10|Unbound component AND2 of instance AND2_t1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":481:4:481:8|Unbound component INV of instance INV_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":484:4:484:10|Unbound component XOR2 of instance XOR2_t0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":487:4:487:8|Unbound component INV of instance INV_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":490:4:490:16|Unbound component DP16KC of instance pdp_ram_0_0_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":528:4:528:16|Unbound component DP16KC of instance pdp_ram_0_1_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":567:4:567:16|Unbound component DP16KC of instance pdp_ram_0_2_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":606:4:606:16|Unbound component DP16KC of instance pdp_ram_0_3_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":645:4:645:8|Unbound component FD1P3DX of instance FF_74 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":649:4:649:8|Unbound component FD1P3DX of instance FF_73 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":653:4:653:8|Unbound component FD1P3DX of instance FF_72 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":657:4:657:8|Unbound component FD1P3DX of instance FF_71 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":661:4:661:8|Unbound component FD1P3DX of instance FF_70 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":665:4:665:8|Unbound component FD1P3DX of instance FF_69 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":669:4:669:8|Unbound component FD1P3DX of instance FF_68 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":673:4:673:8|Unbound component FD1P3DX of instance FF_67 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":677:4:677:8|Unbound component FD1P3DX of instance FF_66 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":681:4:681:8|Unbound component FD1P3DX of instance FF_65 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":685:4:685:8|Unbound component FD1P3DX of instance FF_64 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":689:4:689:8|Unbound component FD1P3DX of instance FF_63 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":693:4:693:8|Unbound component FD1S3BX of instance FF_62 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":696:4:696:8|Unbound component FD1S3DX of instance FF_61 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":699:4:699:8|Unbound component FD1P3BX of instance FF_60 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":703:4:703:8|Unbound component FD1P3DX of instance FF_59 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":707:4:707:8|Unbound component FD1P3DX of instance FF_58 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":711:4:711:8|Unbound component FD1P3DX of instance FF_57 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":715:4:715:8|Unbound component FD1P3DX of instance FF_56 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":719:4:719:8|Unbound component FD1P3DX of instance FF_55 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":723:4:723:8|Unbound component FD1P3DX of instance FF_54 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":727:4:727:8|Unbound component FD1P3DX of instance FF_53 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":731:4:731:8|Unbound component FD1P3DX of instance FF_52 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":735:4:735:8|Unbound component FD1P3DX of instance FF_51 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":739:4:739:8|Unbound component FD1P3DX of instance FF_50 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":743:4:743:8|Unbound component FD1P3DX of instance FF_49 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":747:4:747:8|Unbound component FD1P3BX of instance FF_48 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":751:4:751:8|Unbound component FD1P3DX of instance FF_47 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":755:4:755:8|Unbound component FD1P3DX of instance FF_46 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":759:4:759:8|Unbound component FD1P3DX of instance FF_45 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":763:4:763:8|Unbound component FD1P3DX of instance FF_44 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":767:4:767:8|Unbound component FD1P3DX of instance FF_43 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":771:4:771:8|Unbound component FD1P3DX of instance FF_42 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":775:4:775:8|Unbound component FD1P3DX of instance FF_41 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":779:4:779:8|Unbound component FD1P3DX of instance FF_40 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":783:4:783:8|Unbound component FD1P3DX of instance FF_39 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":787:4:787:8|Unbound component FD1P3DX of instance FF_38 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":791:4:791:8|Unbound component FD1P3DX of instance FF_37 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":795:4:795:8|Unbound component FD1P3DX of instance FF_36 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":799:4:799:8|Unbound component FD1P3DX of instance FF_35 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":803:4:803:8|Unbound component FD1P3DX of instance FF_34 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":807:4:807:8|Unbound component FD1P3DX of instance FF_33 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":811:4:811:8|Unbound component FD1P3DX of instance FF_32 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":815:4:815:8|Unbound component FD1P3DX of instance FF_31 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":819:4:819:8|Unbound component FD1P3DX of instance FF_30 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":823:4:823:8|Unbound component FD1P3DX of instance FF_29 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":827:4:827:8|Unbound component FD1P3DX of instance FF_28 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":831:4:831:8|Unbound component FD1P3DX of instance FF_27 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":835:4:835:8|Unbound component FD1P3DX of instance FF_26 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":839:4:839:8|Unbound component FD1P3DX of instance FF_25 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":843:4:843:8|Unbound component FD1P3DX of instance FF_24 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":847:4:847:8|Unbound component FD1P3DX of instance FF_23 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":851:4:851:8|Unbound component FD1P3DX of instance FF_22 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":855:4:855:8|Unbound component FD1P3DX of instance FF_21 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":859:4:859:8|Unbound component FD1P3DX of instance FF_20 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":863:4:863:8|Unbound component FD1P3DX of instance FF_19 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":867:4:867:8|Unbound component FD1P3DX of instance FF_18 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":871:4:871:8|Unbound component FD1P3DX of instance FF_17 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":875:4:875:8|Unbound component FD1P3DX of instance FF_16 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":879:4:879:8|Unbound component FD1P3DX of instance FF_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":883:4:883:8|Unbound component FD1P3DX of instance FF_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":887:4:887:8|Unbound component FD1P3DX of instance FF_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":891:4:891:8|Unbound component FD1S3DX of instance FF_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":894:4:894:8|Unbound component FD1S3DX of instance FF_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":897:4:897:8|Unbound component FD1S3DX of instance FF_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":900:4:900:7|Unbound component FD1S3DX of instance FF_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":903:4:903:7|Unbound component FD1S3DX of instance FF_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":906:4:906:7|Unbound component FD1S3DX of instance FF_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":909:4:909:7|Unbound component FD1S3DX of instance FF_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":912:4:912:7|Unbound component FD1S3DX of instance FF_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":915:4:915:7|Unbound component FD1S3DX of instance FF_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":918:4:918:7|Unbound component FD1S3DX of instance FF_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":921:4:921:7|Unbound component FD1S3DX of instance FF_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":924:4:924:7|Unbound component FD1S3DX of instance FF_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":927:4:927:7|Unbound component FD1S3DX of instance FF_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":930:4:930:17|Unbound component FADD2B of instance bdcnt_bctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":934:4:934:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":938:4:938:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":942:4:942:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":946:4:946:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":950:4:950:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":954:4:954:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":958:4:958:13|Unbound component FADD2B of instance e_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":963:4:963:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":967:4:967:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":971:4:971:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":975:4:975:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":979:4:979:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":983:4:983:10|Unbound component ALEB2 of instance e_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":987:4:987:5|Unbound component FADD2B of instance a0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":992:4:992:13|Unbound component FADD2B of instance g_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":997:4:997:10|Unbound component AGEB2 of instance g_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1001:4:1001:10|Unbound component AGEB2 of instance g_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1005:4:1005:10|Unbound component AGEB2 of instance g_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1009:4:1009:10|Unbound component AGEB2 of instance g_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1013:4:1013:10|Unbound component AGEB2 of instance g_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1017:4:1017:10|Unbound component AGEB2 of instance g_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1021:4:1021:5|Unbound component FADD2B of instance a1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1026:4:1026:12|Unbound component FADD2B of instance w_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1031:4:1031:10|Unbound component CU2 of instance w_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1035:4:1035:10|Unbound component CU2 of instance w_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1039:4:1039:10|Unbound component CU2 of instance w_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1043:4:1043:10|Unbound component CU2 of instance w_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1047:4:1047:10|Unbound component CU2 of instance w_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1051:4:1051:10|Unbound component CU2 of instance w_ctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1055:4:1055:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1058:4:1058:12|Unbound component FADD2B of instance r_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1063:4:1063:10|Unbound component CU2 of instance r_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1067:4:1067:10|Unbound component CU2 of instance r_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1071:4:1071:10|Unbound component CU2 of instance r_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1075:4:1075:10|Unbound component CU2 of instance r_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1079:4:1079:10|Unbound component CU2 of instance r_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1083:4:1083:10|Unbound component CU2 of instance r_ctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1087:4:1087:9|Unbound component FSUB2B of instance wcnt_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1091:4:1091:9|Unbound component FSUB2B of instance wcnt_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1095:4:1095:9|Unbound component FSUB2B of instance wcnt_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1099:4:1099:9|Unbound component FSUB2B of instance wcnt_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1103:4:1103:9|Unbound component FSUB2B of instance wcnt_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1107:4:1107:9|Unbound component FSUB2B of instance wcnt_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1111:4:1111:9|Unbound component FSUB2B of instance wcnt_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1116:4:1116:18|Unbound component FADD2B of instance af_set_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1120:4:1120:15|Unbound component AGEB2 of instance af_set_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1124:4:1124:15|Unbound component AGEB2 of instance af_set_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1128:4:1128:15|Unbound component AGEB2 of instance af_set_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1132:4:1132:15|Unbound component AGEB2 of instance af_set_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1136:4:1136:15|Unbound component AGEB2 of instance af_set_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1140:4:1140:15|Unbound component AGEB2 of instance af_set_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1144:4:1144:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd":1147:4:1147:5|Unbound component FADD2B of instance a2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":389:4:389:10|Unbound component AND2 of instance AND2_t5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":392:4:392:8|Unbound component INV of instance INV_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":395:4:395:10|Unbound component AND2 of instance AND2_t4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":398:4:398:8|Unbound component INV of instance INV_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":401:4:401:10|Unbound component AND2 of instance AND2_t3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":404:4:404:10|Unbound component XOR2 of instance XOR2_t2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":407:4:407:8|Unbound component INV of instance INV_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":410:4:410:8|Unbound component INV of instance INV_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":413:4:413:9|Unbound component ROM16X1A of instance LUT4_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":418:4:418:9|Unbound component ROM16X1A of instance LUT4_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":423:4:423:10|Unbound component AND2 of instance AND2_t1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":426:4:426:8|Unbound component INV of instance INV_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":429:4:429:10|Unbound component XOR2 of instance XOR2_t0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":432:4:432:8|Unbound component INV of instance INV_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":435:4:435:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":468:4:468:8|Unbound component FD1P3DX of instance FF_62 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":472:4:472:8|Unbound component FD1P3DX of instance FF_61 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":476:4:476:8|Unbound component FD1P3DX of instance FF_60 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":480:4:480:8|Unbound component FD1P3DX of instance FF_59 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":484:4:484:8|Unbound component FD1P3DX of instance FF_58 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":488:4:488:8|Unbound component FD1P3DX of instance FF_57 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":492:4:492:8|Unbound component FD1P3DX of instance FF_56 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":496:4:496:8|Unbound component FD1P3DX of instance FF_55 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":500:4:500:8|Unbound component FD1P3DX of instance FF_54 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":504:4:504:8|Unbound component FD1P3DX of instance FF_53 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":508:4:508:8|Unbound component FD1S3BX of instance FF_52 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":511:4:511:8|Unbound component FD1S3DX of instance FF_51 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":514:4:514:8|Unbound component FD1P3BX of instance FF_50 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":518:4:518:8|Unbound component FD1P3DX of instance FF_49 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":522:4:522:8|Unbound component FD1P3DX of instance FF_48 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":526:4:526:8|Unbound component FD1P3DX of instance FF_47 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":530:4:530:8|Unbound component FD1P3DX of instance FF_46 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":534:4:534:8|Unbound component FD1P3DX of instance FF_45 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":538:4:538:8|Unbound component FD1P3DX of instance FF_44 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":542:4:542:8|Unbound component FD1P3DX of instance FF_43 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":546:4:546:8|Unbound component FD1P3DX of instance FF_42 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":550:4:550:8|Unbound component FD1P3DX of instance FF_41 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":554:4:554:8|Unbound component FD1P3BX of instance FF_40 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":558:4:558:8|Unbound component FD1P3DX of instance FF_39 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":562:4:562:8|Unbound component FD1P3DX of instance FF_38 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":566:4:566:8|Unbound component FD1P3DX of instance FF_37 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":570:4:570:8|Unbound component FD1P3DX of instance FF_36 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":574:4:574:8|Unbound component FD1P3DX of instance FF_35 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":578:4:578:8|Unbound component FD1P3DX of instance FF_34 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":582:4:582:8|Unbound component FD1P3DX of instance FF_33 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":586:4:586:8|Unbound component FD1P3DX of instance FF_32 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":590:4:590:8|Unbound component FD1P3DX of instance FF_31 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":594:4:594:8|Unbound component FD1P3DX of instance FF_30 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":598:4:598:8|Unbound component FD1P3DX of instance FF_29 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":602:4:602:8|Unbound component FD1P3DX of instance FF_28 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":606:4:606:8|Unbound component FD1P3DX of instance FF_27 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":610:4:610:8|Unbound component FD1P3DX of instance FF_26 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":614:4:614:8|Unbound component FD1P3DX of instance FF_25 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":618:4:618:8|Unbound component FD1P3DX of instance FF_24 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":622:4:622:8|Unbound component FD1P3DX of instance FF_23 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":626:4:626:8|Unbound component FD1P3DX of instance FF_22 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":630:4:630:8|Unbound component FD1P3DX of instance FF_21 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":634:4:634:8|Unbound component FD1P3DX of instance FF_20 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":638:4:638:8|Unbound component FD1P3DX of instance FF_19 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":642:4:642:8|Unbound component FD1P3DX of instance FF_18 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":646:4:646:8|Unbound component FD1P3DX of instance FF_17 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":650:4:650:8|Unbound component FD1P3DX of instance FF_16 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":654:4:654:8|Unbound component FD1P3DX of instance FF_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":658:4:658:8|Unbound component FD1P3DX of instance FF_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":662:4:662:8|Unbound component FD1P3DX of instance FF_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":666:4:666:8|Unbound component FD1P3DX of instance FF_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":670:4:670:8|Unbound component FD1P3DX of instance FF_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":674:4:674:8|Unbound component FD1S3DX of instance FF_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":677:4:677:7|Unbound component FD1S3DX of instance FF_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":680:4:680:7|Unbound component FD1S3DX of instance FF_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":683:4:683:7|Unbound component FD1S3DX of instance FF_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":686:4:686:7|Unbound component FD1S3DX of instance FF_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":689:4:689:7|Unbound component FD1S3DX of instance FF_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":692:4:692:7|Unbound component FD1S3DX of instance FF_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":695:4:695:7|Unbound component FD1S3DX of instance FF_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":698:4:698:7|Unbound component FD1S3DX of instance FF_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":701:4:701:7|Unbound component FD1S3DX of instance FF_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":704:4:704:7|Unbound component FD1S3DX of instance FF_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":707:4:707:17|Unbound component FADD2B of instance bdcnt_bctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":711:4:711:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":715:4:715:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":719:4:719:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":723:4:723:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":727:4:727:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":731:4:731:13|Unbound component FADD2B of instance e_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":736:4:736:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":740:4:740:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":744:4:744:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":748:4:748:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":752:4:752:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":756:4:756:5|Unbound component FADD2B of instance a0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":761:4:761:13|Unbound component FADD2B of instance g_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":766:4:766:10|Unbound component AGEB2 of instance g_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":770:4:770:10|Unbound component AGEB2 of instance g_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":774:4:774:10|Unbound component AGEB2 of instance g_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":778:4:778:10|Unbound component AGEB2 of instance g_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":782:4:782:10|Unbound component AGEB2 of instance g_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":786:4:786:5|Unbound component FADD2B of instance a1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":791:4:791:12|Unbound component FADD2B of instance w_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":796:4:796:10|Unbound component CU2 of instance w_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":800:4:800:10|Unbound component CU2 of instance w_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":804:4:804:10|Unbound component CU2 of instance w_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":808:4:808:10|Unbound component CU2 of instance w_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":812:4:812:10|Unbound component CU2 of instance w_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":816:4:816:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":819:4:819:12|Unbound component FADD2B of instance r_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":824:4:824:10|Unbound component CU2 of instance r_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":828:4:828:10|Unbound component CU2 of instance r_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":832:4:832:10|Unbound component CU2 of instance r_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":836:4:836:10|Unbound component CU2 of instance r_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":840:4:840:10|Unbound component CU2 of instance r_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":844:4:844:9|Unbound component FSUB2B of instance wcnt_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":848:4:848:9|Unbound component FSUB2B of instance wcnt_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":852:4:852:9|Unbound component FSUB2B of instance wcnt_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":856:4:856:9|Unbound component FSUB2B of instance wcnt_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":860:4:860:9|Unbound component FSUB2B of instance wcnt_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":864:4:864:9|Unbound component FSUB2B of instance wcnt_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":869:4:869:18|Unbound component FADD2B of instance af_set_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":873:4:873:15|Unbound component AGEB2 of instance af_set_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":877:4:877:15|Unbound component AGEB2 of instance af_set_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":881:4:881:15|Unbound component AGEB2 of instance af_set_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":885:4:885:15|Unbound component AGEB2 of instance af_set_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":889:4:889:15|Unbound component AGEB2 of instance af_set_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":893:4:893:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd":896:4:896:5|Unbound component FADD2B of instance a2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":389:4:389:10|Unbound component AND2 of instance AND2_t5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":392:4:392:8|Unbound component INV of instance INV_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":395:4:395:10|Unbound component AND2 of instance AND2_t4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":398:4:398:8|Unbound component INV of instance INV_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":401:4:401:10|Unbound component AND2 of instance AND2_t3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":404:4:404:10|Unbound component XOR2 of instance XOR2_t2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":407:4:407:8|Unbound component INV of instance INV_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":410:4:410:8|Unbound component INV of instance INV_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":413:4:413:9|Unbound component ROM16X1A of instance LUT4_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":418:4:418:9|Unbound component ROM16X1A of instance LUT4_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":423:4:423:10|Unbound component AND2 of instance AND2_t1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":426:4:426:8|Unbound component INV of instance INV_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":429:4:429:10|Unbound component XOR2 of instance XOR2_t0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":432:4:432:8|Unbound component INV of instance INV_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":435:4:435:16|Unbound component PDPW16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":468:4:468:8|Unbound component FD1P3DX of instance FF_62 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":472:4:472:8|Unbound component FD1P3DX of instance FF_61 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":476:4:476:8|Unbound component FD1P3DX of instance FF_60 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":480:4:480:8|Unbound component FD1P3DX of instance FF_59 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":484:4:484:8|Unbound component FD1P3DX of instance FF_58 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":488:4:488:8|Unbound component FD1P3DX of instance FF_57 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":492:4:492:8|Unbound component FD1P3DX of instance FF_56 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":496:4:496:8|Unbound component FD1P3DX of instance FF_55 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":500:4:500:8|Unbound component FD1P3DX of instance FF_54 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":504:4:504:8|Unbound component FD1P3DX of instance FF_53 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":508:4:508:8|Unbound component FD1S3BX of instance FF_52 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":511:4:511:8|Unbound component FD1S3DX of instance FF_51 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":514:4:514:8|Unbound component FD1P3BX of instance FF_50 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":518:4:518:8|Unbound component FD1P3DX of instance FF_49 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":522:4:522:8|Unbound component FD1P3DX of instance FF_48 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":526:4:526:8|Unbound component FD1P3DX of instance FF_47 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":530:4:530:8|Unbound component FD1P3DX of instance FF_46 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":534:4:534:8|Unbound component FD1P3DX of instance FF_45 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":538:4:538:8|Unbound component FD1P3DX of instance FF_44 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":542:4:542:8|Unbound component FD1P3DX of instance FF_43 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":546:4:546:8|Unbound component FD1P3DX of instance FF_42 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":550:4:550:8|Unbound component FD1P3DX of instance FF_41 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":554:4:554:8|Unbound component FD1P3BX of instance FF_40 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":558:4:558:8|Unbound component FD1P3DX of instance FF_39 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":562:4:562:8|Unbound component FD1P3DX of instance FF_38 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":566:4:566:8|Unbound component FD1P3DX of instance FF_37 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":570:4:570:8|Unbound component FD1P3DX of instance FF_36 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":574:4:574:8|Unbound component FD1P3DX of instance FF_35 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":578:4:578:8|Unbound component FD1P3DX of instance FF_34 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":582:4:582:8|Unbound component FD1P3DX of instance FF_33 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":586:4:586:8|Unbound component FD1P3DX of instance FF_32 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":590:4:590:8|Unbound component FD1P3DX of instance FF_31 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":594:4:594:8|Unbound component FD1P3DX of instance FF_30 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":598:4:598:8|Unbound component FD1P3DX of instance FF_29 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":602:4:602:8|Unbound component FD1P3DX of instance FF_28 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":606:4:606:8|Unbound component FD1P3DX of instance FF_27 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":610:4:610:8|Unbound component FD1P3DX of instance FF_26 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":614:4:614:8|Unbound component FD1P3DX of instance FF_25 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":618:4:618:8|Unbound component FD1P3DX of instance FF_24 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":622:4:622:8|Unbound component FD1P3DX of instance FF_23 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":626:4:626:8|Unbound component FD1P3DX of instance FF_22 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":630:4:630:8|Unbound component FD1P3DX of instance FF_21 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":634:4:634:8|Unbound component FD1P3DX of instance FF_20 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":638:4:638:8|Unbound component FD1P3DX of instance FF_19 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":642:4:642:8|Unbound component FD1P3DX of instance FF_18 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":646:4:646:8|Unbound component FD1P3DX of instance FF_17 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":650:4:650:8|Unbound component FD1P3DX of instance FF_16 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":654:4:654:8|Unbound component FD1P3DX of instance FF_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":658:4:658:8|Unbound component FD1P3DX of instance FF_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":662:4:662:8|Unbound component FD1P3DX of instance FF_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":666:4:666:8|Unbound component FD1P3DX of instance FF_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":670:4:670:8|Unbound component FD1P3DX of instance FF_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":674:4:674:8|Unbound component FD1S3DX of instance FF_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":677:4:677:7|Unbound component FD1S3DX of instance FF_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":680:4:680:7|Unbound component FD1S3DX of instance FF_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":683:4:683:7|Unbound component FD1S3DX of instance FF_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":686:4:686:7|Unbound component FD1S3DX of instance FF_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":689:4:689:7|Unbound component FD1S3DX of instance FF_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":692:4:692:7|Unbound component FD1S3DX of instance FF_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":695:4:695:7|Unbound component FD1S3DX of instance FF_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":698:4:698:7|Unbound component FD1S3DX of instance FF_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":701:4:701:7|Unbound component FD1S3DX of instance FF_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":704:4:704:7|Unbound component FD1S3DX of instance FF_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":707:4:707:17|Unbound component FADD2B of instance bdcnt_bctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":711:4:711:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":715:4:715:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":719:4:719:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":723:4:723:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":727:4:727:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":731:4:731:13|Unbound component FADD2B of instance e_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":736:4:736:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":740:4:740:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":744:4:744:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":748:4:748:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":752:4:752:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":756:4:756:5|Unbound component FADD2B of instance a0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":761:4:761:13|Unbound component FADD2B of instance g_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":766:4:766:10|Unbound component AGEB2 of instance g_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":770:4:770:10|Unbound component AGEB2 of instance g_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":774:4:774:10|Unbound component AGEB2 of instance g_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":778:4:778:10|Unbound component AGEB2 of instance g_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":782:4:782:10|Unbound component AGEB2 of instance g_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":786:4:786:5|Unbound component FADD2B of instance a1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":791:4:791:12|Unbound component FADD2B of instance w_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":796:4:796:10|Unbound component CU2 of instance w_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":800:4:800:10|Unbound component CU2 of instance w_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":804:4:804:10|Unbound component CU2 of instance w_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":808:4:808:10|Unbound component CU2 of instance w_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":812:4:812:10|Unbound component CU2 of instance w_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":816:4:816:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":819:4:819:12|Unbound component FADD2B of instance r_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":824:4:824:10|Unbound component CU2 of instance r_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":828:4:828:10|Unbound component CU2 of instance r_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":832:4:832:10|Unbound component CU2 of instance r_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":836:4:836:10|Unbound component CU2 of instance r_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":840:4:840:10|Unbound component CU2 of instance r_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":844:4:844:9|Unbound component FSUB2B of instance wcnt_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":848:4:848:9|Unbound component FSUB2B of instance wcnt_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":852:4:852:9|Unbound component FSUB2B of instance wcnt_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":856:4:856:9|Unbound component FSUB2B of instance wcnt_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":860:4:860:9|Unbound component FSUB2B of instance wcnt_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":864:4:864:9|Unbound component FSUB2B of instance wcnt_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":869:4:869:18|Unbound component FADD2B of instance af_set_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":873:4:873:15|Unbound component AGEB2 of instance af_set_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":877:4:877:15|Unbound component AGEB2 of instance af_set_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":881:4:881:15|Unbound component AGEB2 of instance af_set_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":885:4:885:15|Unbound component AGEB2 of instance af_set_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":889:4:889:15|Unbound component AGEB2 of instance af_set_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":893:4:893:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":896:4:896:5|Unbound component FADD2B of instance a2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd":120:4:120:26|Unbound component DP16KC of instance spi_dpram_32_to_8_0_0_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd":161:4:161:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd":164:4:164:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd":167:4:167:26|Unbound component DP16KC of instance spi_dpram_32_to_8_0_1_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trb3\base\code\sedcheck.vhd":204:0:204:6|Unbound component SEDCA of instance THE_SED 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":420:4:420:10|Unbound component AND2 of instance AND2_t5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":423:4:423:8|Unbound component INV of instance INV_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":426:4:426:10|Unbound component AND2 of instance AND2_t4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":429:4:429:8|Unbound component INV of instance INV_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":432:4:432:10|Unbound component AND2 of instance AND2_t3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":435:4:435:10|Unbound component XOR2 of instance XOR2_t2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":438:4:438:8|Unbound component INV of instance INV_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":441:4:441:8|Unbound component INV of instance INV_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":444:4:444:9|Unbound component ROM16X1A of instance LUT4_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":449:4:449:9|Unbound component ROM16X1A of instance LUT4_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":454:4:454:10|Unbound component AND2 of instance AND2_t1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":457:4:457:8|Unbound component INV of instance INV_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":460:4:460:10|Unbound component XOR2 of instance XOR2_t0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":463:4:463:8|Unbound component INV of instance INV_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":466:4:466:16|Unbound component DP16KC of instance pdp_ram_0_0_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":504:4:504:8|Unbound component FD1P3DX of instance FF_68 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":508:4:508:8|Unbound component FD1P3DX of instance FF_67 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":512:4:512:8|Unbound component FD1P3DX of instance FF_66 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":516:4:516:8|Unbound component FD1P3DX of instance FF_65 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":520:4:520:8|Unbound component FD1P3DX of instance FF_64 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":524:4:524:8|Unbound component FD1P3DX of instance FF_63 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":528:4:528:8|Unbound component FD1P3DX of instance FF_62 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":532:4:532:8|Unbound component FD1P3DX of instance FF_61 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":536:4:536:8|Unbound component FD1P3DX of instance FF_60 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":540:4:540:8|Unbound component FD1P3DX of instance FF_59 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":544:4:544:8|Unbound component FD1P3DX of instance FF_58 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":548:4:548:8|Unbound component FD1S3BX of instance FF_57 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":551:4:551:8|Unbound component FD1S3DX of instance FF_56 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":554:4:554:8|Unbound component FD1P3BX of instance FF_55 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":558:4:558:8|Unbound component FD1P3DX of instance FF_54 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":562:4:562:8|Unbound component FD1P3DX of instance FF_53 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":566:4:566:8|Unbound component FD1P3DX of instance FF_52 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":570:4:570:8|Unbound component FD1P3DX of instance FF_51 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":574:4:574:8|Unbound component FD1P3DX of instance FF_50 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":578:4:578:8|Unbound component FD1P3DX of instance FF_49 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":582:4:582:8|Unbound component FD1P3DX of instance FF_48 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":586:4:586:8|Unbound component FD1P3DX of instance FF_47 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":590:4:590:8|Unbound component FD1P3DX of instance FF_46 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":594:4:594:8|Unbound component FD1P3DX of instance FF_45 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":598:4:598:8|Unbound component FD1P3BX of instance FF_44 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":602:4:602:8|Unbound component FD1P3DX of instance FF_43 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":606:4:606:8|Unbound component FD1P3DX of instance FF_42 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":610:4:610:8|Unbound component FD1P3DX of instance FF_41 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":614:4:614:8|Unbound component FD1P3DX of instance FF_40 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":618:4:618:8|Unbound component FD1P3DX of instance FF_39 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":622:4:622:8|Unbound component FD1P3DX of instance FF_38 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":626:4:626:8|Unbound component FD1P3DX of instance FF_37 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":630:4:630:8|Unbound component FD1P3DX of instance FF_36 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":634:4:634:8|Unbound component FD1P3DX of instance FF_35 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":638:4:638:8|Unbound component FD1P3DX of instance FF_34 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":642:4:642:8|Unbound component FD1P3DX of instance FF_33 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":646:4:646:8|Unbound component FD1P3DX of instance FF_32 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":650:4:650:8|Unbound component FD1P3DX of instance FF_31 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":654:4:654:8|Unbound component FD1P3DX of instance FF_30 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":658:4:658:8|Unbound component FD1P3DX of instance FF_29 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":662:4:662:8|Unbound component FD1P3DX of instance FF_28 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":666:4:666:8|Unbound component FD1P3DX of instance FF_27 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":670:4:670:8|Unbound component FD1P3DX of instance FF_26 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":674:4:674:8|Unbound component FD1P3DX of instance FF_25 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":678:4:678:8|Unbound component FD1P3DX of instance FF_24 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":682:4:682:8|Unbound component FD1P3DX of instance FF_23 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":686:4:686:8|Unbound component FD1P3DX of instance FF_22 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":690:4:690:8|Unbound component FD1P3DX of instance FF_21 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":694:4:694:8|Unbound component FD1P3DX of instance FF_20 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":698:4:698:8|Unbound component FD1P3DX of instance FF_19 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":702:4:702:8|Unbound component FD1P3DX of instance FF_18 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":706:4:706:8|Unbound component FD1P3DX of instance FF_17 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":710:4:710:8|Unbound component FD1P3DX of instance FF_16 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":714:4:714:8|Unbound component FD1P3DX of instance FF_15 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":718:4:718:8|Unbound component FD1P3DX of instance FF_14 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":722:4:722:8|Unbound component FD1P3DX of instance FF_13 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":726:4:726:8|Unbound component FD1P3DX of instance FF_12 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":730:4:730:8|Unbound component FD1S3DX of instance FF_11 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":733:4:733:8|Unbound component FD1S3DX of instance FF_10 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":736:4:736:7|Unbound component FD1S3DX of instance FF_9 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":739:4:739:7|Unbound component FD1S3DX of instance FF_8 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":742:4:742:7|Unbound component FD1S3DX of instance FF_7 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":745:4:745:7|Unbound component FD1S3DX of instance FF_6 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":748:4:748:7|Unbound component FD1S3DX of instance FF_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":751:4:751:7|Unbound component FD1S3DX of instance FF_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":754:4:754:7|Unbound component FD1S3DX of instance FF_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":757:4:757:7|Unbound component FD1S3DX of instance FF_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":760:4:760:7|Unbound component FD1S3DX of instance FF_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":763:4:763:7|Unbound component FD1S3DX of instance FF_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":766:4:766:17|Unbound component FADD2B of instance bdcnt_bctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":770:4:770:15|Unbound component CB2 of instance bdcnt_bctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":774:4:774:15|Unbound component CB2 of instance bdcnt_bctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":778:4:778:15|Unbound component CB2 of instance bdcnt_bctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":782:4:782:15|Unbound component CB2 of instance bdcnt_bctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":786:4:786:15|Unbound component CB2 of instance bdcnt_bctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":790:4:790:15|Unbound component CB2 of instance bdcnt_bctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":794:4:794:13|Unbound component FADD2B of instance e_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":799:4:799:10|Unbound component ALEB2 of instance e_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":803:4:803:10|Unbound component ALEB2 of instance e_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":807:4:807:10|Unbound component ALEB2 of instance e_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":811:4:811:10|Unbound component ALEB2 of instance e_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":815:4:815:10|Unbound component ALEB2 of instance e_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":819:4:819:10|Unbound component ALEB2 of instance e_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":823:4:823:5|Unbound component FADD2B of instance a0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":828:4:828:13|Unbound component FADD2B of instance g_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":833:4:833:10|Unbound component AGEB2 of instance g_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":837:4:837:10|Unbound component AGEB2 of instance g_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":841:4:841:10|Unbound component AGEB2 of instance g_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":845:4:845:10|Unbound component AGEB2 of instance g_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":849:4:849:10|Unbound component AGEB2 of instance g_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":853:4:853:10|Unbound component AGEB2 of instance g_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":857:4:857:5|Unbound component FADD2B of instance a1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":862:4:862:12|Unbound component FADD2B of instance w_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":867:4:867:10|Unbound component CU2 of instance w_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":871:4:871:10|Unbound component CU2 of instance w_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":875:4:875:10|Unbound component CU2 of instance w_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":879:4:879:10|Unbound component CU2 of instance w_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":883:4:883:10|Unbound component CU2 of instance w_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":887:4:887:10|Unbound component CU2 of instance w_ctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":891:4:891:17|Unbound component VHI of instance scuba_vhi_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":894:4:894:12|Unbound component FADD2B of instance r_ctr_cia 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":899:4:899:10|Unbound component CU2 of instance r_ctr_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":903:4:903:10|Unbound component CU2 of instance r_ctr_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":907:4:907:10|Unbound component CU2 of instance r_ctr_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":911:4:911:10|Unbound component CU2 of instance r_ctr_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":915:4:915:10|Unbound component CU2 of instance r_ctr_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":919:4:919:10|Unbound component CU2 of instance r_ctr_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":923:4:923:9|Unbound component FSUB2B of instance wcnt_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":927:4:927:9|Unbound component FSUB2B of instance wcnt_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":931:4:931:9|Unbound component FSUB2B of instance wcnt_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":935:4:935:9|Unbound component FSUB2B of instance wcnt_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":939:4:939:9|Unbound component FSUB2B of instance wcnt_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":943:4:943:9|Unbound component FSUB2B of instance wcnt_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":948:4:948:8|Unbound component FADD2B of instance wcntd 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":952:4:952:18|Unbound component FADD2B of instance af_set_cmp_ci_a 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":956:4:956:15|Unbound component AGEB2 of instance af_set_cmp_0 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":960:4:960:15|Unbound component AGEB2 of instance af_set_cmp_1 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":964:4:964:15|Unbound component AGEB2 of instance af_set_cmp_2 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":968:4:968:15|Unbound component AGEB2 of instance af_set_cmp_3 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":972:4:972:15|Unbound component AGEB2 of instance af_set_cmp_4 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":976:4:976:15|Unbound component AGEB2 of instance af_set_cmp_5 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":980:4:980:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"C:\Users\musefpgawin\Trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":983:4:983:5|Unbound component FADD2B of instance a2 

