

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Sun Apr 14 16:58:02 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.760|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9122|  9122|  9122|  9122|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Product1    |  5760|  5760|        45|          -|          -|   128|    no    |
        | + Product2   |    42|    42|         7|          -|          -|     6|    no    |
        |- ResetAccum  |    18|    18|         3|          -|          -|     6|    no    |
        |- Accum1      |  3328|  3328|        26|          -|          -|   128|    no    |
        | + Accum2     |    24|    24|         4|          -|          -|     6|    no    |
        |- Result      |    12|    12|         2|          -|          -|     6|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	11  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_243)
	2  / (tmp_243)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / (!tmp_s)
	14  / (tmp_s)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / (!tmp_241)
	19  / (tmp_241)
15 --> 
	16  / (!tmp_250)
	14  / (tmp_250)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
	20  / (!tmp_244)
20 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_V = alloca [768 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 21 'alloca' 'mult_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc_V = alloca [6 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:18]   --->   Operation 22 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ii = phi i8 [ %ii_9, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 24 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%tmp = icmp eq i8 %ii, -128" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 25 'icmp' 'tmp' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.71ns)   --->   "%ii_9 = add i8 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 27 'add' 'ii_9' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_469 = trunc i8 %ii to i4" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 29 'trunc' 'tmp_469' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%newIndex = zext i4 %tmp_469 to i64" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 30 'zext' 'newIndex' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [16 x i15]* %data_0_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 31 'getelementptr' 'data_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.75ns)   --->   "%data_0_V_load = load i15* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 32 'load' 'data_0_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [16 x i15]* %data_1_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 33 'getelementptr' 'data_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.75ns)   --->   "%data_1_V_load = load i15* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 34 'load' 'data_1_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_2_V_addr = getelementptr [16 x i15]* %data_2_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 35 'getelementptr' 'data_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.75ns)   --->   "%data_2_V_load = load i15* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 36 'load' 'data_2_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_3_V_addr = getelementptr [16 x i15]* %data_3_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 37 'getelementptr' 'data_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.75ns)   --->   "%data_3_V_load = load i15* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 38 'load' 'data_3_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_4_V_addr = getelementptr [16 x i15]* %data_4_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 39 'getelementptr' 'data_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.75ns)   --->   "%data_4_V_load = load i15* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 40 'load' 'data_4_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_5_V_addr = getelementptr [16 x i15]* %data_5_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 41 'getelementptr' 'data_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.75ns)   --->   "%data_5_V_load = load i15* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 42 'load' 'data_5_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_6_V_addr = getelementptr [16 x i15]* %data_6_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 43 'getelementptr' 'data_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.75ns)   --->   "%data_6_V_load = load i15* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 44 'load' 'data_6_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data_7_V_addr = getelementptr [16 x i15]* %data_7_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 45 'getelementptr' 'data_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.75ns)   --->   "%data_7_V_load = load i15* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 46 'load' 'data_7_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 47 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 47 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_463 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 49 'specregionbegin' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%arrayNo = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %ii, i32 4, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 50 'partselect' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i4 %arrayNo to i32" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 51 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (1.75ns)   --->   "%data_0_V_load = load i15* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 52 'load' 'data_0_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%extLd = zext i15 %data_0_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 53 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.75ns)   --->   "%data_1_V_load = load i15* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 54 'load' 'data_1_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%extLd9 = zext i15 %data_1_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 55 'zext' 'extLd9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (1.75ns)   --->   "%data_2_V_load = load i15* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 56 'load' 'data_2_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%extLd5 = zext i15 %data_2_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 57 'zext' 'extLd5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (1.75ns)   --->   "%data_3_V_load = load i15* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 58 'load' 'data_3_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%extLd6 = zext i15 %data_3_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 59 'zext' 'extLd6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (1.75ns)   --->   "%data_4_V_load = load i15* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 60 'load' 'data_4_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%extLd7 = zext i15 %data_4_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 61 'zext' 'extLd7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (1.75ns)   --->   "%data_5_V_load = load i15* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 62 'load' 'data_5_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%extLd8 = zext i15 %data_5_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 63 'zext' 'extLd8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (1.75ns)   --->   "%data_6_V_load = load i15* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 64 'load' 'data_6_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%extLd1 = zext i15 %data_6_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 65 'zext' 'extLd1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.75ns)   --->   "%data_7_V_load = load i15* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 66 'load' 'data_7_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%extLd2 = zext i15 %data_7_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 67 'zext' 'extLd2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.83ns)   --->   "%cache_V = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %extLd, i16 %extLd9, i16 %extLd5, i16 %extLd6, i16 %extLd7, i16 %extLd8, i16 %extLd1, i16 %extLd2, i32 %arrayNo_cast)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 68 'mux' 'cache_V' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%tmp_470 = trunc i8 %ii to i7" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 69 'trunc' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_470, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 70 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 71 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%tmp_471 = shl i8 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 72 'shl' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%p_shl7_cast = zext i8 %tmp_471 to i11" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 73 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.74ns) (out node of the LUT)   --->   "%tmp_240 = sub i11 %p_shl_cast, %p_shl7_cast" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 74 'sub' 'tmp_240' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.35ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%jj = phi i3 [ 0, %0 ], [ %jj_5, %2 ]"   --->   Operation 77 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%jj_cast6 = zext i3 %jj to i11" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 78 'zext' 'jj_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.00ns)   --->   "%tmp_243 = icmp eq i3 %jj, -2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 79 'icmp' 'tmp_243' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 80 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.34ns)   --->   "%jj_5 = add i3 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 81 'add' 'jj_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_243, label %3, label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.76ns)   --->   "%index = add i11 %tmp_240, %jj_cast6" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 83 'add' 'index' <Predicate = (!tmp_243)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_463)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 84 'specregionend' 'empty_66' <Predicate = (tmp_243)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 85 'br' <Predicate = (tmp_243)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%index_cast = sext i11 %index to i32" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 86 'sext' 'index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_246 = zext i32 %index_cast to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'zext' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%w10_V_addr = getelementptr [768 x i12]* @w10_V, i64 0, i64 %tmp_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'getelementptr' 'w10_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (2.77ns)   --->   "%w10_V_load = load i12* %w10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'load' 'w10_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 90 [1/2] (2.77ns)   --->   "%w10_V_load = load i12* %w10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'load' 'w10_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i12 %w10_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [3/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.76>
ST_8 : Operation 93 [2/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 94 [1/3] (0.00ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_248 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [768 x i16]* %mult_V, i64 0, i64 %tmp_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (2.77ns)   --->   "store i16 %tmp_248, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%iacc = phi i3 [ %iacc_3, %4 ], [ 0, %.preheader38.preheader ]"   --->   Operation 100 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.00ns)   --->   "%tmp_s = icmp eq i3 %iacc, -2" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 101 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 102 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.34ns)   --->   "%iacc_3 = add i3 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 103 'add' 'iacc_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %4" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_242 = zext i3 %iacc to i64" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 105 'zext' 'tmp_242' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%b10_V_addr = getelementptr [6 x i11]* @b10_V, i64 0, i64 %tmp_242" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 106 'getelementptr' 'b10_V_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (2.77ns)   --->   "%b10_V_load = load i11* %b10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 107 'load' 'b10_V_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>
ST_11 : Operation 108 [1/1] (1.35ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 108 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 2.77>
ST_12 : Operation 109 [1/2] (2.77ns)   --->   "%b10_V_load = load i11* %b10_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 109 'load' 'b10_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 6> <ROM>

State 13 <SV = 4> <Delay = 1.75>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%b10_V_load_cast = sext i11 %b10_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 111 'sext' 'b10_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [6 x i16]* %acc_V, i64 0, i64 %tmp_242" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 112 'getelementptr' 'acc_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.75ns)   --->   "store i16 %b10_V_load_cast, i16* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 1.74>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%ii2 = phi i8 [ %ii_10, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 115 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.24ns)   --->   "%tmp_241 = icmp eq i8 %ii2, -128" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 116 'icmp' 'tmp_241' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 117 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (1.71ns)   --->   "%ii_10 = add i8 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 118 'add' 'ii_10' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_241, label %.preheader.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 120 'specloopname' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_464 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 121 'specregionbegin' 'tmp_464' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%tmp_472 = trunc i8 %ii2 to i7" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 122 'trunc' 'tmp_472' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_472, i3 0)" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 123 'bitconcatenate' 'p_shl8' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 124 'zext' 'p_shl8_cast' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%tmp_473 = shl i8 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 125 'shl' 'tmp_473' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%p_shl9_cast = zext i8 %tmp_473 to i11" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 126 'zext' 'p_shl9_cast' <Predicate = (!tmp_241)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.74ns) (out node of the LUT)   --->   "%tmp_245 = sub i11 %p_shl8_cast, %p_shl9_cast" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 127 'sub' 'tmp_245' <Predicate = (!tmp_241)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (1.35ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 128 'br' <Predicate = (!tmp_241)> <Delay = 1.35>
ST_14 : Operation 129 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 129 'br' <Predicate = (tmp_241)> <Delay = 1.35>

State 15 <SV = 4> <Delay = 1.76>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%jj3 = phi i3 [ 0, %5 ], [ %jj_6, %7 ]"   --->   Operation 130 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%jj3_cast3 = zext i3 %jj3 to i11" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 131 'zext' 'jj3_cast3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (1.00ns)   --->   "%tmp_250 = icmp eq i3 %jj3, -2" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 132 'icmp' 'tmp_250' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 133 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.34ns)   --->   "%jj_6 = add i3 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 134 'add' 'jj_6' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_250, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.76ns)   --->   "%index_3 = add i11 %tmp_245, %jj3_cast3" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 136 'add' 'index_3' <Predicate = (!tmp_250)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str16, i32 %tmp_464)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 137 'specregionend' 'empty_71' <Predicate = (tmp_250)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 138 'br' <Predicate = (tmp_250)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.77>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%index_3_cast = sext i11 %index_3 to i32" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 139 'sext' 'index_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_251 = zext i3 %jj3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 140 'zext' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_252 = zext i32 %index_3_cast to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 141 'zext' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%acc_V_addr_6 = getelementptr [6 x i16]* %acc_V, i64 0, i64 %tmp_251" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 142 'getelementptr' 'acc_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [2/2] (1.75ns)   --->   "%p_Val2_29 = load i16* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 143 'load' 'p_Val2_29' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_addr_3 = getelementptr [768 x i16]* %mult_V, i64 0, i64 %tmp_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 144 'getelementptr' 'mult_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [2/2] (2.77ns)   --->   "%p_Val2_30 = load i16* %mult_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 145 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 17 <SV = 6> <Delay = 2.77>
ST_17 : Operation 146 [1/2] (1.75ns)   --->   "%p_Val2_29 = load i16* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 146 'load' 'p_Val2_29' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_17 : Operation 147 [1/2] (2.77ns)   --->   "%p_Val2_30 = load i16* %mult_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 147 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 18 <SV = 7> <Delay = 3.59>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 148 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (1.84ns)   --->   "%p_Val2_s_70 = add i16 %p_Val2_29, %p_Val2_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 149 'add' 'p_Val2_s_70' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (1.75ns)   --->   "store i16 %p_Val2_s_70, i16* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.75>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%ires = phi i3 [ %ires_3, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 152 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (1.00ns)   --->   "%tmp_244 = icmp eq i3 %ires, -2" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 153 'icmp' 'tmp_244' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 154 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (1.34ns)   --->   "%ires_3 = add i3 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 155 'add' 'ires_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_244, label %11, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_249 = zext i3 %ires to i64" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 157 'zext' 'tmp_249' <Predicate = (!tmp_244)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%acc_V_addr_5 = getelementptr [6 x i16]* %acc_V, i64 0, i64 %tmp_249" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 158 'getelementptr' 'acc_V_addr_5' <Predicate = (!tmp_244)> <Delay = 0.00>
ST_19 : Operation 159 [2/2] (1.75ns)   --->   "%acc_V_load = load i16* %acc_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 159 'load' 'acc_V_load' <Predicate = (!tmp_244)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 160 'ret' <Predicate = (tmp_244)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.51>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/2] (1.75ns)   --->   "%acc_V_load = load i16* %acc_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 162 'load' 'acc_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%arrayNo5_cast = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %ires, i32 1, i32 2)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 163 'partselect' 'arrayNo5_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_474 = trunc i3 %ires to i1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 164 'trunc' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%newIndex9 = zext i1 %tmp_474 to i64" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 165 'zext' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%res_0_V_addr = getelementptr [2 x i16]* %res_0_V, i64 0, i64 %newIndex9" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 166 'getelementptr' 'res_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%res_1_V_addr = getelementptr [2 x i16]* %res_1_V, i64 0, i64 %newIndex9" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 167 'getelementptr' 'res_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%res_2_V_addr = getelementptr [2 x i16]* %res_2_V, i64 0, i64 %newIndex9" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 168 'getelementptr' 'res_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (1.00ns)   --->   "switch i2 %arrayNo5_cast, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 169 'switch' <Predicate = true> <Delay = 1.00>
ST_20 : Operation 170 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 170 'store' <Predicate = (arrayNo5_cast == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 171 'br' <Predicate = (arrayNo5_cast == 1)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 172 'store' <Predicate = (arrayNo5_cast == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 173 'br' <Predicate = (arrayNo5_cast == 0)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 174 'store' <Predicate = (arrayNo5_cast != 0 & arrayNo5_cast != 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 175 'br' <Predicate = (arrayNo5_cast != 0 & arrayNo5_cast != 1)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [18]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [18]  (0 ns)
	'getelementptr' operation ('data_5_V_addr', firmware/nnet_utils/nnet_dense_latency.h:37) [45]  (0 ns)
	'load' operation ('data_5_V_load', firmware/nnet_utils/nnet_dense_latency.h:37) on array 'data_5_V' [46]  (1.75 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	'load' operation ('data_0_V_load', firmware/nnet_utils/nnet_dense_latency.h:37) on array 'data_0_V' [31]  (1.75 ns)
	'mux' operation ('cache.V', firmware/nnet_utils/nnet_dense_latency.h:37) [54]  (1.83 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:40) [64]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:41) [72]  (1.76 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('w10_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0 ns)
	'load' operation ('w10_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w10_V' [76]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('w10_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w10_V' [76]  (2.77 ns)

 <State 7>: 3.76ns
The critical path consists of the following:
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (3.76 ns)

 <State 8>: 3.76ns
The critical path consists of the following:
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (3.76 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.77ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:42) of variable 'tmp_248', firmware/nnet_utils/nnet_dense_latency.h:42 on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [81]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_latency.h:48) [89]  (0 ns)
	'getelementptr' operation ('b10_V_addr', firmware/nnet_utils/nnet_dense_latency.h:49) [97]  (0 ns)
	'load' operation ('b10_V_load', firmware/nnet_utils/nnet_dense_latency.h:49) on array 'b10_V' [98]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'load' operation ('b10_V_load', firmware/nnet_utils/nnet_dense_latency.h:49) on array 'b10_V' [98]  (2.77 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:49) of variable 'b10_V_load_cast', firmware/nnet_utils/nnet_dense_latency.h:49 on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [101]  (1.75 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:54) [106]  (0 ns)
	'sub' operation ('tmp_245', firmware/nnet_utils/nnet_dense_latency.h:57) [119]  (1.75 ns)

 <State 15>: 1.76ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:56) [122]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:57) [130]  (1.76 ns)

 <State 16>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('mult_V_addr_3', firmware/nnet_utils/nnet_dense_latency.h:58) [136]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [137]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [137]  (2.77 ns)

 <State 18>: 3.59ns
The critical path consists of the following:
	'add' operation ('p_Val2_s_70', firmware/nnet_utils/nnet_dense_latency.h:58) [138]  (1.84 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:58) of variable 'p_Val2_s_70', firmware/nnet_utils/nnet_dense_latency.h:58 on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [139]  (1.75 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_latency.h:64) [147]  (0 ns)
	'getelementptr' operation ('acc_V_addr_5', firmware/nnet_utils/nnet_dense_latency.h:66) [155]  (0 ns)
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:66) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [156]  (1.75 ns)

 <State 20>: 3.51ns
The critical path consists of the following:
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:66) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [156]  (1.75 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:66) of variable 'acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:66 on array 'res_1_V' [165]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
