

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Mar 19 11:39:27 2024

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F46K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   00FFF2                     __pcinit:
    52                           	callstack 0
    53   00FFF2                     start_initialization:
    54                           	callstack 0
    55   00FFF2                     __initialization:
    56                           	callstack 0
    57   00FFF2                     end_of_initialization:
    58                           	callstack 0
    59   00FFF2                     __end_of__initialization:
    60                           	callstack 0
    61   00FFF2  0100               	movlb	0
    62   00FFF4  EFFC  F07F         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000000                     
    68                           ; 1 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 80 in file "main.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  1    wreg      void 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    88 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101   00FFF8                     __ptext0:
   102                           	callstack 0
   103   00FFF8                     _main:
   104                           	callstack 31
   105   00FFF8                     l5:
   106   00FFF8  EFFC  F07F         	goto	l5
   107   00FFFC  EF00  F000         	goto	start
   108   010000                     __end_of_main:
   109                           	callstack 0
   110   000000                     
   111                           	psect	rparam
   112   000000                     
   113                           	psect	idloc
   114                           
   115                           ;Config register IDLOC0 @ 0x200000
   116                           ;	unspecified, using default values
   117   200000                     	org	2097152
   118   200000  FF                 	db	255
   119                           
   120                           ;Config register IDLOC1 @ 0x200001
   121                           ;	unspecified, using default values
   122   200001                     	org	2097153
   123   200001  FF                 	db	255
   124                           
   125                           ;Config register IDLOC2 @ 0x200002
   126                           ;	unspecified, using default values
   127   200002                     	org	2097154
   128   200002  FF                 	db	255
   129                           
   130                           ;Config register IDLOC3 @ 0x200003
   131                           ;	unspecified, using default values
   132   200003                     	org	2097155
   133   200003  FF                 	db	255
   134                           
   135                           ;Config register IDLOC4 @ 0x200004
   136                           ;	unspecified, using default values
   137   200004                     	org	2097156
   138   200004  FF                 	db	255
   139                           
   140                           ;Config register IDLOC5 @ 0x200005
   141                           ;	unspecified, using default values
   142   200005                     	org	2097157
   143   200005  FF                 	db	255
   144                           
   145                           ;Config register IDLOC6 @ 0x200006
   146                           ;	unspecified, using default values
   147   200006                     	org	2097158
   148   200006  FF                 	db	255
   149                           
   150                           ;Config register IDLOC7 @ 0x200007
   151                           ;	unspecified, using default values
   152   200007                     	org	2097159
   153   200007  FF                 	db	255
   154                           
   155                           	psect	config
   156                           
   157                           ; Padding undefined space
   158   300000                     	org	3145728
   159   300000  FF                 	db	255
   160                           
   161                           ;Config register CONFIG1H @ 0x300001
   162                           ;	Oscillator Selection bits
   163                           ;	FOSC = INTIO67, Internal oscillator block
   164                           ;	4X PLL Enable
   165                           ;	PLLCFG = OFF, Oscillator used directly
   166                           ;	Primary clock enable bit
   167                           ;	PRICLKEN = ON, Primary clock is always enabled
   168                           ;	Fail-Safe Clock Monitor Enable bit
   169                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   170                           ;	Internal/External Oscillator Switchover bit
   171                           ;	IESO = OFF, Oscillator Switchover mode disabled
   172   300001                     	org	3145729
   173   300001  28                 	db	40
   174                           
   175                           ;Config register CONFIG2L @ 0x300002
   176                           ;	Power-up Timer Enable bit
   177                           ;	PWRTEN = OFF, Power up timer disabled
   178                           ;	Brown-out Reset Enable bits
   179                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   180                           ;	Brown Out Reset Voltage bits
   181                           ;	BORV = 190, VBOR set to 1.90 V nominal
   182   300002                     	org	3145730
   183   300002  1F                 	db	31
   184                           
   185                           ;Config register CONFIG2H @ 0x300003
   186                           ;	Watchdog Timer Enable bits
   187                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   188                           ;	Watchdog Timer Postscale Select bits
   189                           ;	WDTPS = 32768, 1:32768
   190   300003                     	org	3145731
   191   300003  3C                 	db	60
   192                           
   193                           ; Padding undefined space
   194   300004                     	org	3145732
   195   300004  FF                 	db	255
   196                           
   197                           ;Config register CONFIG3H @ 0x300005
   198                           ;	CCP2 MUX bit
   199                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   200                           ;	PORTB A/D Enable bit
   201                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   202                           ;	P3A/CCP3 Mux bit
   203                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   204                           ;	HFINTOSC Fast Start-up
   205                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   206                           ;	Timer3 Clock input mux bit
   207                           ;	T3CMX = PORTC0, T3CKI is on RC0
   208                           ;	ECCP2 B output mux bit
   209                           ;	P2BMX = PORTD2, P2B is on RD2
   210                           ;	MCLR Pin Enable bit
   211                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   212   300005                     	org	3145733
   213   300005  BF                 	db	191
   214                           
   215                           ;Config register CONFIG4L @ 0x300006
   216                           ;	Stack Full/Underflow Reset Enable bit
   217                           ;	STVREN = ON, Stack full/underflow will cause Reset
   218                           ;	Single-Supply ICSP Enable bit
   219                           ;	LVP = OFF, Single-Supply ICSP disabled
   220                           ;	Extended Instruction Set Enable bit
   221                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   222                           ;	Background Debug
   223                           ;	DEBUG = 0x1, unprogrammed default
   224   300006                     	org	3145734
   225   300006  81                 	db	129
   226                           
   227                           ; Padding undefined space
   228   300007                     	org	3145735
   229   300007  FF                 	db	255
   230                           
   231                           ;Config register CONFIG5L @ 0x300008
   232                           ;	Code Protection Block 0
   233                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   234                           ;	Code Protection Block 1
   235                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   236                           ;	Code Protection Block 2
   237                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   238                           ;	Code Protection Block 3
   239                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   240   300008                     	org	3145736
   241   300008  0F                 	db	15
   242                           
   243                           ;Config register CONFIG5H @ 0x300009
   244                           ;	Boot Block Code Protection bit
   245                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   246                           ;	Data EEPROM Code Protection bit
   247                           ;	CPD = OFF, Data EEPROM not code-protected
   248   300009                     	org	3145737
   249   300009  C0                 	db	192
   250                           
   251                           ;Config register CONFIG6L @ 0x30000A
   252                           ;	Write Protection Block 0
   253                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   254                           ;	Write Protection Block 1
   255                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   256                           ;	Write Protection Block 2
   257                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   258                           ;	Write Protection Block 3
   259                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   260   30000A                     	org	3145738
   261   30000A  0F                 	db	15
   262                           
   263                           ;Config register CONFIG6H @ 0x30000B
   264                           ;	Configuration Register Write Protection bit
   265                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   266                           ;	Boot Block Write Protection bit
   267                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   268                           ;	Data EEPROM Write Protection bit
   269                           ;	WRTD = OFF, Data EEPROM not write-protected
   270   30000B                     	org	3145739
   271   30000B  E0                 	db	224
   272                           
   273                           ;Config register CONFIG7L @ 0x30000C
   274                           ;	Table Read Protection Block 0
   275                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   276                           ;	Table Read Protection Block 1
   277                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   278                           ;	Table Read Protection Block 2
   279                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   280                           ;	Table Read Protection Block 3
   281                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   282   30000C                     	org	3145740
   283   30000C  0F                 	db	15
   284                           
   285                           ;Config register CONFIG7H @ 0x30000D
   286                           ;	Boot Block Table Read Protection bit
   287                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   288   30000D                     	org	3145741
   289   30000D  40                 	db	64
   290                           tosu	equ	0xFFF
   291                           tosh	equ	0xFFE
   292                           tosl	equ	0xFFD
   293                           stkptr	equ	0xFFC
   294                           pclatu	equ	0xFFB
   295                           pclath	equ	0xFFA
   296                           pcl	equ	0xFF9
   297                           tblptru	equ	0xFF8
   298                           tblptrh	equ	0xFF7
   299                           tblptrl	equ	0xFF6
   300                           tablat	equ	0xFF5
   301                           prodh	equ	0xFF4
   302                           prodl	equ	0xFF3
   303                           indf0	equ	0xFEF
   304                           postinc0	equ	0xFEE
   305                           postdec0	equ	0xFED
   306                           preinc0	equ	0xFEC
   307                           plusw0	equ	0xFEB
   308                           fsr0h	equ	0xFEA
   309                           fsr0l	equ	0xFE9
   310                           wreg	equ	0xFE8
   311                           indf1	equ	0xFE7
   312                           postinc1	equ	0xFE6
   313                           postdec1	equ	0xFE5
   314                           preinc1	equ	0xFE4
   315                           plusw1	equ	0xFE3
   316                           fsr1h	equ	0xFE2
   317                           fsr1l	equ	0xFE1
   318                           bsr	equ	0xFE0
   319                           indf2	equ	0xFDF
   320                           postinc2	equ	0xFDE
   321                           postdec2	equ	0xFDD
   322                           preinc2	equ	0xFDC
   323                           plusw2	equ	0xFDB
   324                           fsr2h	equ	0xFDA
   325                           fsr2l	equ	0xFD9
   326                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           56      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15           38      0       0      34        0.0%
BANK15              38      0       0      35        0.0%
BITBIGSFR           C8      0       0      36        0.0%
ABS                  0      0       0      37        0.0%
BIGRAM             F37      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Mar 19 11:39:27 2024

                      l5 FFF8                        l6 FFF8                     _main FFF8  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization FFF2             __end_of_main 0000                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001               __accesstop 0060  
__end_of__initialization FFF2            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFF2  
                __ramtop 1000                  __ptext0 FFF8     end_of_initialization FFF2  
    start_initialization FFF2                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
