//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers1[] = { &X86::CCRRegClass, NULL };
static const unsigned ImplicitList2[] = { X86::ESP, 0 };
static const unsigned ImplicitList3[] = { X86::ESP, X86::EFLAGS, 0 };
static const unsigned ImplicitList4[] = { X86::RSP, 0 };
static const unsigned ImplicitList5[] = { X86::RSP, X86::EFLAGS, 0 };
static const unsigned ImplicitList6[] = { X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
static const TargetRegisterClass* Barriers2[] = { &X86::CCRRegClass, &X86::GR32_ABCDRegClass, &X86::GR32_ADRegClass, &X86::GR32_TCRegClass, NULL };
static const unsigned ImplicitList7[] = { X86::EFLAGS, X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
static const unsigned ImplicitList8[] = { X86::XMM0, 0 };
static const TargetRegisterClass* Barriers3[] = { &X86::CCRRegClass, &X86::FR32RegClass, &X86::FR64RegClass, &X86::GR32_ADRegClass, &X86::GR32_TCRegClass, &X86::RFP32RegClass, &X86::RFP64RegClass, &X86::RFP80RegClass, &X86::VR128RegClass, &X86::VR64RegClass, NULL };
static const unsigned ImplicitList9[] = { X86::EAX, X86::ECX, X86::EDX, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers4[] = { &X86::CCRRegClass, &X86::FR32RegClass, &X86::FR64RegClass, &X86::GR64_TCRegClass, &X86::RFP32RegClass, &X86::RFP64RegClass, &X86::RFP80RegClass, &X86::VR128RegClass, &X86::VR64RegClass, NULL };
static const unsigned ImplicitList10[] = { X86::RAX, X86::RCX, X86::RDX, X86::RSI, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
static const unsigned ImplicitList11[] = { X86::AL, 0 };
static const unsigned ImplicitList12[] = { X86::AX, 0 };
static const unsigned ImplicitList13[] = { X86::EAX, 0 };
static const TargetRegisterClass* Barriers5[] = { &X86::GR32_ADRegClass, NULL };
static const unsigned ImplicitList14[] = { X86::EAX, X86::EDX, 0 };
static const unsigned ImplicitList15[] = { X86::RAX, 0 };
static const unsigned ImplicitList16[] = { X86::RAX, X86::RBX, X86::RCX, X86::RDX, 0 };
static const unsigned ImplicitList17[] = { X86::RAX, X86::RDX, X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers6[] = { &X86::CCRRegClass, &X86::GR32_ADRegClass, NULL };
static const unsigned ImplicitList18[] = { X86::EAX, X86::EDX, X86::EFLAGS, 0 };
static const unsigned ImplicitList19[] = { X86::RAX, X86::RDX, 0 };
static const unsigned ImplicitList20[] = { X86::AX, X86::DX, 0 };
static const unsigned ImplicitList21[] = { X86::AX, X86::DX, X86::EFLAGS, 0 };
static const unsigned ImplicitList22[] = { X86::AL, X86::EFLAGS, X86::AX, 0 };
static const unsigned ImplicitList23[] = { X86::ST0, 0 };
static const unsigned ImplicitList24[] = { X86::ST1, 0 };
static const unsigned ImplicitList25[] = { X86::DX, 0 };
static const unsigned ImplicitList26[] = { X86::ECX, 0 };
static const unsigned ImplicitList27[] = { X86::AH, 0 };
static const unsigned ImplicitList28[] = { X86::AX, X86::EFLAGS, 0 };
static const unsigned ImplicitList29[] = { X86::EAX, X86::EFLAGS, 0 };
static const unsigned ImplicitList30[] = { X86::RAX, X86::EFLAGS, 0 };
static const unsigned ImplicitList31[] = { X86::AL, X86::EFLAGS, 0 };
static const unsigned ImplicitList32[] = { X86::EBP, X86::ESP, 0 };
static const unsigned ImplicitList33[] = { X86::RBP, X86::RSP, 0 };
static const unsigned ImplicitList34[] = { X86::EDI, 0 };
static const unsigned ImplicitList35[] = { X86::RDI, 0 };
static const unsigned ImplicitList36[] = { X86::EDI, X86::ESI, X86::EFLAGS, 0 };
static const unsigned ImplicitList37[] = { X86::EDI, X86::ESI, 0 };
static const unsigned ImplicitList38[] = { X86::DX, X86::AX, 0 };
static const unsigned ImplicitList39[] = { X86::DX, X86::EAX, 0 };
static const unsigned ImplicitList40[] = { X86::DX, X86::AL, 0 };
static const unsigned ImplicitList41[] = { X86::ECX, X86::EFLAGS, 0 };
static const unsigned ImplicitList42[] = { X86::XMM0, X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers7[] = { &X86::GR32_ABCDRegClass, &X86::GR32_ADRegClass, &X86::GR32_NOREXRegClass, &X86::GR32_TCRegClass, NULL };
static const unsigned ImplicitList43[] = { X86::EDI, X86::ESI, X86::EBP, X86::EBX, X86::EDX, X86::ECX, X86::EAX, X86::ESP, 0 };
static const unsigned ImplicitList44[] = { X86::CL, 0 };
static const unsigned ImplicitList45[] = { X86::RAX, X86::RCX, X86::RDX, 0 };
static const unsigned ImplicitList46[] = { X86::ECX, X86::EDI, X86::ESI, 0 };
static const unsigned ImplicitList47[] = { X86::RCX, X86::RDI, X86::RSI, 0 };
static const unsigned ImplicitList48[] = { X86::AL, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList49[] = { X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList50[] = { X86::EAX, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList51[] = { X86::RAX, X86::RCX, X86::RDI, 0 };
static const unsigned ImplicitList52[] = { X86::RCX, X86::RDI, 0 };
static const unsigned ImplicitList53[] = { X86::AX, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList54[] = { X86::AL, X86::EDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList55[] = { X86::EAX, X86::EDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList56[] = { X86::RAX, X86::RCX, X86::RDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList57[] = { X86::AX, X86::EDI, X86::EFLAGS, 0 };
static const unsigned ImplicitList58[] = { X86::EAX, X86::ECX, 0 };
static const TargetRegisterClass* Barriers8[] = { &X86::CCRRegClass, &X86::RFP32RegClass, &X86::RFP64RegClass, &X86::RFP80RegClass, &X86::VR64RegClass, NULL };
static const unsigned ImplicitList59[] = { X86::RAX, X86::RCX, X86::RDX, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::EFLAGS, 0 };

static const TargetOperandInfo OperandInfo2[] = { { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { -1, 0, 0 }, { -1, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { X86::RSTRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo41[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo42[] = { { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo43[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, ((1 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo47[] = { { X86::GR16RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo48[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo49[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo50[] = { { X86::GR8RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo51[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo52[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR128RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo53[] = { { X86::GR16RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo54[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo55[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo56[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo57[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo58[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo59[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo60[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo61[] = { { X86::GR16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo62[] = { { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo63[] = { { X86::GR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo64[] = { { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo65[] = { { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo66[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo67[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo68[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo69[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo70[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo71[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo72[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo73[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo74[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo75[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo76[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo77[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo78[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo79[] = { { X86::GR8RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo80[] = { { X86::GR8RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo81[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo82[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo83[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo84[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo85[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo86[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo87[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo88[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo89[] = { { X86::GR64RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo90[] = { { X86::FR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo91[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo92[] = { { X86::FR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo93[] = { { X86::FR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo94[] = { { X86::FR64RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo95[] = { { X86::FR32RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo96[] = { { X86::FR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo97[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo98[] = { { X86::GR64RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo99[] = { { X86::GR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo100[] = { { X86::GR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo101[] = { { X86::GR32RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo102[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo103[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo104[] = { { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo105[] = { { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo106[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo107[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo108[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo109[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo110[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo111[] = { { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo112[] = { { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo113[] = { { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo114[] = { { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo115[] = { { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo116[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo117[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo118[] = { { X86::RFP32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo119[] = { { X86::RFP64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo120[] = { { X86::RFP80RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo121[] = { { X86::GR16RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo122[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo123[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo124[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo125[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo126[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo127[] = { { X86::VR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo128[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo129[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo130[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo131[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo132[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo133[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo134[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo135[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo136[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo137[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo138[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo139[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo140[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR32_NOSPRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo141[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo142[] = { { X86::GR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo143[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo144[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo145[] = { { X86::VR64RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo146[] = { { X86::VR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo147[] = { { X86::VR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo148[] = { { X86::FR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo149[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo150[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo151[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo152[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo153[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo154[] = { { X86::VR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo155[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo156[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo157[] = { { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo158[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::SEGMENT_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo159[] = { { X86::GR16RegClassID, 0, 0 }, { X86::SEGMENT_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo160[] = { { X86::SEGMENT_REGRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo161[] = { { X86::SEGMENT_REGRegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo162[] = { { X86::CONTROL_REGRegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo163[] = { { X86::DEBUG_REGRegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo164[] = { { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR32_TCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo165[] = { { X86::GR32RegClassID, 0, 0 }, { X86::CONTROL_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo166[] = { { X86::GR32RegClassID, 0, 0 }, { X86::DEBUG_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo167[] = { { X86::GR32_TCRegClassID, 0, 0 }, { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo168[] = { { X86::GR32_TCRegClassID, 0, 0 }, { X86::GR32_TCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo169[] = { { X86::GR32RegClassID, 0, 0 }, { X86::SEGMENT_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo170[] = { { X86::SEGMENT_REGRegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo171[] = { { X86::CONTROL_REGRegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo172[] = { { X86::DEBUG_REGRegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo173[] = { { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR64_TCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo174[] = { { X86::GR64RegClassID, 0, 0 }, { X86::CONTROL_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo175[] = { { X86::GR64RegClassID, 0, 0 }, { X86::DEBUG_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo176[] = { { X86::GR64_TCRegClassID, 0, 0 }, { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo177[] = { { X86::GR64_TCRegClassID, 0, 0 }, { X86::GR64_TCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo178[] = { { X86::GR64RegClassID, 0, 0 }, { X86::SEGMENT_REGRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo179[] = { { X86::SEGMENT_REGRegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo180[] = { { X86::VR128RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo181[] = { { X86::GR64_NOREXRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR8_NOREXRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo182[] = { { X86::GR8_NOREXRegClassID, 0, 0 }, { X86::GR64_NOREXRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo183[] = { { X86::GR8_NOREXRegClassID, 0, 0 }, { X86::GR8_NOREXRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo184[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo185[] = { { X86::VR128RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo186[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo187[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo188[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo189[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo190[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo191[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo192[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo193[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo194[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo195[] = { { X86::GR32_NOREXRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo196[] = { { X86::GR32_NOREXRegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo197[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo198[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo199[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo200[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo201[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo202[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo203[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo204[] = { { X86::GR64RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo205[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo206[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo207[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo208[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo209[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR16RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo210[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo211[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo212[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo213[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo214[] = { { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo215[] = { { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo216[] = { { X86::GR32_TCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo217[] = { { X86::GR64_TCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo218[] = { { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo219[] = { { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo220[] = { { X86::GR32_TCRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo221[] = { { X86::GR64_TCRegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo222[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo223[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo224[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo225[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo226[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo227[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo228[] = { { X86::GR8RegClassID, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo229[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo230[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo231[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo232[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo233[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo234[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo235[] = { { X86::VR256RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo236[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo237[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo238[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo239[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo240[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo241[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo242[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo243[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo244[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo245[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo246[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo247[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo248[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo249[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo250[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo251[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo252[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo253[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo254[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo255[] = { { X86::GR64RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo256[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo257[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo258[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo259[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo260[] = { { X86::VR256RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo261[] = { { X86::VR256RegClassID, 0, 0 }, { X86::VR256RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo262[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { -1, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo263[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo264[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo265[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, { -1, 0, 0 }, };
static const TargetOperandInfo OperandInfo266[] = { { X86::VR128RegClassID, 0, 0 }, };

static const TargetInstrDesc X86Insts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"PROLOG_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"KILL", 0|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, NULL, OperandInfo5 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	"DBG_VALUE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	"REG_SEQUENCE", 0|(1<<TID::Variadic)|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	"COPY", 0|(1<<TID::CheapAsAMove), 0x0ULL, NULL, NULL, NULL, OperandInfo6 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	"ABS_F", 0|(1<<TID::UnmodeledSideEffects), 0xe1000401ULL, NULL, NULL, NULL, 0 },  // Inst #14 = ABS_F
  { 15,	2,	1,	0,	"ABS_Fp32", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #15 = ABS_Fp32
  { 16,	2,	1,	0,	"ABS_Fp64", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #16 = ABS_Fp64
  { 17,	2,	1,	0,	"ABS_Fp80", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #17 = ABS_Fp80
  { 18,	1,	0,	0,	"ADC16i16", 0|(1<<TID::UnmodeledSideEffects), 0x15006041ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #18 = ADC16i16
  { 19,	6,	0,	0,	"ADC16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100605aULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #19 = ADC16mi
  { 20,	6,	0,	0,	"ADC16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300205aULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #20 = ADC16mi8
  { 21,	6,	0,	0,	"ADC16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x11000044ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #21 = ADC16mr
  { 22,	3,	1,	0,	"ADC16ri", 0, 0x81006052ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #22 = ADC16ri
  { 23,	3,	1,	0,	"ADC16ri8", 0, 0x83002052ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #23 = ADC16ri8
  { 24,	7,	1,	0,	"ADC16rm", 0|(1<<TID::MayLoad), 0x13000046ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #24 = ADC16rm
  { 25,	3,	1,	0,	"ADC16rr", 0|(1<<TID::Commutable), 0x11000043ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #25 = ADC16rr
  { 26,	3,	1,	0,	"ADC16rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x13000045ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #26 = ADC16rr_REV
  { 27,	1,	0,	0,	"ADC32i32", 0|(1<<TID::UnmodeledSideEffects), 0x1500a001ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #27 = ADC32i32
  { 28,	6,	0,	0,	"ADC32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100a01aULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #28 = ADC32mi
  { 29,	6,	0,	0,	"ADC32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300201aULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #29 = ADC32mi8
  { 30,	6,	0,	0,	"ADC32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x11000004ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #30 = ADC32mr
  { 31,	3,	1,	0,	"ADC32ri", 0, 0x8100a012ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #31 = ADC32ri
  { 32,	3,	1,	0,	"ADC32ri8", 0, 0x83002012ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #32 = ADC32ri8
  { 33,	7,	1,	0,	"ADC32rm", 0|(1<<TID::MayLoad), 0x13000006ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #33 = ADC32rm
  { 34,	3,	1,	0,	"ADC32rr", 0|(1<<TID::Commutable), 0x11000003ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #34 = ADC32rr
  { 35,	3,	1,	0,	"ADC32rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x13000005ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #35 = ADC32rr_REV
  { 36,	1,	0,	0,	"ADC64i32", 0|(1<<TID::UnmodeledSideEffects), 0x1500b001ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #36 = ADC64i32
  { 37,	6,	0,	0,	"ADC64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100b01aULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #37 = ADC64mi32
  { 38,	6,	0,	0,	"ADC64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300301aULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #38 = ADC64mi8
  { 39,	6,	0,	0,	"ADC64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x11001004ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #39 = ADC64mr
  { 40,	3,	1,	0,	"ADC64ri32", 0, 0x8100b012ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #40 = ADC64ri32
  { 41,	3,	1,	0,	"ADC64ri8", 0, 0x83003012ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #41 = ADC64ri8
  { 42,	7,	1,	0,	"ADC64rm", 0|(1<<TID::MayLoad), 0x13001006ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #42 = ADC64rm
  { 43,	3,	1,	0,	"ADC64rr", 0|(1<<TID::Commutable), 0x11001003ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #43 = ADC64rr
  { 44,	3,	1,	0,	"ADC64rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x13001005ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo23 },  // Inst #44 = ADC64rr_REV
  { 45,	1,	0,	0,	"ADC8i8", 0|(1<<TID::UnmodeledSideEffects), 0x14002001ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #45 = ADC8i8
  { 46,	6,	0,	0,	"ADC8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8000201aULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #46 = ADC8mi
  { 47,	6,	0,	0,	"ADC8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x10000004ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #47 = ADC8mr
  { 48,	3,	1,	0,	"ADC8ri", 0, 0x80002012ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #48 = ADC8ri
  { 49,	7,	1,	0,	"ADC8rm", 0|(1<<TID::MayLoad), 0x12000006ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #49 = ADC8rm
  { 50,	3,	1,	0,	"ADC8rr", 0|(1<<TID::Commutable), 0x10000003ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #50 = ADC8rr
  { 51,	3,	1,	0,	"ADC8rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x12000005ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #51 = ADC8rr_REV
  { 52,	1,	0,	0,	"ADD16i16", 0|(1<<TID::UnmodeledSideEffects), 0x5006041ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #52 = ADD16i16
  { 53,	6,	0,	0,	"ADD16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x81006058ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #53 = ADD16mi
  { 54,	6,	0,	0,	"ADD16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x83002058ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #54 = ADD16mi8
  { 55,	6,	0,	0,	"ADD16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x1000044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #55 = ADD16mr
  { 56,	3,	1,	0,	"ADD16ri", 0|(1<<TID::ConvertibleTo3Addr), 0x81006050ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #56 = ADD16ri
  { 57,	3,	1,	0,	"ADD16ri8", 0|(1<<TID::ConvertibleTo3Addr), 0x83002050ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #57 = ADD16ri8
  { 58,	7,	1,	0,	"ADD16rm", 0|(1<<TID::MayLoad), 0x3000046ULL, NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #58 = ADD16rm
  { 59,	3,	1,	0,	"ADD16rr", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::Commutable), 0x1000043ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #59 = ADD16rr
  { 60,	3,	1,	0,	"ADD16rr_alt", 0|(1<<TID::UnmodeledSideEffects), 0x3000045ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #60 = ADD16rr_alt
  { 61,	1,	0,	0,	"ADD32i32", 0|(1<<TID::UnmodeledSideEffects), 0x500a001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #61 = ADD32i32
  { 62,	6,	0,	0,	"ADD32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100a018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #62 = ADD32mi
  { 63,	6,	0,	0,	"ADD32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x83002018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #63 = ADD32mi8
  { 64,	6,	0,	0,	"ADD32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x1000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #64 = ADD32mr
  { 65,	3,	1,	0,	"ADD32ri", 0|(1<<TID::ConvertibleTo3Addr), 0x8100a010ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #65 = ADD32ri
  { 66,	3,	1,	0,	"ADD32ri8", 0|(1<<TID::ConvertibleTo3Addr), 0x83002010ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #66 = ADD32ri8
  { 67,	7,	1,	0,	"ADD32rm", 0|(1<<TID::MayLoad), 0x3000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #67 = ADD32rm
  { 68,	3,	1,	0,	"ADD32rr", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::Commutable), 0x1000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #68 = ADD32rr
  { 69,	3,	1,	0,	"ADD32rr_alt", 0|(1<<TID::UnmodeledSideEffects), 0x3000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #69 = ADD32rr_alt
  { 70,	1,	0,	0,	"ADD64i32", 0|(1<<TID::UnmodeledSideEffects), 0x500b001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #70 = ADD64i32
  { 71,	6,	0,	0,	"ADD64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100b018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #71 = ADD64mi32
  { 72,	6,	0,	0,	"ADD64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x83003018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #72 = ADD64mi8
  { 73,	6,	0,	0,	"ADD64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x1001004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #73 = ADD64mr
  { 74,	3,	1,	0,	"ADD64ri32", 0|(1<<TID::ConvertibleTo3Addr), 0x8100b010ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #74 = ADD64ri32
  { 75,	3,	1,	0,	"ADD64ri8", 0|(1<<TID::ConvertibleTo3Addr), 0x83003010ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #75 = ADD64ri8
  { 76,	7,	1,	0,	"ADD64rm", 0|(1<<TID::MayLoad), 0x3001006ULL, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #76 = ADD64rm
  { 77,	3,	1,	0,	"ADD64rr", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::Commutable), 0x1001003ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #77 = ADD64rr
  { 78,	3,	1,	0,	"ADD64rr_alt", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::UnmodeledSideEffects), 0x3001005ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #78 = ADD64rr_alt
  { 79,	1,	0,	0,	"ADD8i8", 0|(1<<TID::UnmodeledSideEffects), 0x4002001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #79 = ADD8i8
  { 80,	6,	0,	0,	"ADD8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x80002018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #80 = ADD8mi
  { 81,	6,	0,	0,	"ADD8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x4ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #81 = ADD8mr
  { 82,	3,	1,	0,	"ADD8ri", 0, 0x80002010ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #82 = ADD8ri
  { 83,	7,	1,	0,	"ADD8rm", 0|(1<<TID::MayLoad), 0x2000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #83 = ADD8rm
  { 84,	3,	1,	0,	"ADD8rr", 0|(1<<TID::Commutable), 0x3ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #84 = ADD8rr
  { 85,	3,	1,	0,	"ADD8rr_alt", 0|(1<<TID::UnmodeledSideEffects), 0x2000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #85 = ADD8rr_alt
  { 86,	7,	1,	0,	"ADDPDrm", 0|(1<<TID::MayLoad), 0x58800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #86 = ADDPDrm
  { 87,	3,	1,	0,	"ADDPDrr", 0|(1<<TID::Commutable), 0x58800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #87 = ADDPDrr
  { 88,	7,	1,	0,	"ADDPSrm", 0|(1<<TID::MayLoad), 0x58400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #88 = ADDPSrm
  { 89,	3,	1,	0,	"ADDPSrr", 0|(1<<TID::Commutable), 0x58400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #89 = ADDPSrr
  { 90,	7,	1,	0,	"ADDSDrm", 0|(1<<TID::MayLoad), 0x58000b06ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #90 = ADDSDrm
  { 91,	7,	1,	0,	"ADDSDrm_Int", 0|(1<<TID::MayLoad), 0x58000b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #91 = ADDSDrm_Int
  { 92,	3,	1,	0,	"ADDSDrr", 0|(1<<TID::Commutable), 0x58000b05ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #92 = ADDSDrr
  { 93,	3,	1,	0,	"ADDSDrr_Int", 0, 0x58000b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #93 = ADDSDrr_Int
  { 94,	7,	1,	0,	"ADDSSrm", 0|(1<<TID::MayLoad), 0x58000c06ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #94 = ADDSSrm
  { 95,	7,	1,	0,	"ADDSSrm_Int", 0|(1<<TID::MayLoad), 0x58000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #95 = ADDSSrm_Int
  { 96,	3,	1,	0,	"ADDSSrr", 0|(1<<TID::Commutable), 0x58000c05ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #96 = ADDSSrr
  { 97,	3,	1,	0,	"ADDSSrr_Int", 0, 0x58000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #97 = ADDSSrr_Int
  { 98,	7,	1,	0,	"ADDSUBPDrm", 0|(1<<TID::MayLoad), 0xd0800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #98 = ADDSUBPDrm
  { 99,	3,	1,	0,	"ADDSUBPDrr", 0, 0xd0800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #99 = ADDSUBPDrr
  { 100,	7,	1,	0,	"ADDSUBPSrm", 0|(1<<TID::MayLoad), 0xd0800b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #100 = ADDSUBPSrm
  { 101,	3,	1,	0,	"ADDSUBPSrr", 0, 0xd0800b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #101 = ADDSUBPSrr
  { 102,	5,	0,	0,	"ADD_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd8000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #102 = ADD_F32m
  { 103,	5,	0,	0,	"ADD_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdc000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #103 = ADD_F64m
  { 104,	5,	0,	0,	"ADD_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xde000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #104 = ADD_FI16m
  { 105,	5,	0,	0,	"ADD_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xda000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #105 = ADD_FI32m
  { 106,	1,	0,	0,	"ADD_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0xc0000902ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #106 = ADD_FPrST0
  { 107,	1,	0,	0,	"ADD_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xc0000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #107 = ADD_FST0r
  { 108,	3,	1,	0,	"ADD_Fp32", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo36 },  // Inst #108 = ADD_Fp32
  { 109,	7,	1,	0,	"ADD_Fp32m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #109 = ADD_Fp32m
  { 110,	3,	1,	0,	"ADD_Fp64", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #110 = ADD_Fp64
  { 111,	7,	1,	0,	"ADD_Fp64m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #111 = ADD_Fp64m
  { 112,	7,	1,	0,	"ADD_Fp64m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #112 = ADD_Fp64m32
  { 113,	3,	1,	0,	"ADD_Fp80", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #113 = ADD_Fp80
  { 114,	7,	1,	0,	"ADD_Fp80m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #114 = ADD_Fp80m32
  { 115,	7,	1,	0,	"ADD_Fp80m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #115 = ADD_Fp80m64
  { 116,	7,	1,	0,	"ADD_FpI16m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #116 = ADD_FpI16m32
  { 117,	7,	1,	0,	"ADD_FpI16m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #117 = ADD_FpI16m64
  { 118,	7,	1,	0,	"ADD_FpI16m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #118 = ADD_FpI16m80
  { 119,	7,	1,	0,	"ADD_FpI32m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #119 = ADD_FpI32m32
  { 120,	7,	1,	0,	"ADD_FpI32m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #120 = ADD_FpI32m64
  { 121,	7,	1,	0,	"ADD_FpI32m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #121 = ADD_FpI32m80
  { 122,	1,	0,	0,	"ADD_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0xc0000702ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #122 = ADD_FrST0
  { 123,	1,	0,	0,	"ADJCALLSTACKDOWN32", 0, 0x0ULL, ImplicitList2, ImplicitList3, Barriers1, OperandInfo2 },  // Inst #123 = ADJCALLSTACKDOWN32
  { 124,	1,	0,	0,	"ADJCALLSTACKDOWN64", 0, 0x0ULL, ImplicitList4, ImplicitList5, Barriers1, OperandInfo2 },  // Inst #124 = ADJCALLSTACKDOWN64
  { 125,	2,	0,	0,	"ADJCALLSTACKUP32", 0, 0x0ULL, ImplicitList2, ImplicitList3, Barriers1, OperandInfo6 },  // Inst #125 = ADJCALLSTACKUP32
  { 126,	2,	0,	0,	"ADJCALLSTACKUP64", 0, 0x0ULL, ImplicitList4, ImplicitList5, Barriers1, OperandInfo6 },  // Inst #126 = ADJCALLSTACKUP64
  { 127,	7,	1,	0,	"AESDECLASTrm", 0|(1<<TID::MayLoad), 0xdfc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #127 = AESDECLASTrm
  { 128,	3,	1,	0,	"AESDECLASTrr", 0, 0xdfc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #128 = AESDECLASTrr
  { 129,	7,	1,	0,	"AESDECrm", 0|(1<<TID::MayLoad), 0xdec00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #129 = AESDECrm
  { 130,	3,	1,	0,	"AESDECrr", 0, 0xdec00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #130 = AESDECrr
  { 131,	7,	1,	0,	"AESENCLASTrm", 0|(1<<TID::MayLoad), 0xddc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #131 = AESENCLASTrm
  { 132,	3,	1,	0,	"AESENCLASTrr", 0, 0xddc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #132 = AESENCLASTrr
  { 133,	7,	1,	0,	"AESENCrm", 0|(1<<TID::MayLoad), 0xdcc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #133 = AESENCrm
  { 134,	3,	1,	0,	"AESENCrr", 0, 0xdcc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #134 = AESENCrr
  { 135,	6,	1,	0,	"AESIMCrm", 0|(1<<TID::MayLoad), 0xdbc00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #135 = AESIMCrm
  { 136,	2,	1,	0,	"AESIMCrr", 0, 0xdbc00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #136 = AESIMCrr
  { 137,	7,	1,	0,	"AESKEYGENASSIST128rm", 0|(1<<TID::MayLoad), 0xdfc02e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #137 = AESKEYGENASSIST128rm
  { 138,	3,	1,	0,	"AESKEYGENASSIST128rr", 0, 0xdfc02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #138 = AESKEYGENASSIST128rr
  { 139,	1,	0,	0,	"AND16i16", 0|(1<<TID::UnmodeledSideEffects), 0x25006041ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #139 = AND16i16
  { 140,	6,	0,	0,	"AND16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100605cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #140 = AND16mi
  { 141,	6,	0,	0,	"AND16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300205cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #141 = AND16mi8
  { 142,	6,	0,	0,	"AND16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x21000044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #142 = AND16mr
  { 143,	3,	1,	0,	"AND16ri", 0, 0x81006054ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #143 = AND16ri
  { 144,	3,	1,	0,	"AND16ri8", 0, 0x83002054ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #144 = AND16ri8
  { 145,	7,	1,	0,	"AND16rm", 0|(1<<TID::MayLoad), 0x23000046ULL, NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #145 = AND16rm
  { 146,	3,	1,	0,	"AND16rr", 0|(1<<TID::Commutable), 0x21000043ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #146 = AND16rr
  { 147,	3,	1,	0,	"AND16rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x23000045ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #147 = AND16rr_REV
  { 148,	1,	0,	0,	"AND32i32", 0|(1<<TID::UnmodeledSideEffects), 0x2500a001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #148 = AND32i32
  { 149,	6,	0,	0,	"AND32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100a01cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #149 = AND32mi
  { 150,	6,	0,	0,	"AND32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300201cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #150 = AND32mi8
  { 151,	6,	0,	0,	"AND32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x21000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #151 = AND32mr
  { 152,	3,	1,	0,	"AND32ri", 0, 0x8100a014ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #152 = AND32ri
  { 153,	3,	1,	0,	"AND32ri8", 0, 0x83002014ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #153 = AND32ri8
  { 154,	7,	1,	0,	"AND32rm", 0|(1<<TID::MayLoad), 0x23000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #154 = AND32rm
  { 155,	3,	1,	0,	"AND32rr", 0|(1<<TID::Commutable), 0x21000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #155 = AND32rr
  { 156,	3,	1,	0,	"AND32rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x23000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #156 = AND32rr_REV
  { 157,	1,	0,	0,	"AND64i32", 0|(1<<TID::UnmodeledSideEffects), 0x2500b001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #157 = AND64i32
  { 158,	6,	0,	0,	"AND64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100b01cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #158 = AND64mi32
  { 159,	6,	0,	0,	"AND64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300301cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #159 = AND64mi8
  { 160,	6,	0,	0,	"AND64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x21001004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #160 = AND64mr
  { 161,	3,	1,	0,	"AND64ri32", 0, 0x8100b014ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #161 = AND64ri32
  { 162,	3,	1,	0,	"AND64ri8", 0, 0x83003014ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #162 = AND64ri8
  { 163,	7,	1,	0,	"AND64rm", 0|(1<<TID::MayLoad), 0x23001006ULL, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #163 = AND64rm
  { 164,	3,	1,	0,	"AND64rr", 0|(1<<TID::Commutable), 0x21001003ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #164 = AND64rr
  { 165,	3,	1,	0,	"AND64rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x23001005ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #165 = AND64rr_REV
  { 166,	1,	0,	0,	"AND8i8", 0|(1<<TID::UnmodeledSideEffects), 0x24002001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #166 = AND8i8
  { 167,	6,	0,	0,	"AND8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8000201cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #167 = AND8mi
  { 168,	6,	0,	0,	"AND8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x20000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #168 = AND8mr
  { 169,	3,	1,	0,	"AND8ri", 0, 0x80002014ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #169 = AND8ri
  { 170,	7,	1,	0,	"AND8rm", 0|(1<<TID::MayLoad), 0x22000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #170 = AND8rm
  { 171,	3,	1,	0,	"AND8rr", 0|(1<<TID::Commutable), 0x20000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #171 = AND8rr
  { 172,	3,	1,	0,	"AND8rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x22000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #172 = AND8rr_REV
  { 173,	7,	1,	0,	"ANDNPDrm", 0|(1<<TID::MayLoad), 0x55800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #173 = ANDNPDrm
  { 174,	3,	1,	0,	"ANDNPDrr", 0, 0x55800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #174 = ANDNPDrr
  { 175,	7,	1,	0,	"ANDNPSrm", 0|(1<<TID::MayLoad), 0x55400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #175 = ANDNPSrm
  { 176,	3,	1,	0,	"ANDNPSrr", 0, 0x55400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #176 = ANDNPSrr
  { 177,	7,	1,	0,	"ANDPDrm", 0|(1<<TID::MayLoad), 0x54800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #177 = ANDPDrm
  { 178,	3,	1,	0,	"ANDPDrr", 0|(1<<TID::Commutable), 0x54800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #178 = ANDPDrr
  { 179,	7,	1,	0,	"ANDPSrm", 0|(1<<TID::MayLoad), 0x54400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #179 = ANDPSrm
  { 180,	3,	1,	0,	"ANDPSrr", 0|(1<<TID::Commutable), 0x54400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #180 = ANDPSrr
  { 181,	9,	2,	0,	"ATOMADD6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList7, Barriers2, OperandInfo46 },  // Inst #181 = ATOMADD6432
  { 182,	7,	1,	0,	"ATOMAND16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #182 = ATOMAND16
  { 183,	7,	1,	0,	"ATOMAND32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #183 = ATOMAND32
  { 184,	7,	1,	0,	"ATOMAND64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #184 = ATOMAND64
  { 185,	9,	2,	0,	"ATOMAND6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList7, Barriers2, OperandInfo46 },  // Inst #185 = ATOMAND6432
  { 186,	7,	1,	0,	"ATOMAND8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #186 = ATOMAND8
  { 187,	7,	1,	0,	"ATOMMAX16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #187 = ATOMMAX16
  { 188,	7,	1,	0,	"ATOMMAX32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #188 = ATOMMAX32
  { 189,	7,	1,	0,	"ATOMMAX64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #189 = ATOMMAX64
  { 190,	7,	1,	0,	"ATOMMIN16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #190 = ATOMMIN16
  { 191,	7,	1,	0,	"ATOMMIN32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #191 = ATOMMIN32
  { 192,	7,	1,	0,	"ATOMMIN64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #192 = ATOMMIN64
  { 193,	7,	1,	0,	"ATOMNAND16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #193 = ATOMNAND16
  { 194,	7,	1,	0,	"ATOMNAND32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #194 = ATOMNAND32
  { 195,	7,	1,	0,	"ATOMNAND64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #195 = ATOMNAND64
  { 196,	9,	2,	0,	"ATOMNAND6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList7, Barriers2, OperandInfo46 },  // Inst #196 = ATOMNAND6432
  { 197,	7,	1,	0,	"ATOMNAND8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #197 = ATOMNAND8
  { 198,	7,	1,	0,	"ATOMOR16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #198 = ATOMOR16
  { 199,	7,	1,	0,	"ATOMOR32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #199 = ATOMOR32
  { 200,	7,	1,	0,	"ATOMOR64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #200 = ATOMOR64
  { 201,	9,	2,	0,	"ATOMOR6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList7, Barriers2, OperandInfo46 },  // Inst #201 = ATOMOR6432
  { 202,	7,	1,	0,	"ATOMOR8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #202 = ATOMOR8
  { 203,	9,	2,	0,	"ATOMSUB6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList7, Barriers2, OperandInfo46 },  // Inst #203 = ATOMSUB6432
  { 204,	9,	2,	0,	"ATOMSWAP6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList7, Barriers2, OperandInfo46 },  // Inst #204 = ATOMSWAP6432
  { 205,	7,	1,	0,	"ATOMUMAX16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #205 = ATOMUMAX16
  { 206,	7,	1,	0,	"ATOMUMAX32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #206 = ATOMUMAX32
  { 207,	7,	1,	0,	"ATOMUMAX64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #207 = ATOMUMAX64
  { 208,	7,	1,	0,	"ATOMUMIN16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #208 = ATOMUMIN16
  { 209,	7,	1,	0,	"ATOMUMIN32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #209 = ATOMUMIN32
  { 210,	7,	1,	0,	"ATOMUMIN64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #210 = ATOMUMIN64
  { 211,	7,	1,	0,	"ATOMXOR16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #211 = ATOMXOR16
  { 212,	7,	1,	0,	"ATOMXOR32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #212 = ATOMXOR32
  { 213,	7,	1,	0,	"ATOMXOR64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #213 = ATOMXOR64
  { 214,	9,	2,	0,	"ATOMXOR6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList7, Barriers2, OperandInfo46 },  // Inst #214 = ATOMXOR6432
  { 215,	7,	1,	0,	"ATOMXOR8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #215 = ATOMXOR8
  { 216,	8,	1,	0,	"BLENDPDrmi", 0|(1<<TID::MayLoad), 0xdc02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #216 = BLENDPDrmi
  { 217,	4,	1,	0,	"BLENDPDrri", 0, 0xdc02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #217 = BLENDPDrri
  { 218,	8,	1,	0,	"BLENDPSrmi", 0|(1<<TID::MayLoad), 0xcc02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #218 = BLENDPSrmi
  { 219,	4,	1,	0,	"BLENDPSrri", 0, 0xcc02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #219 = BLENDPSrri
  { 220,	7,	1,	0,	"BLENDVPDrm0", 0|(1<<TID::MayLoad), 0x15c00d46ULL, ImplicitList8, NULL, NULL, OperandInfo28 },  // Inst #220 = BLENDVPDrm0
  { 221,	3,	1,	0,	"BLENDVPDrr0", 0, 0x15c00d45ULL, ImplicitList8, NULL, NULL, OperandInfo29 },  // Inst #221 = BLENDVPDrr0
  { 222,	7,	1,	0,	"BLENDVPSrm0", 0|(1<<TID::MayLoad), 0x14c00d46ULL, ImplicitList8, NULL, NULL, OperandInfo28 },  // Inst #222 = BLENDVPSrm0
  { 223,	3,	1,	0,	"BLENDVPSrr0", 0, 0x14c00d45ULL, ImplicitList8, NULL, NULL, OperandInfo29 },  // Inst #223 = BLENDVPSrr0
  { 224,	6,	1,	0,	"BSF16rm", 0|(1<<TID::MayLoad), 0xbc000146ULL, NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #224 = BSF16rm
  { 225,	2,	1,	0,	"BSF16rr", 0, 0xbc000145ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #225 = BSF16rr
  { 226,	6,	1,	0,	"BSF32rm", 0|(1<<TID::MayLoad), 0xbc000106ULL, NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #226 = BSF32rm
  { 227,	2,	1,	0,	"BSF32rr", 0, 0xbc000105ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #227 = BSF32rr
  { 228,	6,	1,	0,	"BSF64rm", 0|(1<<TID::MayLoad), 0xbc001106ULL, NULL, ImplicitList1, Barriers1, OperandInfo57 },  // Inst #228 = BSF64rm
  { 229,	2,	1,	0,	"BSF64rr", 0, 0xbc001105ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #229 = BSF64rr
  { 230,	6,	1,	0,	"BSR16rm", 0|(1<<TID::MayLoad), 0xbd000146ULL, NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #230 = BSR16rm
  { 231,	2,	1,	0,	"BSR16rr", 0, 0xbd000145ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #231 = BSR16rr
  { 232,	6,	1,	0,	"BSR32rm", 0|(1<<TID::MayLoad), 0xbd000106ULL, NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #232 = BSR32rm
  { 233,	2,	1,	0,	"BSR32rr", 0, 0xbd000105ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #233 = BSR32rr
  { 234,	6,	1,	0,	"BSR64rm", 0|(1<<TID::MayLoad), 0xbd001106ULL, NULL, ImplicitList1, Barriers1, OperandInfo57 },  // Inst #234 = BSR64rm
  { 235,	2,	1,	0,	"BSR64rr", 0, 0xbd001105ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #235 = BSR64rr
  { 236,	2,	1,	0,	"BSWAP32r", 0, 0xc8000102ULL, ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #236 = BSWAP32r
  { 237,	2,	1,	0,	"BSWAP64r", 0, 0xc8001102ULL, NULL, NULL, NULL, OperandInfo60 },  // Inst #237 = BSWAP64r
  { 238,	6,	0,	0,	"BT16mi8", 0|(1<<TID::MayLoad), 0xba00215cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #238 = BT16mi8
  { 239,	6,	0,	0,	"BT16mr", 0|(1<<TID::UnmodeledSideEffects), 0xa3000144ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #239 = BT16mr
  { 240,	2,	0,	0,	"BT16ri8", 0, 0xba002154ULL, NULL, ImplicitList1, Barriers1, OperandInfo61 },  // Inst #240 = BT16ri8
  { 241,	2,	0,	0,	"BT16rr", 0, 0xa3000143ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #241 = BT16rr
  { 242,	6,	0,	0,	"BT32mi8", 0|(1<<TID::MayLoad), 0xba00211cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #242 = BT32mi8
  { 243,	6,	0,	0,	"BT32mr", 0|(1<<TID::UnmodeledSideEffects), 0xa3000104ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #243 = BT32mr
  { 244,	2,	0,	0,	"BT32ri8", 0, 0xba002114ULL, NULL, ImplicitList1, Barriers1, OperandInfo62 },  // Inst #244 = BT32ri8
  { 245,	2,	0,	0,	"BT32rr", 0, 0xa3000103ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #245 = BT32rr
  { 246,	6,	0,	0,	"BT64mi8", 0|(1<<TID::MayLoad), 0xba00211cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #246 = BT64mi8
  { 247,	6,	0,	0,	"BT64mr", 0|(1<<TID::UnmodeledSideEffects), 0xa3001104ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #247 = BT64mr
  { 248,	2,	0,	0,	"BT64ri8", 0, 0xba003114ULL, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #248 = BT64ri8
  { 249,	2,	0,	0,	"BT64rr", 0, 0xa3001103ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #249 = BT64rr
  { 250,	6,	0,	0,	"BTC16mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00215fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #250 = BTC16mi8
  { 251,	6,	0,	0,	"BTC16mr", 0|(1<<TID::UnmodeledSideEffects), 0xbb000144ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #251 = BTC16mr
  { 252,	2,	0,	0,	"BTC16ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba002157ULL, NULL, ImplicitList1, Barriers1, OperandInfo61 },  // Inst #252 = BTC16ri8
  { 253,	2,	0,	0,	"BTC16rr", 0|(1<<TID::UnmodeledSideEffects), 0xbb000143ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #253 = BTC16rr
  { 254,	6,	0,	0,	"BTC32mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00211fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #254 = BTC32mi8
  { 255,	6,	0,	0,	"BTC32mr", 0|(1<<TID::UnmodeledSideEffects), 0xbb000104ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #255 = BTC32mr
  { 256,	2,	0,	0,	"BTC32ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba002117ULL, NULL, ImplicitList1, Barriers1, OperandInfo62 },  // Inst #256 = BTC32ri8
  { 257,	2,	0,	0,	"BTC32rr", 0|(1<<TID::UnmodeledSideEffects), 0xbb000103ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #257 = BTC32rr
  { 258,	6,	0,	0,	"BTC64mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00311fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #258 = BTC64mi8
  { 259,	6,	0,	0,	"BTC64mr", 0|(1<<TID::UnmodeledSideEffects), 0xbb001104ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #259 = BTC64mr
  { 260,	2,	0,	0,	"BTC64ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba003117ULL, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #260 = BTC64ri8
  { 261,	2,	0,	0,	"BTC64rr", 0|(1<<TID::UnmodeledSideEffects), 0xbb001103ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #261 = BTC64rr
  { 262,	6,	0,	0,	"BTR16mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00215eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #262 = BTR16mi8
  { 263,	6,	0,	0,	"BTR16mr", 0|(1<<TID::UnmodeledSideEffects), 0xb3000144ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #263 = BTR16mr
  { 264,	2,	0,	0,	"BTR16ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba002156ULL, NULL, ImplicitList1, Barriers1, OperandInfo61 },  // Inst #264 = BTR16ri8
  { 265,	2,	0,	0,	"BTR16rr", 0|(1<<TID::UnmodeledSideEffects), 0xb3000143ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #265 = BTR16rr
  { 266,	6,	0,	0,	"BTR32mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00211eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #266 = BTR32mi8
  { 267,	6,	0,	0,	"BTR32mr", 0|(1<<TID::UnmodeledSideEffects), 0xb3000104ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #267 = BTR32mr
  { 268,	2,	0,	0,	"BTR32ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba002116ULL, NULL, ImplicitList1, Barriers1, OperandInfo62 },  // Inst #268 = BTR32ri8
  { 269,	2,	0,	0,	"BTR32rr", 0|(1<<TID::UnmodeledSideEffects), 0xb3000103ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #269 = BTR32rr
  { 270,	6,	0,	0,	"BTR64mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00311eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #270 = BTR64mi8
  { 271,	6,	0,	0,	"BTR64mr", 0|(1<<TID::UnmodeledSideEffects), 0xb3001104ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #271 = BTR64mr
  { 272,	2,	0,	0,	"BTR64ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba003116ULL, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #272 = BTR64ri8
  { 273,	2,	0,	0,	"BTR64rr", 0|(1<<TID::UnmodeledSideEffects), 0xb3001103ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #273 = BTR64rr
  { 274,	6,	0,	0,	"BTS16mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00215dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #274 = BTS16mi8
  { 275,	6,	0,	0,	"BTS16mr", 0|(1<<TID::UnmodeledSideEffects), 0xab000144ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #275 = BTS16mr
  { 276,	2,	0,	0,	"BTS16ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba002155ULL, NULL, ImplicitList1, Barriers1, OperandInfo61 },  // Inst #276 = BTS16ri8
  { 277,	2,	0,	0,	"BTS16rr", 0|(1<<TID::UnmodeledSideEffects), 0xab000143ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #277 = BTS16rr
  { 278,	6,	0,	0,	"BTS32mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00211dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #278 = BTS32mi8
  { 279,	6,	0,	0,	"BTS32mr", 0|(1<<TID::UnmodeledSideEffects), 0xab000104ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #279 = BTS32mr
  { 280,	2,	0,	0,	"BTS32ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba002115ULL, NULL, ImplicitList1, Barriers1, OperandInfo62 },  // Inst #280 = BTS32ri8
  { 281,	2,	0,	0,	"BTS32rr", 0|(1<<TID::UnmodeledSideEffects), 0xab000103ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #281 = BTS32rr
  { 282,	6,	0,	0,	"BTS64mi8", 0|(1<<TID::UnmodeledSideEffects), 0xba00311dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #282 = BTS64mi8
  { 283,	6,	0,	0,	"BTS64mr", 0|(1<<TID::UnmodeledSideEffects), 0xab001104ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #283 = BTS64mr
  { 284,	2,	0,	0,	"BTS64ri8", 0|(1<<TID::UnmodeledSideEffects), 0xba003115ULL, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #284 = BTS64ri8
  { 285,	2,	0,	0,	"BTS64rr", 0|(1<<TID::UnmodeledSideEffects), 0xab001103ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #285 = BTS64rr
  { 286,	5,	0,	0,	"CALL32m", 0|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Variadic), 0xff00001aULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo34 },  // Inst #286 = CALL32m
  { 287,	1,	0,	0,	"CALL32r", 0|(1<<TID::Call)|(1<<TID::Variadic), 0xff000012ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo64 },  // Inst #287 = CALL32r
  { 288,	5,	0,	0,	"CALL64m", 0|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Variadic), 0xff00001aULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo34 },  // Inst #288 = CALL64m
  { 289,	1,	0,	0,	"CALL64pcrel32", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xe800c001ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo2 },  // Inst #289 = CALL64pcrel32
  { 290,	1,	0,	0,	"CALL64r", 0|(1<<TID::Call)|(1<<TID::Variadic), 0xff000012ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo65 },  // Inst #290 = CALL64r
  { 291,	1,	0,	0,	"CALLpcrel16", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xe8008041ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo2 },  // Inst #291 = CALLpcrel16
  { 292,	1,	0,	0,	"CALLpcrel32", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xe800c001ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo2 },  // Inst #292 = CALLpcrel32
  { 293,	0,	0,	0,	"CBW", 0, 0x98000041ULL, ImplicitList11, ImplicitList12, NULL, 0 },  // Inst #293 = CBW
  { 294,	0,	0,	0,	"CDQ", 0, 0x99000001ULL, ImplicitList13, ImplicitList14, Barriers5, 0 },  // Inst #294 = CDQ
  { 295,	0,	0,	0,	"CDQE", 0, 0x98001001ULL, ImplicitList13, ImplicitList15, NULL, 0 },  // Inst #295 = CDQE
  { 296,	0,	0,	0,	"CHS_F", 0|(1<<TID::UnmodeledSideEffects), 0xe0000401ULL, NULL, NULL, NULL, 0 },  // Inst #296 = CHS_F
  { 297,	2,	1,	0,	"CHS_Fp32", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #297 = CHS_Fp32
  { 298,	2,	1,	0,	"CHS_Fp64", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #298 = CHS_Fp64
  { 299,	2,	1,	0,	"CHS_Fp80", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #299 = CHS_Fp80
  { 300,	0,	0,	0,	"CLC", 0|(1<<TID::UnmodeledSideEffects), 0xf8000001ULL, NULL, NULL, NULL, 0 },  // Inst #300 = CLC
  { 301,	0,	0,	0,	"CLD", 0|(1<<TID::UnmodeledSideEffects), 0xfc000001ULL, NULL, NULL, NULL, 0 },  // Inst #301 = CLD
  { 302,	5,	0,	0,	"CLFLUSH", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xae00011fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #302 = CLFLUSH
  { 303,	0,	0,	0,	"CLI", 0|(1<<TID::UnmodeledSideEffects), 0xfa000001ULL, NULL, NULL, NULL, 0 },  // Inst #303 = CLI
  { 304,	0,	0,	0,	"CLTS", 0|(1<<TID::UnmodeledSideEffects), 0x6000101ULL, NULL, NULL, NULL, 0 },  // Inst #304 = CLTS
  { 305,	0,	0,	0,	"CMC", 0|(1<<TID::UnmodeledSideEffects), 0xf5000001ULL, NULL, NULL, NULL, 0 },  // Inst #305 = CMC
  { 306,	7,	1,	0,	"CMOVA16rm", 0|(1<<TID::MayLoad), 0x47000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #306 = CMOVA16rm
  { 307,	3,	1,	0,	"CMOVA16rr", 0|(1<<TID::Commutable), 0x47000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #307 = CMOVA16rr
  { 308,	7,	1,	0,	"CMOVA32rm", 0|(1<<TID::MayLoad), 0x47000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #308 = CMOVA32rm
  { 309,	3,	1,	0,	"CMOVA32rr", 0|(1<<TID::Commutable), 0x47000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #309 = CMOVA32rr
  { 310,	7,	1,	0,	"CMOVA64rm", 0|(1<<TID::MayLoad), 0x47001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #310 = CMOVA64rm
  { 311,	3,	1,	0,	"CMOVA64rr", 0|(1<<TID::Commutable), 0x47001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #311 = CMOVA64rr
  { 312,	7,	1,	0,	"CMOVAE16rm", 0|(1<<TID::MayLoad), 0x43000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #312 = CMOVAE16rm
  { 313,	3,	1,	0,	"CMOVAE16rr", 0|(1<<TID::Commutable), 0x43000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #313 = CMOVAE16rr
  { 314,	7,	1,	0,	"CMOVAE32rm", 0|(1<<TID::MayLoad), 0x43000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #314 = CMOVAE32rm
  { 315,	3,	1,	0,	"CMOVAE32rr", 0|(1<<TID::Commutable), 0x43000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #315 = CMOVAE32rr
  { 316,	7,	1,	0,	"CMOVAE64rm", 0|(1<<TID::MayLoad), 0x43001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #316 = CMOVAE64rm
  { 317,	3,	1,	0,	"CMOVAE64rr", 0|(1<<TID::Commutable), 0x43001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #317 = CMOVAE64rr
  { 318,	7,	1,	0,	"CMOVB16rm", 0|(1<<TID::MayLoad), 0x42000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #318 = CMOVB16rm
  { 319,	3,	1,	0,	"CMOVB16rr", 0|(1<<TID::Commutable), 0x42000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #319 = CMOVB16rr
  { 320,	7,	1,	0,	"CMOVB32rm", 0|(1<<TID::MayLoad), 0x42000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #320 = CMOVB32rm
  { 321,	3,	1,	0,	"CMOVB32rr", 0|(1<<TID::Commutable), 0x42000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #321 = CMOVB32rr
  { 322,	7,	1,	0,	"CMOVB64rm", 0|(1<<TID::MayLoad), 0x42001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #322 = CMOVB64rm
  { 323,	3,	1,	0,	"CMOVB64rr", 0|(1<<TID::Commutable), 0x42001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #323 = CMOVB64rr
  { 324,	7,	1,	0,	"CMOVBE16rm", 0|(1<<TID::MayLoad), 0x46000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #324 = CMOVBE16rm
  { 325,	3,	1,	0,	"CMOVBE16rr", 0|(1<<TID::Commutable), 0x46000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #325 = CMOVBE16rr
  { 326,	7,	1,	0,	"CMOVBE32rm", 0|(1<<TID::MayLoad), 0x46000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #326 = CMOVBE32rm
  { 327,	3,	1,	0,	"CMOVBE32rr", 0|(1<<TID::Commutable), 0x46000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #327 = CMOVBE32rr
  { 328,	7,	1,	0,	"CMOVBE64rm", 0|(1<<TID::MayLoad), 0x46001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #328 = CMOVBE64rm
  { 329,	3,	1,	0,	"CMOVBE64rr", 0|(1<<TID::Commutable), 0x46001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #329 = CMOVBE64rr
  { 330,	1,	1,	0,	"CMOVBE_F", 0|(1<<TID::UnmodeledSideEffects), 0xd0000502ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #330 = CMOVBE_F
  { 331,	3,	1,	0,	"CMOVBE_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #331 = CMOVBE_Fp32
  { 332,	3,	1,	0,	"CMOVBE_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #332 = CMOVBE_Fp64
  { 333,	3,	1,	0,	"CMOVBE_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #333 = CMOVBE_Fp80
  { 334,	1,	1,	0,	"CMOVB_F", 0|(1<<TID::UnmodeledSideEffects), 0xc0000502ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #334 = CMOVB_F
  { 335,	3,	1,	0,	"CMOVB_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #335 = CMOVB_Fp32
  { 336,	3,	1,	0,	"CMOVB_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #336 = CMOVB_Fp64
  { 337,	3,	1,	0,	"CMOVB_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #337 = CMOVB_Fp80
  { 338,	7,	1,	0,	"CMOVE16rm", 0|(1<<TID::MayLoad), 0x44000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #338 = CMOVE16rm
  { 339,	3,	1,	0,	"CMOVE16rr", 0|(1<<TID::Commutable), 0x44000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #339 = CMOVE16rr
  { 340,	7,	1,	0,	"CMOVE32rm", 0|(1<<TID::MayLoad), 0x44000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #340 = CMOVE32rm
  { 341,	3,	1,	0,	"CMOVE32rr", 0|(1<<TID::Commutable), 0x44000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #341 = CMOVE32rr
  { 342,	7,	1,	0,	"CMOVE64rm", 0|(1<<TID::MayLoad), 0x44001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #342 = CMOVE64rm
  { 343,	3,	1,	0,	"CMOVE64rr", 0|(1<<TID::Commutable), 0x44001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #343 = CMOVE64rr
  { 344,	1,	1,	0,	"CMOVE_F", 0|(1<<TID::UnmodeledSideEffects), 0xc8000502ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #344 = CMOVE_F
  { 345,	3,	1,	0,	"CMOVE_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #345 = CMOVE_Fp32
  { 346,	3,	1,	0,	"CMOVE_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #346 = CMOVE_Fp64
  { 347,	3,	1,	0,	"CMOVE_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #347 = CMOVE_Fp80
  { 348,	7,	1,	0,	"CMOVG16rm", 0|(1<<TID::MayLoad), 0x4f000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #348 = CMOVG16rm
  { 349,	3,	1,	0,	"CMOVG16rr", 0|(1<<TID::Commutable), 0x4f000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #349 = CMOVG16rr
  { 350,	7,	1,	0,	"CMOVG32rm", 0|(1<<TID::MayLoad), 0x4f000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #350 = CMOVG32rm
  { 351,	3,	1,	0,	"CMOVG32rr", 0|(1<<TID::Commutable), 0x4f000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #351 = CMOVG32rr
  { 352,	7,	1,	0,	"CMOVG64rm", 0|(1<<TID::MayLoad), 0x4f001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #352 = CMOVG64rm
  { 353,	3,	1,	0,	"CMOVG64rr", 0|(1<<TID::Commutable), 0x4f001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #353 = CMOVG64rr
  { 354,	7,	1,	0,	"CMOVGE16rm", 0|(1<<TID::MayLoad), 0x4d000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #354 = CMOVGE16rm
  { 355,	3,	1,	0,	"CMOVGE16rr", 0|(1<<TID::Commutable), 0x4d000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #355 = CMOVGE16rr
  { 356,	7,	1,	0,	"CMOVGE32rm", 0|(1<<TID::MayLoad), 0x4d000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #356 = CMOVGE32rm
  { 357,	3,	1,	0,	"CMOVGE32rr", 0|(1<<TID::Commutable), 0x4d000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #357 = CMOVGE32rr
  { 358,	7,	1,	0,	"CMOVGE64rm", 0|(1<<TID::MayLoad), 0x4d001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #358 = CMOVGE64rm
  { 359,	3,	1,	0,	"CMOVGE64rr", 0|(1<<TID::Commutable), 0x4d001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #359 = CMOVGE64rr
  { 360,	7,	1,	0,	"CMOVL16rm", 0|(1<<TID::MayLoad), 0x4c000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #360 = CMOVL16rm
  { 361,	3,	1,	0,	"CMOVL16rr", 0|(1<<TID::Commutable), 0x4c000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #361 = CMOVL16rr
  { 362,	7,	1,	0,	"CMOVL32rm", 0|(1<<TID::MayLoad), 0x4c000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #362 = CMOVL32rm
  { 363,	3,	1,	0,	"CMOVL32rr", 0|(1<<TID::Commutable), 0x4c000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #363 = CMOVL32rr
  { 364,	7,	1,	0,	"CMOVL64rm", 0|(1<<TID::MayLoad), 0x4c001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #364 = CMOVL64rm
  { 365,	3,	1,	0,	"CMOVL64rr", 0|(1<<TID::Commutable), 0x4c001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #365 = CMOVL64rr
  { 366,	7,	1,	0,	"CMOVLE16rm", 0|(1<<TID::MayLoad), 0x4e000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #366 = CMOVLE16rm
  { 367,	3,	1,	0,	"CMOVLE16rr", 0|(1<<TID::Commutable), 0x4e000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #367 = CMOVLE16rr
  { 368,	7,	1,	0,	"CMOVLE32rm", 0|(1<<TID::MayLoad), 0x4e000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #368 = CMOVLE32rm
  { 369,	3,	1,	0,	"CMOVLE32rr", 0|(1<<TID::Commutable), 0x4e000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #369 = CMOVLE32rr
  { 370,	7,	1,	0,	"CMOVLE64rm", 0|(1<<TID::MayLoad), 0x4e001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #370 = CMOVLE64rm
  { 371,	3,	1,	0,	"CMOVLE64rr", 0|(1<<TID::Commutable), 0x4e001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #371 = CMOVLE64rr
  { 372,	1,	1,	0,	"CMOVNBE_F", 0|(1<<TID::UnmodeledSideEffects), 0xd0000602ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #372 = CMOVNBE_F
  { 373,	3,	1,	0,	"CMOVNBE_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #373 = CMOVNBE_Fp32
  { 374,	3,	1,	0,	"CMOVNBE_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #374 = CMOVNBE_Fp64
  { 375,	3,	1,	0,	"CMOVNBE_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #375 = CMOVNBE_Fp80
  { 376,	1,	1,	0,	"CMOVNB_F", 0|(1<<TID::UnmodeledSideEffects), 0xc0000602ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #376 = CMOVNB_F
  { 377,	3,	1,	0,	"CMOVNB_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #377 = CMOVNB_Fp32
  { 378,	3,	1,	0,	"CMOVNB_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #378 = CMOVNB_Fp64
  { 379,	3,	1,	0,	"CMOVNB_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #379 = CMOVNB_Fp80
  { 380,	7,	1,	0,	"CMOVNE16rm", 0|(1<<TID::MayLoad), 0x45000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #380 = CMOVNE16rm
  { 381,	3,	1,	0,	"CMOVNE16rr", 0|(1<<TID::Commutable), 0x45000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #381 = CMOVNE16rr
  { 382,	7,	1,	0,	"CMOVNE32rm", 0|(1<<TID::MayLoad), 0x45000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #382 = CMOVNE32rm
  { 383,	3,	1,	0,	"CMOVNE32rr", 0|(1<<TID::Commutable), 0x45000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #383 = CMOVNE32rr
  { 384,	7,	1,	0,	"CMOVNE64rm", 0|(1<<TID::MayLoad), 0x45001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #384 = CMOVNE64rm
  { 385,	3,	1,	0,	"CMOVNE64rr", 0|(1<<TID::Commutable), 0x45001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #385 = CMOVNE64rr
  { 386,	1,	1,	0,	"CMOVNE_F", 0|(1<<TID::UnmodeledSideEffects), 0xc8000602ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #386 = CMOVNE_F
  { 387,	3,	1,	0,	"CMOVNE_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #387 = CMOVNE_Fp32
  { 388,	3,	1,	0,	"CMOVNE_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #388 = CMOVNE_Fp64
  { 389,	3,	1,	0,	"CMOVNE_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #389 = CMOVNE_Fp80
  { 390,	7,	1,	0,	"CMOVNO16rm", 0|(1<<TID::MayLoad), 0x41000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #390 = CMOVNO16rm
  { 391,	3,	1,	0,	"CMOVNO16rr", 0|(1<<TID::Commutable), 0x41000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #391 = CMOVNO16rr
  { 392,	7,	1,	0,	"CMOVNO32rm", 0|(1<<TID::MayLoad), 0x41000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #392 = CMOVNO32rm
  { 393,	3,	1,	0,	"CMOVNO32rr", 0|(1<<TID::Commutable), 0x41000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #393 = CMOVNO32rr
  { 394,	7,	1,	0,	"CMOVNO64rm", 0|(1<<TID::MayLoad), 0x41001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #394 = CMOVNO64rm
  { 395,	3,	1,	0,	"CMOVNO64rr", 0|(1<<TID::Commutable), 0x41001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #395 = CMOVNO64rr
  { 396,	7,	1,	0,	"CMOVNP16rm", 0|(1<<TID::MayLoad), 0x4b000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #396 = CMOVNP16rm
  { 397,	3,	1,	0,	"CMOVNP16rr", 0|(1<<TID::Commutable), 0x4b000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #397 = CMOVNP16rr
  { 398,	7,	1,	0,	"CMOVNP32rm", 0|(1<<TID::MayLoad), 0x4b000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #398 = CMOVNP32rm
  { 399,	3,	1,	0,	"CMOVNP32rr", 0|(1<<TID::Commutable), 0x4b000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #399 = CMOVNP32rr
  { 400,	7,	1,	0,	"CMOVNP64rm", 0|(1<<TID::MayLoad), 0x4b001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #400 = CMOVNP64rm
  { 401,	3,	1,	0,	"CMOVNP64rr", 0|(1<<TID::Commutable), 0x4b001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #401 = CMOVNP64rr
  { 402,	1,	1,	0,	"CMOVNP_F", 0|(1<<TID::UnmodeledSideEffects), 0xd8000602ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #402 = CMOVNP_F
  { 403,	3,	1,	0,	"CMOVNP_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #403 = CMOVNP_Fp32
  { 404,	3,	1,	0,	"CMOVNP_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #404 = CMOVNP_Fp64
  { 405,	3,	1,	0,	"CMOVNP_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #405 = CMOVNP_Fp80
  { 406,	7,	1,	0,	"CMOVNS16rm", 0|(1<<TID::MayLoad), 0x49000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #406 = CMOVNS16rm
  { 407,	3,	1,	0,	"CMOVNS16rr", 0|(1<<TID::Commutable), 0x49000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #407 = CMOVNS16rr
  { 408,	7,	1,	0,	"CMOVNS32rm", 0|(1<<TID::MayLoad), 0x49000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #408 = CMOVNS32rm
  { 409,	3,	1,	0,	"CMOVNS32rr", 0|(1<<TID::Commutable), 0x49000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #409 = CMOVNS32rr
  { 410,	7,	1,	0,	"CMOVNS64rm", 0|(1<<TID::MayLoad), 0x49001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #410 = CMOVNS64rm
  { 411,	3,	1,	0,	"CMOVNS64rr", 0|(1<<TID::Commutable), 0x49001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #411 = CMOVNS64rr
  { 412,	7,	1,	0,	"CMOVO16rm", 0|(1<<TID::MayLoad), 0x40000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #412 = CMOVO16rm
  { 413,	3,	1,	0,	"CMOVO16rr", 0|(1<<TID::Commutable), 0x40000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #413 = CMOVO16rr
  { 414,	7,	1,	0,	"CMOVO32rm", 0|(1<<TID::MayLoad), 0x40000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #414 = CMOVO32rm
  { 415,	3,	1,	0,	"CMOVO32rr", 0|(1<<TID::Commutable), 0x40000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #415 = CMOVO32rr
  { 416,	7,	1,	0,	"CMOVO64rm", 0|(1<<TID::MayLoad), 0x40001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #416 = CMOVO64rm
  { 417,	3,	1,	0,	"CMOVO64rr", 0|(1<<TID::Commutable), 0x40001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #417 = CMOVO64rr
  { 418,	7,	1,	0,	"CMOVP16rm", 0|(1<<TID::MayLoad), 0x4a000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #418 = CMOVP16rm
  { 419,	3,	1,	0,	"CMOVP16rr", 0|(1<<TID::Commutable), 0x4a000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #419 = CMOVP16rr
  { 420,	7,	1,	0,	"CMOVP32rm", 0|(1<<TID::MayLoad), 0x4a000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #420 = CMOVP32rm
  { 421,	3,	1,	0,	"CMOVP32rr", 0|(1<<TID::Commutable), 0x4a000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #421 = CMOVP32rr
  { 422,	7,	1,	0,	"CMOVP64rm", 0|(1<<TID::MayLoad), 0x4a001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #422 = CMOVP64rm
  { 423,	3,	1,	0,	"CMOVP64rr", 0|(1<<TID::Commutable), 0x4a001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #423 = CMOVP64rr
  { 424,	1,	1,	0,	"CMOVP_F", 0|(1<<TID::UnmodeledSideEffects), 0xd8000502ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #424 = CMOVP_F
  { 425,	3,	1,	0,	"CMOVP_Fp32", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo66 },  // Inst #425 = CMOVP_Fp32
  { 426,	3,	1,	0,	"CMOVP_Fp64", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo67 },  // Inst #426 = CMOVP_Fp64
  { 427,	3,	1,	0,	"CMOVP_Fp80", 0, 0x60000ULL, ImplicitList1, NULL, NULL, OperandInfo68 },  // Inst #427 = CMOVP_Fp80
  { 428,	7,	1,	0,	"CMOVS16rm", 0|(1<<TID::MayLoad), 0x48000146ULL, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #428 = CMOVS16rm
  { 429,	3,	1,	0,	"CMOVS16rr", 0|(1<<TID::Commutable), 0x48000145ULL, ImplicitList1, NULL, NULL, OperandInfo14 },  // Inst #429 = CMOVS16rr
  { 430,	7,	1,	0,	"CMOVS32rm", 0|(1<<TID::MayLoad), 0x48000106ULL, ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #430 = CMOVS32rm
  { 431,	3,	1,	0,	"CMOVS32rr", 0|(1<<TID::Commutable), 0x48000105ULL, ImplicitList1, NULL, NULL, OperandInfo18 },  // Inst #431 = CMOVS32rr
  { 432,	7,	1,	0,	"CMOVS64rm", 0|(1<<TID::MayLoad), 0x48001106ULL, ImplicitList1, NULL, NULL, OperandInfo21 },  // Inst #432 = CMOVS64rm
  { 433,	3,	1,	0,	"CMOVS64rr", 0|(1<<TID::Commutable), 0x48001105ULL, ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #433 = CMOVS64rr
  { 434,	4,	1,	0,	"CMOV_FR32", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, NULL, OperandInfo69 },  // Inst #434 = CMOV_FR32
  { 435,	4,	1,	0,	"CMOV_FR64", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, NULL, OperandInfo70 },  // Inst #435 = CMOV_FR64
  { 436,	4,	1,	0,	"CMOV_GR16", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo71 },  // Inst #436 = CMOV_GR16
  { 437,	4,	1,	0,	"CMOV_GR32", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo72 },  // Inst #437 = CMOV_GR32
  { 438,	4,	1,	0,	"CMOV_GR8", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo73 },  // Inst #438 = CMOV_GR8
  { 439,	4,	1,	0,	"CMOV_RFP32", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo74 },  // Inst #439 = CMOV_RFP32
  { 440,	4,	1,	0,	"CMOV_RFP64", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo75 },  // Inst #440 = CMOV_RFP64
  { 441,	4,	1,	0,	"CMOV_RFP80", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo76 },  // Inst #441 = CMOV_RFP80
  { 442,	4,	1,	0,	"CMOV_V1I64", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, NULL, OperandInfo77 },  // Inst #442 = CMOV_V1I64
  { 443,	4,	1,	0,	"CMOV_V2F64", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, NULL, OperandInfo78 },  // Inst #443 = CMOV_V2F64
  { 444,	4,	1,	0,	"CMOV_V2I64", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, NULL, OperandInfo78 },  // Inst #444 = CMOV_V2I64
  { 445,	4,	1,	0,	"CMOV_V4F32", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, NULL, OperandInfo78 },  // Inst #445 = CMOV_V4F32
  { 446,	1,	0,	0,	"CMP16i16", 0|(1<<TID::UnmodeledSideEffects), 0x3d006041ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #446 = CMP16i16
  { 447,	6,	0,	0,	"CMP16mi", 0|(1<<TID::MayLoad), 0x8100605fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #447 = CMP16mi
  { 448,	6,	0,	0,	"CMP16mi8", 0|(1<<TID::MayLoad), 0x8300205fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #448 = CMP16mi8
  { 449,	6,	0,	0,	"CMP16mr", 0|(1<<TID::MayLoad), 0x39000044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #449 = CMP16mr
  { 450,	2,	0,	0,	"CMP16ri", 0, 0x81006057ULL, NULL, ImplicitList1, Barriers1, OperandInfo61 },  // Inst #450 = CMP16ri
  { 451,	2,	0,	0,	"CMP16ri8", 0, 0x83002057ULL, NULL, ImplicitList1, Barriers1, OperandInfo61 },  // Inst #451 = CMP16ri8
  { 452,	6,	0,	0,	"CMP16rm", 0|(1<<TID::MayLoad), 0x3b000046ULL, NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #452 = CMP16rm
  { 453,	2,	0,	0,	"CMP16rr", 0, 0x39000043ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #453 = CMP16rr
  { 454,	2,	0,	0,	"CMP16rr_alt", 0|(1<<TID::UnmodeledSideEffects), 0x3b000045ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #454 = CMP16rr_alt
  { 455,	1,	0,	0,	"CMP32i32", 0|(1<<TID::UnmodeledSideEffects), 0x3d00a001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #455 = CMP32i32
  { 456,	6,	0,	0,	"CMP32mi", 0|(1<<TID::MayLoad), 0x8100a01fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #456 = CMP32mi
  { 457,	6,	0,	0,	"CMP32mi8", 0|(1<<TID::MayLoad), 0x8300201fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #457 = CMP32mi8
  { 458,	6,	0,	0,	"CMP32mr", 0|(1<<TID::MayLoad), 0x39000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #458 = CMP32mr
  { 459,	2,	0,	0,	"CMP32ri", 0, 0x8100a017ULL, NULL, ImplicitList1, Barriers1, OperandInfo62 },  // Inst #459 = CMP32ri
  { 460,	2,	0,	0,	"CMP32ri8", 0, 0x83002017ULL, NULL, ImplicitList1, Barriers1, OperandInfo62 },  // Inst #460 = CMP32ri8
  { 461,	6,	0,	0,	"CMP32rm", 0|(1<<TID::MayLoad), 0x3b000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #461 = CMP32rm
  { 462,	2,	0,	0,	"CMP32rr", 0, 0x39000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #462 = CMP32rr
  { 463,	2,	0,	0,	"CMP32rr_alt", 0|(1<<TID::UnmodeledSideEffects), 0x3b000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #463 = CMP32rr_alt
  { 464,	1,	0,	0,	"CMP64i32", 0|(1<<TID::UnmodeledSideEffects), 0x3d00b001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #464 = CMP64i32
  { 465,	6,	0,	0,	"CMP64mi32", 0|(1<<TID::MayLoad), 0x8100b01fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #465 = CMP64mi32
  { 466,	6,	0,	0,	"CMP64mi8", 0|(1<<TID::MayLoad), 0x8300301fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #466 = CMP64mi8
  { 467,	6,	0,	0,	"CMP64mr", 0|(1<<TID::MayLoad), 0x39001004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #467 = CMP64mr
  { 468,	2,	0,	0,	"CMP64mrmrr", 0|(1<<TID::UnmodeledSideEffects), 0x3b001005ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #468 = CMP64mrmrr
  { 469,	2,	0,	0,	"CMP64ri32", 0, 0x8100b017ULL, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #469 = CMP64ri32
  { 470,	2,	0,	0,	"CMP64ri8", 0, 0x83003017ULL, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #470 = CMP64ri8
  { 471,	6,	0,	0,	"CMP64rm", 0|(1<<TID::MayLoad), 0x3b001006ULL, NULL, ImplicitList1, Barriers1, OperandInfo57 },  // Inst #471 = CMP64rm
  { 472,	2,	0,	0,	"CMP64rr", 0, 0x39001003ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #472 = CMP64rr
  { 473,	1,	0,	0,	"CMP8i8", 0|(1<<TID::UnmodeledSideEffects), 0x3c002001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #473 = CMP8i8
  { 474,	6,	0,	0,	"CMP8mi", 0|(1<<TID::MayLoad), 0x8000201fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #474 = CMP8mi
  { 475,	6,	0,	0,	"CMP8mr", 0|(1<<TID::MayLoad), 0x38000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #475 = CMP8mr
  { 476,	2,	0,	0,	"CMP8ri", 0, 0x80002017ULL, NULL, ImplicitList1, Barriers1, OperandInfo79 },  // Inst #476 = CMP8ri
  { 477,	6,	0,	0,	"CMP8rm", 0|(1<<TID::MayLoad), 0x3a000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo80 },  // Inst #477 = CMP8rm
  { 478,	2,	0,	0,	"CMP8rr", 0, 0x38000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo81 },  // Inst #478 = CMP8rr
  { 479,	2,	0,	0,	"CMP8rr_alt", 0|(1<<TID::UnmodeledSideEffects), 0x3a000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo81 },  // Inst #479 = CMP8rr_alt
  { 480,	8,	1,	0,	"CMPPDrmi", 0|(1<<TID::MayLoad), 0xc2802146ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #480 = CMPPDrmi
  { 481,	8,	1,	0,	"CMPPDrmi_alt", 0|(1<<TID::UnmodeledSideEffects), 0xc2802146ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #481 = CMPPDrmi_alt
  { 482,	4,	1,	0,	"CMPPDrri", 0, 0xc2802145ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #482 = CMPPDrri
  { 483,	4,	1,	0,	"CMPPDrri_alt", 0|(1<<TID::UnmodeledSideEffects), 0xc2802145ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #483 = CMPPDrri_alt
  { 484,	8,	1,	0,	"CMPPSrmi", 0|(1<<TID::MayLoad), 0xc2402106ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #484 = CMPPSrmi
  { 485,	8,	1,	0,	"CMPPSrmi_alt", 0|(1<<TID::UnmodeledSideEffects), 0xc2402106ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #485 = CMPPSrmi_alt
  { 486,	4,	1,	0,	"CMPPSrri", 0, 0xc2402105ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #486 = CMPPSrri
  { 487,	4,	1,	0,	"CMPPSrri_alt", 0|(1<<TID::UnmodeledSideEffects), 0xc2402105ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #487 = CMPPSrri_alt
  { 488,	0,	0,	0,	"CMPS16", 0|(1<<TID::UnmodeledSideEffects), 0xa7000041ULL, NULL, NULL, NULL, 0 },  // Inst #488 = CMPS16
  { 489,	0,	0,	0,	"CMPS32", 0|(1<<TID::UnmodeledSideEffects), 0xa7000001ULL, NULL, NULL, NULL, 0 },  // Inst #489 = CMPS32
  { 490,	0,	0,	0,	"CMPS64", 0|(1<<TID::UnmodeledSideEffects), 0xa7001001ULL, NULL, NULL, NULL, 0 },  // Inst #490 = CMPS64
  { 491,	0,	0,	0,	"CMPS8", 0|(1<<TID::UnmodeledSideEffects), 0xa6000001ULL, NULL, NULL, NULL, 0 },  // Inst #491 = CMPS8
  { 492,	8,	1,	0,	"CMPSDrm", 0|(1<<TID::MayLoad), 0xc2002b06ULL, NULL, NULL, NULL, OperandInfo82 },  // Inst #492 = CMPSDrm
  { 493,	8,	1,	0,	"CMPSDrm_alt", 0|(1<<TID::MayLoad), 0xc2002b06ULL, NULL, NULL, NULL, OperandInfo82 },  // Inst #493 = CMPSDrm_alt
  { 494,	4,	1,	0,	"CMPSDrr", 0, 0xc2002b05ULL, NULL, NULL, NULL, OperandInfo83 },  // Inst #494 = CMPSDrr
  { 495,	4,	1,	0,	"CMPSDrr_alt", 0, 0xc2002b05ULL, NULL, NULL, NULL, OperandInfo83 },  // Inst #495 = CMPSDrr_alt
  { 496,	8,	1,	0,	"CMPSSrm", 0|(1<<TID::MayLoad), 0xc2002c06ULL, NULL, NULL, NULL, OperandInfo84 },  // Inst #496 = CMPSSrm
  { 497,	8,	1,	0,	"CMPSSrm_alt", 0|(1<<TID::MayLoad), 0xc2002c06ULL, NULL, NULL, NULL, OperandInfo84 },  // Inst #497 = CMPSSrm_alt
  { 498,	4,	1,	0,	"CMPSSrr", 0, 0xc2002c05ULL, NULL, NULL, NULL, OperandInfo85 },  // Inst #498 = CMPSSrr
  { 499,	4,	1,	0,	"CMPSSrr_alt", 0, 0xc2002c05ULL, NULL, NULL, NULL, OperandInfo85 },  // Inst #499 = CMPSSrr_alt
  { 500,	5,	0,	0,	"CMPXCHG16B", 0|(1<<TID::UnmodeledSideEffects), 0xc7001119ULL, ImplicitList16, ImplicitList17, Barriers1, OperandInfo34 },  // Inst #500 = CMPXCHG16B
  { 501,	6,	0,	0,	"CMPXCHG16rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xb1000144ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #501 = CMPXCHG16rm
  { 502,	2,	1,	0,	"CMPXCHG16rr", 0|(1<<TID::UnmodeledSideEffects), 0xb1000143ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #502 = CMPXCHG16rr
  { 503,	6,	0,	0,	"CMPXCHG32rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xb1000104ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #503 = CMPXCHG32rm
  { 504,	2,	1,	0,	"CMPXCHG32rr", 0|(1<<TID::UnmodeledSideEffects), 0xb1000103ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #504 = CMPXCHG32rr
  { 505,	6,	0,	0,	"CMPXCHG64rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xb1001104ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #505 = CMPXCHG64rm
  { 506,	2,	1,	0,	"CMPXCHG64rr", 0|(1<<TID::UnmodeledSideEffects), 0xb1001103ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #506 = CMPXCHG64rr
  { 507,	5,	0,	0,	"CMPXCHG8B", 0|(1<<TID::UnmodeledSideEffects), 0xc7000119ULL, ImplicitList6, ImplicitList18, Barriers6, OperandInfo34 },  // Inst #507 = CMPXCHG8B
  { 508,	6,	0,	0,	"CMPXCHG8rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xb0000104ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #508 = CMPXCHG8rm
  { 509,	2,	1,	0,	"CMPXCHG8rr", 0|(1<<TID::UnmodeledSideEffects), 0xb0000103ULL, NULL, NULL, NULL, OperandInfo81 },  // Inst #509 = CMPXCHG8rr
  { 510,	6,	0,	0,	"COMISDrm", 0|(1<<TID::UnmodeledSideEffects), 0x2f800146ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #510 = COMISDrm
  { 511,	2,	0,	0,	"COMISDrr", 0|(1<<TID::UnmodeledSideEffects), 0x2f800145ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #511 = COMISDrr
  { 512,	6,	0,	0,	"COMISSrm", 0|(1<<TID::UnmodeledSideEffects), 0x2f400106ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #512 = COMISSrm
  { 513,	2,	0,	0,	"COMISSrr", 0|(1<<TID::UnmodeledSideEffects), 0x2f400105ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #513 = COMISSrr
  { 514,	1,	0,	0,	"COMP_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xd8000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #514 = COMP_FST0r
  { 515,	1,	0,	0,	"COM_FIPr", 0|(1<<TID::UnmodeledSideEffects), 0xf0000a02ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #515 = COM_FIPr
  { 516,	1,	0,	0,	"COM_FIr", 0|(1<<TID::UnmodeledSideEffects), 0xf0000602ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #516 = COM_FIr
  { 517,	1,	0,	0,	"COM_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xd0000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #517 = COM_FST0r
  { 518,	0,	0,	0,	"COS_F", 0|(1<<TID::UnmodeledSideEffects), 0xff000401ULL, NULL, NULL, NULL, 0 },  // Inst #518 = COS_F
  { 519,	2,	1,	0,	"COS_Fp32", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #519 = COS_Fp32
  { 520,	2,	1,	0,	"COS_Fp64", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #520 = COS_Fp64
  { 521,	2,	1,	0,	"COS_Fp80", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #521 = COS_Fp80
  { 522,	0,	0,	0,	"CPUID", 0|(1<<TID::UnmodeledSideEffects), 0xa2000101ULL, NULL, NULL, NULL, 0 },  // Inst #522 = CPUID
  { 523,	0,	0,	0,	"CQO", 0, 0x99001001ULL, ImplicitList15, ImplicitList19, NULL, 0 },  // Inst #523 = CQO
  { 524,	7,	1,	0,	"CRC32m16", 0|(1<<TID::MayLoad), 0xf1000f46ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #524 = CRC32m16
  { 525,	7,	1,	0,	"CRC32m32", 0|(1<<TID::MayLoad), 0xf1000f06ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #525 = CRC32m32
  { 526,	7,	1,	0,	"CRC32m8", 0|(1<<TID::MayLoad), 0xf0000f06ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #526 = CRC32m8
  { 527,	3,	1,	0,	"CRC32r16", 0, 0xf1000f45ULL, NULL, NULL, NULL, OperandInfo86 },  // Inst #527 = CRC32r16
  { 528,	3,	1,	0,	"CRC32r32", 0, 0xf1000f05ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #528 = CRC32r32
  { 529,	3,	1,	0,	"CRC32r8", 0, 0xf0000f05ULL, NULL, NULL, NULL, OperandInfo87 },  // Inst #529 = CRC32r8
  { 530,	7,	1,	0,	"CRC64m64", 0|(1<<TID::MayLoad), 0xf1001f06ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #530 = CRC64m64
  { 531,	7,	1,	0,	"CRC64m8", 0|(1<<TID::MayLoad), 0xf0001f06ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #531 = CRC64m8
  { 532,	3,	1,	0,	"CRC64r64", 0, 0xf1001f05ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #532 = CRC64r64
  { 533,	3,	1,	0,	"CRC64r8", 0, 0xf0001f05ULL, NULL, NULL, NULL, OperandInfo88 },  // Inst #533 = CRC64r8
  { 534,	0,	0,	0,	"CS_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0x2e000001ULL, NULL, NULL, NULL, 0 },  // Inst #534 = CS_PREFIX
  { 535,	6,	1,	0,	"CVTDQ2PDrm", 0|(1<<TID::UnmodeledSideEffects), 0xe6400c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #535 = CVTDQ2PDrm
  { 536,	2,	1,	0,	"CVTDQ2PDrr", 0|(1<<TID::UnmodeledSideEffects), 0xe6400c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #536 = CVTDQ2PDrr
  { 537,	6,	1,	0,	"CVTDQ2PSrm", 0|(1<<TID::UnmodeledSideEffects), 0x5b400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #537 = CVTDQ2PSrm
  { 538,	2,	1,	0,	"CVTDQ2PSrr", 0|(1<<TID::UnmodeledSideEffects), 0x5b400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #538 = CVTDQ2PSrr
  { 539,	6,	1,	0,	"CVTPD2DQrm", 0|(1<<TID::UnmodeledSideEffects), 0xe6800b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #539 = CVTPD2DQrm
  { 540,	2,	1,	0,	"CVTPD2DQrr", 0|(1<<TID::UnmodeledSideEffects), 0xe6800b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #540 = CVTPD2DQrr
  { 541,	6,	1,	0,	"CVTPD2PSrm", 0|(1<<TID::UnmodeledSideEffects), 0x5a800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #541 = CVTPD2PSrm
  { 542,	2,	1,	0,	"CVTPD2PSrr", 0|(1<<TID::UnmodeledSideEffects), 0x5a800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #542 = CVTPD2PSrr
  { 543,	6,	1,	0,	"CVTPS2DQrm", 0|(1<<TID::UnmodeledSideEffects), 0x5b800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #543 = CVTPS2DQrm
  { 544,	2,	1,	0,	"CVTPS2DQrr", 0|(1<<TID::UnmodeledSideEffects), 0x5b800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #544 = CVTPS2DQrr
  { 545,	6,	1,	0,	"CVTPS2PDrm", 0|(1<<TID::UnmodeledSideEffects), 0x5a000106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #545 = CVTPS2PDrm
  { 546,	2,	1,	0,	"CVTPS2PDrr", 0|(1<<TID::UnmodeledSideEffects), 0x5a000105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #546 = CVTPS2PDrr
  { 547,	6,	1,	0,	"CVTSD2SI64rm", 0|(1<<TID::UnmodeledSideEffects), 0x2d001b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #547 = CVTSD2SI64rm
  { 548,	2,	1,	0,	"CVTSD2SI64rr", 0|(1<<TID::UnmodeledSideEffects), 0x2d001b05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #548 = CVTSD2SI64rr
  { 549,	6,	1,	0,	"CVTSD2SSrm", 0|(1<<TID::MayLoad), 0x5a000b06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #549 = CVTSD2SSrm
  { 550,	2,	1,	0,	"CVTSD2SSrr", 0, 0x5a000b05ULL, NULL, NULL, NULL, OperandInfo91 },  // Inst #550 = CVTSD2SSrr
  { 551,	6,	1,	0,	"CVTSI2SD64rm", 0|(1<<TID::MayLoad), 0x2a001b06ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #551 = CVTSI2SD64rm
  { 552,	2,	1,	0,	"CVTSI2SD64rr", 0, 0x2a001b05ULL, NULL, NULL, NULL, OperandInfo93 },  // Inst #552 = CVTSI2SD64rr
  { 553,	6,	1,	0,	"CVTSI2SDrm", 0|(1<<TID::MayLoad), 0x2a000b06ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #553 = CVTSI2SDrm
  { 554,	2,	1,	0,	"CVTSI2SDrr", 0, 0x2a000b05ULL, NULL, NULL, NULL, OperandInfo94 },  // Inst #554 = CVTSI2SDrr
  { 555,	6,	1,	0,	"CVTSI2SS64rm", 0|(1<<TID::MayLoad), 0x2a001c06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #555 = CVTSI2SS64rm
  { 556,	2,	1,	0,	"CVTSI2SS64rr", 0, 0x2a001c05ULL, NULL, NULL, NULL, OperandInfo95 },  // Inst #556 = CVTSI2SS64rr
  { 557,	6,	1,	0,	"CVTSI2SSrm", 0|(1<<TID::MayLoad), 0x2a000c06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #557 = CVTSI2SSrm
  { 558,	2,	1,	0,	"CVTSI2SSrr", 0, 0x2a000c05ULL, NULL, NULL, NULL, OperandInfo96 },  // Inst #558 = CVTSI2SSrr
  { 559,	6,	1,	0,	"CVTSS2SDrm", 0|(1<<TID::MayLoad), 0x5a000c06ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #559 = CVTSS2SDrm
  { 560,	2,	1,	0,	"CVTSS2SDrr", 0, 0x5a000c05ULL, NULL, NULL, NULL, OperandInfo97 },  // Inst #560 = CVTSS2SDrr
  { 561,	6,	1,	0,	"CVTSS2SI64rm", 0|(1<<TID::UnmodeledSideEffects), 0x2d001c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #561 = CVTSS2SI64rm
  { 562,	2,	1,	0,	"CVTSS2SI64rr", 0|(1<<TID::UnmodeledSideEffects), 0x2d001c05ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #562 = CVTSS2SI64rr
  { 563,	6,	1,	0,	"CVTSS2SIrm", 0|(1<<TID::UnmodeledSideEffects), 0x2d000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #563 = CVTSS2SIrm
  { 564,	2,	1,	0,	"CVTSS2SIrr", 0|(1<<TID::UnmodeledSideEffects), 0x2d000c05ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #564 = CVTSS2SIrr
  { 565,	6,	1,	0,	"CVTTPS2DQrm", 0|(1<<TID::UnmodeledSideEffects), 0x5b000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #565 = CVTTPS2DQrm
  { 566,	2,	1,	0,	"CVTTPS2DQrr", 0|(1<<TID::UnmodeledSideEffects), 0x5b000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #566 = CVTTPS2DQrr
  { 567,	6,	1,	0,	"CVTTSD2SI64rm", 0|(1<<TID::MayLoad), 0x2c001b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #567 = CVTTSD2SI64rm
  { 568,	2,	1,	0,	"CVTTSD2SI64rr", 0, 0x2c001b05ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #568 = CVTTSD2SI64rr
  { 569,	6,	1,	0,	"CVTTSD2SIrm", 0|(1<<TID::MayLoad), 0x2c000b06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #569 = CVTTSD2SIrm
  { 570,	2,	1,	0,	"CVTTSD2SIrr", 0, 0x2c000b05ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #570 = CVTTSD2SIrr
  { 571,	6,	1,	0,	"CVTTSS2SI64rm", 0|(1<<TID::MayLoad), 0x2c001c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #571 = CVTTSS2SI64rm
  { 572,	2,	1,	0,	"CVTTSS2SI64rr", 0, 0x2c001c05ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #572 = CVTTSS2SI64rr
  { 573,	6,	1,	0,	"CVTTSS2SIrm", 0|(1<<TID::MayLoad), 0x2c000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #573 = CVTTSS2SIrm
  { 574,	2,	1,	0,	"CVTTSS2SIrr", 0, 0x2c000c05ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #574 = CVTTSS2SIrr
  { 575,	0,	0,	0,	"CWD", 0, 0x99000041ULL, ImplicitList12, ImplicitList20, NULL, 0 },  // Inst #575 = CWD
  { 576,	0,	0,	0,	"CWDE", 0, 0x98000001ULL, ImplicitList12, ImplicitList13, NULL, 0 },  // Inst #576 = CWDE
  { 577,	5,	0,	0,	"DEC16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000059ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #577 = DEC16m
  { 578,	2,	1,	0,	"DEC16r", 0|(1<<TID::ConvertibleTo3Addr), 0x48000042ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #578 = DEC16r
  { 579,	5,	0,	0,	"DEC32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #579 = DEC32m
  { 580,	2,	1,	0,	"DEC32r", 0|(1<<TID::ConvertibleTo3Addr), 0x48000002ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #580 = DEC32r
  { 581,	5,	0,	0,	"DEC64_16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000059ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #581 = DEC64_16m
  { 582,	2,	1,	0,	"DEC64_16r", 0|(1<<TID::ConvertibleTo3Addr), 0xff000051ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #582 = DEC64_16r
  { 583,	5,	0,	0,	"DEC64_32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #583 = DEC64_32m
  { 584,	2,	1,	0,	"DEC64_32r", 0|(1<<TID::ConvertibleTo3Addr), 0xff000011ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #584 = DEC64_32r
  { 585,	5,	0,	0,	"DEC64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff001019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #585 = DEC64m
  { 586,	2,	1,	0,	"DEC64r", 0|(1<<TID::ConvertibleTo3Addr), 0xff001011ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #586 = DEC64r
  { 587,	5,	0,	0,	"DEC8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xfe000019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #587 = DEC8m
  { 588,	2,	1,	0,	"DEC8r", 0, 0xfe000011ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #588 = DEC8r
  { 589,	5,	0,	0,	"DIV16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf700005eULL, ImplicitList20, ImplicitList21, Barriers1, OperandInfo34 },  // Inst #589 = DIV16m
  { 590,	1,	0,	0,	"DIV16r", 0|(1<<TID::UnmodeledSideEffects), 0xf7000056ULL, ImplicitList20, ImplicitList21, Barriers1, OperandInfo104 },  // Inst #590 = DIV16r
  { 591,	5,	0,	0,	"DIV32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf700001eULL, ImplicitList14, ImplicitList18, Barriers6, OperandInfo34 },  // Inst #591 = DIV32m
  { 592,	1,	0,	0,	"DIV32r", 0|(1<<TID::UnmodeledSideEffects), 0xf7000016ULL, ImplicitList14, ImplicitList18, Barriers6, OperandInfo64 },  // Inst #592 = DIV32r
  { 593,	5,	0,	0,	"DIV64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf700101eULL, ImplicitList19, ImplicitList17, Barriers1, OperandInfo34 },  // Inst #593 = DIV64m
  { 594,	1,	0,	0,	"DIV64r", 0|(1<<TID::UnmodeledSideEffects), 0xf7001016ULL, ImplicitList19, ImplicitList17, Barriers1, OperandInfo65 },  // Inst #594 = DIV64r
  { 595,	5,	0,	0,	"DIV8m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf600001eULL, ImplicitList12, ImplicitList22, Barriers1, OperandInfo34 },  // Inst #595 = DIV8m
  { 596,	1,	0,	0,	"DIV8r", 0|(1<<TID::UnmodeledSideEffects), 0xf6000016ULL, ImplicitList12, ImplicitList22, Barriers1, OperandInfo105 },  // Inst #596 = DIV8r
  { 597,	7,	1,	0,	"DIVPDrm", 0|(1<<TID::MayLoad), 0x5e800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #597 = DIVPDrm
  { 598,	3,	1,	0,	"DIVPDrr", 0, 0x5e800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #598 = DIVPDrr
  { 599,	7,	1,	0,	"DIVPSrm", 0|(1<<TID::MayLoad), 0x5e400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #599 = DIVPSrm
  { 600,	3,	1,	0,	"DIVPSrr", 0, 0x5e400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #600 = DIVPSrr
  { 601,	5,	0,	0,	"DIVR_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd800001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #601 = DIVR_F32m
  { 602,	5,	0,	0,	"DIVR_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdc00001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #602 = DIVR_F64m
  { 603,	5,	0,	0,	"DIVR_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xde00001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #603 = DIVR_FI16m
  { 604,	5,	0,	0,	"DIVR_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xda00001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #604 = DIVR_FI32m
  { 605,	1,	0,	0,	"DIVR_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0xf0000902ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #605 = DIVR_FPrST0
  { 606,	1,	0,	0,	"DIVR_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xf8000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #606 = DIVR_FST0r
  { 607,	7,	1,	0,	"DIVR_Fp32m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #607 = DIVR_Fp32m
  { 608,	7,	1,	0,	"DIVR_Fp64m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #608 = DIVR_Fp64m
  { 609,	7,	1,	0,	"DIVR_Fp64m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #609 = DIVR_Fp64m32
  { 610,	7,	1,	0,	"DIVR_Fp80m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #610 = DIVR_Fp80m32
  { 611,	7,	1,	0,	"DIVR_Fp80m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #611 = DIVR_Fp80m64
  { 612,	7,	1,	0,	"DIVR_FpI16m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #612 = DIVR_FpI16m32
  { 613,	7,	1,	0,	"DIVR_FpI16m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #613 = DIVR_FpI16m64
  { 614,	7,	1,	0,	"DIVR_FpI16m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #614 = DIVR_FpI16m80
  { 615,	7,	1,	0,	"DIVR_FpI32m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #615 = DIVR_FpI32m32
  { 616,	7,	1,	0,	"DIVR_FpI32m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #616 = DIVR_FpI32m64
  { 617,	7,	1,	0,	"DIVR_FpI32m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #617 = DIVR_FpI32m80
  { 618,	1,	0,	0,	"DIVR_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0xf0000702ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #618 = DIVR_FrST0
  { 619,	7,	1,	0,	"DIVSDrm", 0|(1<<TID::MayLoad), 0x5e000b06ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #619 = DIVSDrm
  { 620,	7,	1,	0,	"DIVSDrm_Int", 0|(1<<TID::MayLoad), 0x5e000b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #620 = DIVSDrm_Int
  { 621,	3,	1,	0,	"DIVSDrr", 0, 0x5e000b05ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #621 = DIVSDrr
  { 622,	3,	1,	0,	"DIVSDrr_Int", 0, 0x5e000b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #622 = DIVSDrr_Int
  { 623,	7,	1,	0,	"DIVSSrm", 0|(1<<TID::MayLoad), 0x5e000c06ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #623 = DIVSSrm
  { 624,	7,	1,	0,	"DIVSSrm_Int", 0|(1<<TID::MayLoad), 0x5e000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #624 = DIVSSrm_Int
  { 625,	3,	1,	0,	"DIVSSrr", 0, 0x5e000c05ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #625 = DIVSSrr
  { 626,	3,	1,	0,	"DIVSSrr_Int", 0, 0x5e000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #626 = DIVSSrr_Int
  { 627,	5,	0,	0,	"DIV_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd800001eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #627 = DIV_F32m
  { 628,	5,	0,	0,	"DIV_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdc00001eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #628 = DIV_F64m
  { 629,	5,	0,	0,	"DIV_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xde00001eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #629 = DIV_FI16m
  { 630,	5,	0,	0,	"DIV_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xda00001eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #630 = DIV_FI32m
  { 631,	1,	0,	0,	"DIV_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0xf8000902ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #631 = DIV_FPrST0
  { 632,	1,	0,	0,	"DIV_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xf0000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #632 = DIV_FST0r
  { 633,	3,	1,	0,	"DIV_Fp32", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo36 },  // Inst #633 = DIV_Fp32
  { 634,	7,	1,	0,	"DIV_Fp32m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #634 = DIV_Fp32m
  { 635,	3,	1,	0,	"DIV_Fp64", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #635 = DIV_Fp64
  { 636,	7,	1,	0,	"DIV_Fp64m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #636 = DIV_Fp64m
  { 637,	7,	1,	0,	"DIV_Fp64m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #637 = DIV_Fp64m32
  { 638,	3,	1,	0,	"DIV_Fp80", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #638 = DIV_Fp80
  { 639,	7,	1,	0,	"DIV_Fp80m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #639 = DIV_Fp80m32
  { 640,	7,	1,	0,	"DIV_Fp80m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #640 = DIV_Fp80m64
  { 641,	7,	1,	0,	"DIV_FpI16m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #641 = DIV_FpI16m32
  { 642,	7,	1,	0,	"DIV_FpI16m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #642 = DIV_FpI16m64
  { 643,	7,	1,	0,	"DIV_FpI16m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #643 = DIV_FpI16m80
  { 644,	7,	1,	0,	"DIV_FpI32m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #644 = DIV_FpI32m32
  { 645,	7,	1,	0,	"DIV_FpI32m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #645 = DIV_FpI32m64
  { 646,	7,	1,	0,	"DIV_FpI32m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #646 = DIV_FpI32m80
  { 647,	1,	0,	0,	"DIV_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0xf8000702ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #647 = DIV_FrST0
  { 648,	8,	1,	0,	"DPPDrmi", 0|(1<<TID::MayLoad), 0x41c02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #648 = DPPDrmi
  { 649,	4,	1,	0,	"DPPDrri", 0|(1<<TID::Commutable), 0x41c02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #649 = DPPDrri
  { 650,	8,	1,	0,	"DPPSrmi", 0|(1<<TID::MayLoad), 0x40c02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #650 = DPPSrmi
  { 651,	4,	1,	0,	"DPPSrri", 0|(1<<TID::Commutable), 0x40c02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #651 = DPPSrri
  { 652,	0,	0,	0,	"DS_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0x3e000001ULL, NULL, NULL, NULL, 0 },  // Inst #652 = DS_PREFIX
  { 653,	1,	0,	0,	"EH_RETURN", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator), 0xc3000001ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #653 = EH_RETURN
  { 654,	1,	0,	0,	"EH_RETURN64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator), 0xc3000001ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #654 = EH_RETURN64
  { 655,	2,	0,	0,	"ENTER", 0|(1<<TID::UnmodeledSideEffects), 0xc8000001ULL, NULL, NULL, NULL, OperandInfo6 },  // Inst #655 = ENTER
  { 656,	0,	0,	0,	"ES_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0x26000001ULL, NULL, NULL, NULL, 0 },  // Inst #656 = ES_PREFIX
  { 657,	7,	0,	0,	"EXTRACTPSmr", 0|(1<<TID::MayStore), 0x17c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #657 = EXTRACTPSmr
  { 658,	3,	1,	0,	"EXTRACTPSrr", 0, 0x17c02e43ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #658 = EXTRACTPSrr
  { 659,	0,	0,	0,	"F2XM1", 0|(1<<TID::UnmodeledSideEffects), 0xf0000401ULL, NULL, NULL, NULL, 0 },  // Inst #659 = F2XM1
  { 660,	2,	0,	0,	"FARCALL16i", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0x9a000041ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo6 },  // Inst #660 = FARCALL16i
  { 661,	5,	0,	0,	"FARCALL16m", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0xff00005bULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo34 },  // Inst #661 = FARCALL16m
  { 662,	2,	0,	0,	"FARCALL32i", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0x9a000001ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo6 },  // Inst #662 = FARCALL32i
  { 663,	5,	0,	0,	"FARCALL32m", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0xff00001bULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo34 },  // Inst #663 = FARCALL32m
  { 664,	5,	0,	0,	"FARCALL64", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0xff00101bULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo34 },  // Inst #664 = FARCALL64
  { 665,	2,	0,	0,	"FARJMP16i", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xea000041ULL, NULL, NULL, NULL, OperandInfo6 },  // Inst #665 = FARJMP16i
  { 666,	5,	0,	0,	"FARJMP16m", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xff00005dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #666 = FARJMP16m
  { 667,	2,	0,	0,	"FARJMP32i", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xea000001ULL, NULL, NULL, NULL, OperandInfo6 },  // Inst #667 = FARJMP32i
  { 668,	5,	0,	0,	"FARJMP32m", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xff00001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #668 = FARJMP32m
  { 669,	5,	0,	0,	"FARJMP64", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xff00101dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #669 = FARJMP64
  { 670,	5,	0,	0,	"FBLDm", 0|(1<<TID::UnmodeledSideEffects), 0xdf00001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #670 = FBLDm
  { 671,	5,	1,	0,	"FBSTPm", 0|(1<<TID::UnmodeledSideEffects), 0xdf00001eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #671 = FBSTPm
  { 672,	5,	0,	0,	"FCOM32m", 0|(1<<TID::UnmodeledSideEffects), 0xd800001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #672 = FCOM32m
  { 673,	5,	0,	0,	"FCOM64m", 0|(1<<TID::UnmodeledSideEffects), 0xdc00001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #673 = FCOM64m
  { 674,	5,	0,	0,	"FCOMP32m", 0|(1<<TID::UnmodeledSideEffects), 0xd800001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #674 = FCOMP32m
  { 675,	5,	0,	0,	"FCOMP64m", 0|(1<<TID::UnmodeledSideEffects), 0xdc00001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #675 = FCOMP64m
  { 676,	0,	0,	0,	"FCOMPP", 0|(1<<TID::UnmodeledSideEffects), 0xd9000901ULL, NULL, NULL, NULL, 0 },  // Inst #676 = FCOMPP
  { 677,	0,	0,	0,	"FDECSTP", 0|(1<<TID::UnmodeledSideEffects), 0xf6000401ULL, NULL, NULL, NULL, 0 },  // Inst #677 = FDECSTP
  { 678,	1,	0,	0,	"FFREE", 0|(1<<TID::UnmodeledSideEffects), 0xc0000802ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #678 = FFREE
  { 679,	5,	0,	0,	"FICOM16m", 0|(1<<TID::UnmodeledSideEffects), 0xde00001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #679 = FICOM16m
  { 680,	5,	0,	0,	"FICOM32m", 0|(1<<TID::UnmodeledSideEffects), 0xda00001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #680 = FICOM32m
  { 681,	5,	0,	0,	"FICOMP16m", 0|(1<<TID::UnmodeledSideEffects), 0xde00001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #681 = FICOMP16m
  { 682,	5,	0,	0,	"FICOMP32m", 0|(1<<TID::UnmodeledSideEffects), 0xda00001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #682 = FICOMP32m
  { 683,	0,	0,	0,	"FINCSTP", 0|(1<<TID::UnmodeledSideEffects), 0xf7000401ULL, NULL, NULL, NULL, 0 },  // Inst #683 = FINCSTP
  { 684,	5,	0,	0,	"FLDCW16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd900001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #684 = FLDCW16m
  { 685,	5,	0,	0,	"FLDENVm", 0|(1<<TID::UnmodeledSideEffects), 0xd900001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #685 = FLDENVm
  { 686,	0,	0,	0,	"FLDL2E", 0|(1<<TID::UnmodeledSideEffects), 0xea000401ULL, NULL, NULL, NULL, 0 },  // Inst #686 = FLDL2E
  { 687,	0,	0,	0,	"FLDL2T", 0|(1<<TID::UnmodeledSideEffects), 0xe9000401ULL, NULL, NULL, NULL, 0 },  // Inst #687 = FLDL2T
  { 688,	0,	0,	0,	"FLDLG2", 0|(1<<TID::UnmodeledSideEffects), 0xec000401ULL, NULL, NULL, NULL, 0 },  // Inst #688 = FLDLG2
  { 689,	0,	0,	0,	"FLDLN2", 0|(1<<TID::UnmodeledSideEffects), 0xed000401ULL, NULL, NULL, NULL, 0 },  // Inst #689 = FLDLN2
  { 690,	0,	0,	0,	"FLDPI", 0|(1<<TID::UnmodeledSideEffects), 0xeb000401ULL, NULL, NULL, NULL, 0 },  // Inst #690 = FLDPI
  { 691,	0,	0,	0,	"FNCLEX", 0|(1<<TID::UnmodeledSideEffects), 0xe2000601ULL, NULL, NULL, NULL, 0 },  // Inst #691 = FNCLEX
  { 692,	0,	0,	0,	"FNINIT", 0|(1<<TID::UnmodeledSideEffects), 0xe3000601ULL, NULL, NULL, NULL, 0 },  // Inst #692 = FNINIT
  { 693,	0,	0,	0,	"FNOP", 0|(1<<TID::UnmodeledSideEffects), 0xd0000401ULL, NULL, NULL, NULL, 0 },  // Inst #693 = FNOP
  { 694,	5,	0,	0,	"FNSTCW16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xd900001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #694 = FNSTCW16m
  { 695,	0,	0,	0,	"FNSTSW8r", 0|(1<<TID::UnmodeledSideEffects), 0xe0000a01ULL, NULL, ImplicitList12, NULL, 0 },  // Inst #695 = FNSTSW8r
  { 696,	5,	1,	0,	"FNSTSWm", 0|(1<<TID::UnmodeledSideEffects), 0xdd00001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #696 = FNSTSWm
  { 697,	6,	0,	0,	"FP32_TO_INT16_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #697 = FP32_TO_INT16_IN_MEM
  { 698,	6,	0,	0,	"FP32_TO_INT32_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #698 = FP32_TO_INT32_IN_MEM
  { 699,	6,	0,	0,	"FP32_TO_INT64_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #699 = FP32_TO_INT64_IN_MEM
  { 700,	6,	0,	0,	"FP64_TO_INT16_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #700 = FP64_TO_INT16_IN_MEM
  { 701,	6,	0,	0,	"FP64_TO_INT32_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #701 = FP64_TO_INT32_IN_MEM
  { 702,	6,	0,	0,	"FP64_TO_INT64_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #702 = FP64_TO_INT64_IN_MEM
  { 703,	6,	0,	0,	"FP80_TO_INT16_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #703 = FP80_TO_INT16_IN_MEM
  { 704,	6,	0,	0,	"FP80_TO_INT32_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #704 = FP80_TO_INT32_IN_MEM
  { 705,	6,	0,	0,	"FP80_TO_INT64_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #705 = FP80_TO_INT64_IN_MEM
  { 706,	0,	0,	0,	"FPATAN", 0|(1<<TID::UnmodeledSideEffects), 0xf3000401ULL, NULL, NULL, NULL, 0 },  // Inst #706 = FPATAN
  { 707,	0,	0,	0,	"FPREM", 0|(1<<TID::UnmodeledSideEffects), 0xf8000401ULL, NULL, NULL, NULL, 0 },  // Inst #707 = FPREM
  { 708,	0,	0,	0,	"FPREM1", 0|(1<<TID::UnmodeledSideEffects), 0xf5000401ULL, NULL, NULL, NULL, 0 },  // Inst #708 = FPREM1
  { 709,	0,	0,	0,	"FPTAN", 0|(1<<TID::UnmodeledSideEffects), 0xf2000401ULL, NULL, NULL, NULL, 0 },  // Inst #709 = FPTAN
  { 710,	0,	0,	0,	"FRNDINT", 0|(1<<TID::UnmodeledSideEffects), 0xfc000401ULL, NULL, NULL, NULL, 0 },  // Inst #710 = FRNDINT
  { 711,	5,	1,	0,	"FRSTORm", 0|(1<<TID::UnmodeledSideEffects), 0xdd00001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #711 = FRSTORm
  { 712,	5,	1,	0,	"FSAVEm", 0|(1<<TID::UnmodeledSideEffects), 0xdd00001eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #712 = FSAVEm
  { 713,	0,	0,	0,	"FSCALE", 0|(1<<TID::UnmodeledSideEffects), 0xfd000401ULL, NULL, NULL, NULL, 0 },  // Inst #713 = FSCALE
  { 714,	0,	0,	0,	"FSINCOS", 0|(1<<TID::UnmodeledSideEffects), 0xfb000401ULL, NULL, NULL, NULL, 0 },  // Inst #714 = FSINCOS
  { 715,	5,	1,	0,	"FSTENVm", 0|(1<<TID::UnmodeledSideEffects), 0xd900001eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #715 = FSTENVm
  { 716,	6,	1,	0,	"FS_MOV32rm", 0|(1<<TID::MayLoad), 0x8b100006ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #716 = FS_MOV32rm
  { 717,	0,	0,	0,	"FS_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0x64000001ULL, NULL, NULL, NULL, 0 },  // Inst #717 = FS_PREFIX
  { 718,	0,	0,	0,	"FXAM", 0|(1<<TID::UnmodeledSideEffects), 0xe5000401ULL, NULL, NULL, NULL, 0 },  // Inst #718 = FXAM
  { 719,	5,	0,	0,	"FXRSTOR", 0|(1<<TID::UnmodeledSideEffects), 0xae000119ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #719 = FXRSTOR
  { 720,	5,	1,	0,	"FXSAVE", 0|(1<<TID::UnmodeledSideEffects), 0xae000118ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #720 = FXSAVE
  { 721,	0,	0,	0,	"FXTRACT", 0|(1<<TID::UnmodeledSideEffects), 0xf4000401ULL, NULL, NULL, NULL, 0 },  // Inst #721 = FXTRACT
  { 722,	0,	0,	0,	"FYL2X", 0|(1<<TID::UnmodeledSideEffects), 0xf1000401ULL, NULL, NULL, NULL, 0 },  // Inst #722 = FYL2X
  { 723,	0,	0,	0,	"FYL2XP1", 0|(1<<TID::UnmodeledSideEffects), 0xf9000401ULL, NULL, NULL, NULL, 0 },  // Inst #723 = FYL2XP1
  { 724,	1,	1,	0,	"FpGET_ST0_32", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, NULL, NULL, OperandInfo111 },  // Inst #724 = FpGET_ST0_32
  { 725,	1,	1,	0,	"FpGET_ST0_64", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, NULL, NULL, OperandInfo112 },  // Inst #725 = FpGET_ST0_64
  { 726,	1,	1,	0,	"FpGET_ST0_80", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, NULL, NULL, OperandInfo113 },  // Inst #726 = FpGET_ST0_80
  { 727,	1,	1,	0,	"FpGET_ST1_32", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, NULL, NULL, OperandInfo111 },  // Inst #727 = FpGET_ST1_32
  { 728,	1,	1,	0,	"FpGET_ST1_64", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, NULL, NULL, OperandInfo112 },  // Inst #728 = FpGET_ST1_64
  { 729,	1,	1,	0,	"FpGET_ST1_80", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, NULL, NULL, OperandInfo113 },  // Inst #729 = FpGET_ST1_80
  { 730,	1,	0,	0,	"FpSET_ST0_32", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, ImplicitList23, NULL, OperandInfo111 },  // Inst #730 = FpSET_ST0_32
  { 731,	1,	0,	0,	"FpSET_ST0_64", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, ImplicitList23, NULL, OperandInfo112 },  // Inst #731 = FpSET_ST0_64
  { 732,	1,	0,	0,	"FpSET_ST0_80", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, ImplicitList23, NULL, OperandInfo113 },  // Inst #732 = FpSET_ST0_80
  { 733,	1,	0,	0,	"FpSET_ST1_32", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, ImplicitList24, NULL, OperandInfo111 },  // Inst #733 = FpSET_ST1_32
  { 734,	1,	0,	0,	"FpSET_ST1_64", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, ImplicitList24, NULL, OperandInfo112 },  // Inst #734 = FpSET_ST1_64
  { 735,	1,	0,	0,	"FpSET_ST1_80", 0|(1<<TID::UnmodeledSideEffects), 0x70000ULL, NULL, ImplicitList24, NULL, OperandInfo113 },  // Inst #735 = FpSET_ST1_80
  { 736,	7,	1,	0,	"FsANDNPDrm", 0|(1<<TID::MayLoad), 0x55800146ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #736 = FsANDNPDrm
  { 737,	3,	1,	0,	"FsANDNPDrr", 0, 0x55800145ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #737 = FsANDNPDrr
  { 738,	7,	1,	0,	"FsANDNPSrm", 0|(1<<TID::MayLoad), 0x55400106ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #738 = FsANDNPSrm
  { 739,	3,	1,	0,	"FsANDNPSrr", 0, 0x55400105ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #739 = FsANDNPSrr
  { 740,	7,	1,	0,	"FsANDPDrm", 0|(1<<TID::MayLoad), 0x54800146ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #740 = FsANDPDrm
  { 741,	3,	1,	0,	"FsANDPDrr", 0|(1<<TID::Commutable), 0x54800145ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #741 = FsANDPDrr
  { 742,	7,	1,	0,	"FsANDPSrm", 0|(1<<TID::MayLoad), 0x54400106ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #742 = FsANDPSrm
  { 743,	3,	1,	0,	"FsANDPSrr", 0|(1<<TID::Commutable), 0x54400105ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #743 = FsANDPSrr
  { 744,	1,	1,	0,	"FsFLD0SD", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xef000160ULL, NULL, NULL, NULL, OperandInfo114 },  // Inst #744 = FsFLD0SD
  { 745,	1,	1,	0,	"FsFLD0SS", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xef000160ULL, NULL, NULL, NULL, OperandInfo115 },  // Inst #745 = FsFLD0SS
  { 746,	6,	1,	0,	"FsMOVAPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x28800146ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #746 = FsMOVAPDrm
  { 747,	2,	1,	0,	"FsMOVAPDrr", 0, 0x28800145ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #747 = FsMOVAPDrr
  { 748,	6,	1,	0,	"FsMOVAPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x28400106ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #748 = FsMOVAPSrm
  { 749,	2,	1,	0,	"FsMOVAPSrr", 0, 0x28400105ULL, NULL, NULL, NULL, OperandInfo117 },  // Inst #749 = FsMOVAPSrr
  { 750,	7,	1,	0,	"FsORPDrm", 0|(1<<TID::MayLoad), 0x56800146ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #750 = FsORPDrm
  { 751,	3,	1,	0,	"FsORPDrr", 0|(1<<TID::Commutable), 0x56800145ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #751 = FsORPDrr
  { 752,	7,	1,	0,	"FsORPSrm", 0|(1<<TID::MayLoad), 0x56400106ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #752 = FsORPSrm
  { 753,	3,	1,	0,	"FsORPSrr", 0|(1<<TID::Commutable), 0x56400105ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #753 = FsORPSrr
  { 754,	7,	1,	0,	"FsXORPDrm", 0|(1<<TID::MayLoad), 0x57800146ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #754 = FsXORPDrm
  { 755,	3,	1,	0,	"FsXORPDrr", 0|(1<<TID::Commutable), 0x57800145ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #755 = FsXORPDrr
  { 756,	7,	1,	0,	"FsXORPSrm", 0|(1<<TID::MayLoad), 0x57400106ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #756 = FsXORPSrm
  { 757,	3,	1,	0,	"FsXORPSrr", 0|(1<<TID::Commutable), 0x57400105ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #757 = FsXORPSrr
  { 758,	6,	1,	0,	"GS_MOV32rm", 0|(1<<TID::MayLoad), 0x8b200006ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #758 = GS_MOV32rm
  { 759,	0,	0,	0,	"GS_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0x65000001ULL, NULL, NULL, NULL, 0 },  // Inst #759 = GS_PREFIX
  { 760,	7,	1,	0,	"HADDPDrm", 0|(1<<TID::MayLoad), 0x7c800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #760 = HADDPDrm
  { 761,	3,	1,	0,	"HADDPDrr", 0, 0x7c800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #761 = HADDPDrr
  { 762,	7,	1,	0,	"HADDPSrm", 0|(1<<TID::MayLoad), 0x7c800b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #762 = HADDPSrm
  { 763,	3,	1,	0,	"HADDPSrr", 0, 0x7c800b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #763 = HADDPSrr
  { 764,	0,	0,	0,	"HLT", 0|(1<<TID::UnmodeledSideEffects), 0xf4000001ULL, NULL, NULL, NULL, 0 },  // Inst #764 = HLT
  { 765,	7,	1,	0,	"HSUBPDrm", 0|(1<<TID::MayLoad), 0x7d800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #765 = HSUBPDrm
  { 766,	3,	1,	0,	"HSUBPDrr", 0, 0x7d800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #766 = HSUBPDrr
  { 767,	7,	1,	0,	"HSUBPSrm", 0|(1<<TID::MayLoad), 0x7d800b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #767 = HSUBPSrm
  { 768,	3,	1,	0,	"HSUBPSrr", 0, 0x7d800b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #768 = HSUBPSrr
  { 769,	5,	0,	0,	"IDIV16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf700005fULL, ImplicitList20, ImplicitList21, Barriers1, OperandInfo34 },  // Inst #769 = IDIV16m
  { 770,	1,	0,	0,	"IDIV16r", 0|(1<<TID::UnmodeledSideEffects), 0xf7000057ULL, ImplicitList20, ImplicitList21, Barriers1, OperandInfo104 },  // Inst #770 = IDIV16r
  { 771,	5,	0,	0,	"IDIV32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf700001fULL, ImplicitList14, ImplicitList18, Barriers6, OperandInfo34 },  // Inst #771 = IDIV32m
  { 772,	1,	0,	0,	"IDIV32r", 0|(1<<TID::UnmodeledSideEffects), 0xf7000017ULL, ImplicitList14, ImplicitList18, Barriers6, OperandInfo64 },  // Inst #772 = IDIV32r
  { 773,	5,	0,	0,	"IDIV64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf700101fULL, ImplicitList19, ImplicitList17, Barriers1, OperandInfo34 },  // Inst #773 = IDIV64m
  { 774,	1,	0,	0,	"IDIV64r", 0|(1<<TID::UnmodeledSideEffects), 0xf7001017ULL, ImplicitList19, ImplicitList17, Barriers1, OperandInfo65 },  // Inst #774 = IDIV64r
  { 775,	5,	0,	0,	"IDIV8m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xf600001fULL, ImplicitList12, ImplicitList22, Barriers1, OperandInfo34 },  // Inst #775 = IDIV8m
  { 776,	1,	0,	0,	"IDIV8r", 0|(1<<TID::UnmodeledSideEffects), 0xf6000017ULL, ImplicitList12, ImplicitList22, Barriers1, OperandInfo105 },  // Inst #776 = IDIV8r
  { 777,	5,	0,	0,	"ILD_F16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdf000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #777 = ILD_F16m
  { 778,	5,	0,	0,	"ILD_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdb000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #778 = ILD_F32m
  { 779,	5,	0,	0,	"ILD_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdf00001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #779 = ILD_F64m
  { 780,	6,	1,	0,	"ILD_Fp16m32", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo118 },  // Inst #780 = ILD_Fp16m32
  { 781,	6,	1,	0,	"ILD_Fp16m64", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo119 },  // Inst #781 = ILD_Fp16m64
  { 782,	6,	1,	0,	"ILD_Fp16m80", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo120 },  // Inst #782 = ILD_Fp16m80
  { 783,	6,	1,	0,	"ILD_Fp32m32", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo118 },  // Inst #783 = ILD_Fp32m32
  { 784,	6,	1,	0,	"ILD_Fp32m64", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo119 },  // Inst #784 = ILD_Fp32m64
  { 785,	6,	1,	0,	"ILD_Fp32m80", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo120 },  // Inst #785 = ILD_Fp32m80
  { 786,	6,	1,	0,	"ILD_Fp64m32", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo118 },  // Inst #786 = ILD_Fp64m32
  { 787,	6,	1,	0,	"ILD_Fp64m64", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo119 },  // Inst #787 = ILD_Fp64m64
  { 788,	6,	1,	0,	"ILD_Fp64m80", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo120 },  // Inst #788 = ILD_Fp64m80
  { 789,	5,	0,	0,	"IMUL16m", 0|(1<<TID::MayLoad), 0xf700005dULL, ImplicitList12, ImplicitList21, Barriers1, OperandInfo34 },  // Inst #789 = IMUL16m
  { 790,	1,	0,	0,	"IMUL16r", 0, 0xf7000055ULL, ImplicitList12, ImplicitList21, Barriers1, OperandInfo104 },  // Inst #790 = IMUL16r
  { 791,	7,	1,	0,	"IMUL16rm", 0|(1<<TID::MayLoad), 0xaf000146ULL, NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #791 = IMUL16rm
  { 792,	7,	1,	0,	"IMUL16rmi", 0|(1<<TID::MayLoad), 0x69006046ULL, NULL, ImplicitList1, Barriers1, OperandInfo121 },  // Inst #792 = IMUL16rmi
  { 793,	7,	1,	0,	"IMUL16rmi8", 0|(1<<TID::MayLoad), 0x6b002046ULL, NULL, ImplicitList1, Barriers1, OperandInfo121 },  // Inst #793 = IMUL16rmi8
  { 794,	3,	1,	0,	"IMUL16rr", 0|(1<<TID::Commutable), 0xaf000145ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #794 = IMUL16rr
  { 795,	3,	1,	0,	"IMUL16rri", 0, 0x69006045ULL, NULL, ImplicitList1, Barriers1, OperandInfo122 },  // Inst #795 = IMUL16rri
  { 796,	3,	1,	0,	"IMUL16rri8", 0, 0x6b002045ULL, NULL, ImplicitList1, Barriers1, OperandInfo122 },  // Inst #796 = IMUL16rri8
  { 797,	5,	0,	0,	"IMUL32m", 0|(1<<TID::MayLoad), 0xf700001dULL, ImplicitList13, ImplicitList18, Barriers6, OperandInfo34 },  // Inst #797 = IMUL32m
  { 798,	1,	0,	0,	"IMUL32r", 0, 0xf7000015ULL, ImplicitList13, ImplicitList18, Barriers6, OperandInfo64 },  // Inst #798 = IMUL32r
  { 799,	7,	1,	0,	"IMUL32rm", 0|(1<<TID::MayLoad), 0xaf000106ULL, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #799 = IMUL32rm
  { 800,	7,	1,	0,	"IMUL32rmi", 0|(1<<TID::MayLoad), 0x6900a006ULL, NULL, ImplicitList1, Barriers1, OperandInfo123 },  // Inst #800 = IMUL32rmi
  { 801,	7,	1,	0,	"IMUL32rmi8", 0|(1<<TID::MayLoad), 0x6b002006ULL, NULL, ImplicitList1, Barriers1, OperandInfo123 },  // Inst #801 = IMUL32rmi8
  { 802,	3,	1,	0,	"IMUL32rr", 0|(1<<TID::Commutable), 0xaf000105ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #802 = IMUL32rr
  { 803,	3,	1,	0,	"IMUL32rri", 0, 0x6900a005ULL, NULL, ImplicitList1, Barriers1, OperandInfo124 },  // Inst #803 = IMUL32rri
  { 804,	3,	1,	0,	"IMUL32rri8", 0, 0x6b002005ULL, NULL, ImplicitList1, Barriers1, OperandInfo124 },  // Inst #804 = IMUL32rri8
  { 805,	5,	0,	0,	"IMUL64m", 0|(1<<TID::MayLoad), 0xf700101dULL, ImplicitList15, ImplicitList17, Barriers1, OperandInfo34 },  // Inst #805 = IMUL64m
  { 806,	1,	0,	0,	"IMUL64r", 0, 0xf7001015ULL, ImplicitList15, ImplicitList17, Barriers1, OperandInfo65 },  // Inst #806 = IMUL64r
  { 807,	7,	1,	0,	"IMUL64rm", 0|(1<<TID::MayLoad), 0xaf001106ULL, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #807 = IMUL64rm
  { 808,	7,	1,	0,	"IMUL64rmi32", 0|(1<<TID::MayLoad), 0x6900b006ULL, NULL, ImplicitList1, Barriers1, OperandInfo125 },  // Inst #808 = IMUL64rmi32
  { 809,	7,	1,	0,	"IMUL64rmi8", 0|(1<<TID::MayLoad), 0x6b003006ULL, NULL, ImplicitList1, Barriers1, OperandInfo125 },  // Inst #809 = IMUL64rmi8
  { 810,	3,	1,	0,	"IMUL64rr", 0|(1<<TID::Commutable), 0xaf001105ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #810 = IMUL64rr
  { 811,	3,	1,	0,	"IMUL64rri32", 0, 0x6900b005ULL, NULL, ImplicitList1, Barriers1, OperandInfo126 },  // Inst #811 = IMUL64rri32
  { 812,	3,	1,	0,	"IMUL64rri8", 0, 0x6b003005ULL, NULL, ImplicitList1, Barriers1, OperandInfo126 },  // Inst #812 = IMUL64rri8
  { 813,	5,	0,	0,	"IMUL8m", 0|(1<<TID::MayLoad), 0xf600001dULL, ImplicitList11, ImplicitList22, Barriers1, OperandInfo34 },  // Inst #813 = IMUL8m
  { 814,	1,	0,	0,	"IMUL8r", 0, 0xf6000015ULL, ImplicitList11, ImplicitList22, Barriers1, OperandInfo105 },  // Inst #814 = IMUL8r
  { 815,	0,	0,	0,	"IN16", 0|(1<<TID::UnmodeledSideEffects), 0x6d000041ULL, NULL, NULL, NULL, 0 },  // Inst #815 = IN16
  { 816,	1,	0,	0,	"IN16ri", 0|(1<<TID::UnmodeledSideEffects), 0xe5002041ULL, NULL, ImplicitList12, NULL, OperandInfo2 },  // Inst #816 = IN16ri
  { 817,	0,	0,	0,	"IN16rr", 0|(1<<TID::UnmodeledSideEffects), 0xed000041ULL, ImplicitList25, ImplicitList12, NULL, 0 },  // Inst #817 = IN16rr
  { 818,	0,	0,	0,	"IN32", 0|(1<<TID::UnmodeledSideEffects), 0x6d000001ULL, NULL, NULL, NULL, 0 },  // Inst #818 = IN32
  { 819,	1,	0,	0,	"IN32ri", 0|(1<<TID::UnmodeledSideEffects), 0xe5002001ULL, NULL, ImplicitList13, NULL, OperandInfo2 },  // Inst #819 = IN32ri
  { 820,	0,	0,	0,	"IN32rr", 0|(1<<TID::UnmodeledSideEffects), 0xed000001ULL, ImplicitList25, ImplicitList13, NULL, 0 },  // Inst #820 = IN32rr
  { 821,	0,	0,	0,	"IN8", 0|(1<<TID::UnmodeledSideEffects), 0x6c000001ULL, NULL, NULL, NULL, 0 },  // Inst #821 = IN8
  { 822,	1,	0,	0,	"IN8ri", 0|(1<<TID::UnmodeledSideEffects), 0xe4002001ULL, NULL, ImplicitList11, NULL, OperandInfo2 },  // Inst #822 = IN8ri
  { 823,	0,	0,	0,	"IN8rr", 0|(1<<TID::UnmodeledSideEffects), 0xec000001ULL, ImplicitList25, ImplicitList11, NULL, 0 },  // Inst #823 = IN8rr
  { 824,	5,	0,	0,	"INC16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000058ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #824 = INC16m
  { 825,	2,	1,	0,	"INC16r", 0|(1<<TID::ConvertibleTo3Addr), 0x40000042ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #825 = INC16r
  { 826,	5,	0,	0,	"INC32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #826 = INC32m
  { 827,	2,	1,	0,	"INC32r", 0|(1<<TID::ConvertibleTo3Addr), 0x40000002ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #827 = INC32r
  { 828,	5,	0,	0,	"INC64_16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000058ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #828 = INC64_16m
  { 829,	2,	1,	0,	"INC64_16r", 0|(1<<TID::ConvertibleTo3Addr), 0xff000050ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #829 = INC64_16r
  { 830,	5,	0,	0,	"INC64_32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff000018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #830 = INC64_32m
  { 831,	2,	1,	0,	"INC64_32r", 0|(1<<TID::ConvertibleTo3Addr), 0xff000010ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #831 = INC64_32r
  { 832,	5,	0,	0,	"INC64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xff001018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #832 = INC64m
  { 833,	2,	1,	0,	"INC64r", 0|(1<<TID::ConvertibleTo3Addr), 0xff001010ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #833 = INC64r
  { 834,	5,	0,	0,	"INC8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xfe000018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #834 = INC8m
  { 835,	2,	1,	0,	"INC8r", 0, 0xfe000010ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #835 = INC8r
  { 836,	8,	1,	0,	"INSERTPSrm", 0|(1<<TID::MayLoad), 0x21c02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #836 = INSERTPSrm
  { 837,	4,	1,	0,	"INSERTPSrr", 0, 0x21c02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #837 = INSERTPSrr
  { 838,	1,	0,	0,	"INT", 0|(1<<TID::UnmodeledSideEffects), 0xcd002001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #838 = INT
  { 839,	0,	0,	0,	"INT3", 0|(1<<TID::UnmodeledSideEffects), 0xcc000001ULL, NULL, NULL, NULL, 0 },  // Inst #839 = INT3
  { 840,	0,	0,	0,	"INTO", 0|(1<<TID::UnmodeledSideEffects), 0xce000001ULL, NULL, NULL, NULL, 0 },  // Inst #840 = INTO
  { 841,	0,	0,	0,	"INVD", 0|(1<<TID::UnmodeledSideEffects), 0x8000101ULL, NULL, NULL, NULL, 0 },  // Inst #841 = INVD
  { 842,	0,	0,	0,	"INVEPT", 0|(1<<TID::UnmodeledSideEffects), 0x80000d41ULL, NULL, NULL, NULL, 0 },  // Inst #842 = INVEPT
  { 843,	5,	0,	0,	"INVLPG", 0|(1<<TID::UnmodeledSideEffects), 0x100011fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #843 = INVLPG
  { 844,	0,	0,	0,	"INVVPID", 0|(1<<TID::UnmodeledSideEffects), 0x81000d41ULL, NULL, NULL, NULL, 0 },  // Inst #844 = INVVPID
  { 845,	0,	0,	0,	"IRET16", 0|(1<<TID::UnmodeledSideEffects), 0xcf000041ULL, NULL, NULL, NULL, 0 },  // Inst #845 = IRET16
  { 846,	0,	0,	0,	"IRET32", 0|(1<<TID::UnmodeledSideEffects), 0xcf000001ULL, NULL, NULL, NULL, 0 },  // Inst #846 = IRET32
  { 847,	0,	0,	0,	"IRET64", 0|(1<<TID::UnmodeledSideEffects), 0xcf001001ULL, NULL, NULL, NULL, 0 },  // Inst #847 = IRET64
  { 848,	5,	0,	0,	"ISTT_FP16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdf000019ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #848 = ISTT_FP16m
  { 849,	5,	0,	0,	"ISTT_FP32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdb000019ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #849 = ISTT_FP32m
  { 850,	5,	0,	0,	"ISTT_FP64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdd000019ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #850 = ISTT_FP64m
  { 851,	6,	0,	0,	"ISTT_Fp16m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #851 = ISTT_Fp16m32
  { 852,	6,	0,	0,	"ISTT_Fp16m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #852 = ISTT_Fp16m64
  { 853,	6,	0,	0,	"ISTT_Fp16m80", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #853 = ISTT_Fp16m80
  { 854,	6,	0,	0,	"ISTT_Fp32m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #854 = ISTT_Fp32m32
  { 855,	6,	0,	0,	"ISTT_Fp32m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #855 = ISTT_Fp32m64
  { 856,	6,	0,	0,	"ISTT_Fp32m80", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #856 = ISTT_Fp32m80
  { 857,	6,	0,	0,	"ISTT_Fp64m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #857 = ISTT_Fp64m32
  { 858,	6,	0,	0,	"ISTT_Fp64m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #858 = ISTT_Fp64m64
  { 859,	6,	0,	0,	"ISTT_Fp64m80", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #859 = ISTT_Fp64m80
  { 860,	5,	0,	0,	"IST_F16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdf00001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #860 = IST_F16m
  { 861,	5,	0,	0,	"IST_F32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdb00001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #861 = IST_F32m
  { 862,	5,	0,	0,	"IST_FP16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdf00001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #862 = IST_FP16m
  { 863,	5,	0,	0,	"IST_FP32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdb00001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #863 = IST_FP32m
  { 864,	5,	0,	0,	"IST_FP64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdf00001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #864 = IST_FP64m
  { 865,	6,	0,	0,	"IST_Fp16m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #865 = IST_Fp16m32
  { 866,	6,	0,	0,	"IST_Fp16m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #866 = IST_Fp16m64
  { 867,	6,	0,	0,	"IST_Fp16m80", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #867 = IST_Fp16m80
  { 868,	6,	0,	0,	"IST_Fp32m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #868 = IST_Fp32m32
  { 869,	6,	0,	0,	"IST_Fp32m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #869 = IST_Fp32m64
  { 870,	6,	0,	0,	"IST_Fp32m80", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #870 = IST_Fp32m80
  { 871,	6,	0,	0,	"IST_Fp64m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #871 = IST_Fp64m32
  { 872,	6,	0,	0,	"IST_Fp64m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #872 = IST_Fp64m64
  { 873,	6,	0,	0,	"IST_Fp64m80", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #873 = IST_Fp64m80
  { 874,	8,	1,	0,	"Int_CMPSDrm", 0|(1<<TID::MayLoad), 0xc2002b06ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #874 = Int_CMPSDrm
  { 875,	4,	1,	0,	"Int_CMPSDrr", 0, 0xc2002b05ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #875 = Int_CMPSDrr
  { 876,	8,	1,	0,	"Int_CMPSSrm", 0|(1<<TID::MayLoad), 0xc2002c06ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #876 = Int_CMPSSrm
  { 877,	4,	1,	0,	"Int_CMPSSrr", 0, 0xc2002c05ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #877 = Int_CMPSSrr
  { 878,	6,	0,	0,	"Int_COMISDrm", 0|(1<<TID::MayLoad), 0x2f800146ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #878 = Int_COMISDrm
  { 879,	2,	0,	0,	"Int_COMISDrr", 0, 0x2f800145ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #879 = Int_COMISDrr
  { 880,	6,	0,	0,	"Int_COMISSrm", 0|(1<<TID::MayLoad), 0x2f400106ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #880 = Int_COMISSrm
  { 881,	2,	0,	0,	"Int_COMISSrr", 0, 0x2f400105ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #881 = Int_COMISSrr
  { 882,	6,	1,	0,	"Int_CVTDQ2PDrm", 0|(1<<TID::MayLoad), 0xe6000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #882 = Int_CVTDQ2PDrm
  { 883,	2,	1,	0,	"Int_CVTDQ2PDrr", 0, 0xe6000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #883 = Int_CVTDQ2PDrr
  { 884,	6,	1,	0,	"Int_CVTDQ2PSrm", 0|(1<<TID::MayLoad), 0x5b000106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #884 = Int_CVTDQ2PSrm
  { 885,	2,	1,	0,	"Int_CVTDQ2PSrr", 0, 0x5b000105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #885 = Int_CVTDQ2PSrr
  { 886,	6,	1,	0,	"Int_CVTPD2DQrm", 0|(1<<TID::MayLoad), 0xe6000b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #886 = Int_CVTPD2DQrm
  { 887,	2,	1,	0,	"Int_CVTPD2DQrr", 0, 0xe6000b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #887 = Int_CVTPD2DQrr
  { 888,	6,	1,	0,	"Int_CVTPD2PIrm", 0|(1<<TID::MayLoad), 0x2d800146ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #888 = Int_CVTPD2PIrm
  { 889,	2,	1,	0,	"Int_CVTPD2PIrr", 0, 0x2d800145ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #889 = Int_CVTPD2PIrr
  { 890,	6,	1,	0,	"Int_CVTPD2PSrm", 0|(1<<TID::MayLoad), 0x5a800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #890 = Int_CVTPD2PSrm
  { 891,	2,	1,	0,	"Int_CVTPD2PSrr", 0, 0x5a800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #891 = Int_CVTPD2PSrr
  { 892,	6,	1,	0,	"Int_CVTPI2PDrm", 0|(1<<TID::MayLoad), 0x2a800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #892 = Int_CVTPI2PDrm
  { 893,	2,	1,	0,	"Int_CVTPI2PDrr", 0, 0x2a800145ULL, NULL, NULL, NULL, OperandInfo129 },  // Inst #893 = Int_CVTPI2PDrr
  { 894,	7,	1,	0,	"Int_CVTPI2PSrm", 0|(1<<TID::MayLoad), 0x2a400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #894 = Int_CVTPI2PSrm
  { 895,	3,	1,	0,	"Int_CVTPI2PSrr", 0, 0x2a400105ULL, NULL, NULL, NULL, OperandInfo130 },  // Inst #895 = Int_CVTPI2PSrr
  { 896,	6,	1,	0,	"Int_CVTPS2DQrm", 0|(1<<TID::MayLoad), 0x5b800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #896 = Int_CVTPS2DQrm
  { 897,	2,	1,	0,	"Int_CVTPS2DQrr", 0, 0x5b800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #897 = Int_CVTPS2DQrr
  { 898,	6,	1,	0,	"Int_CVTPS2PDrm", 0|(1<<TID::MayLoad), 0x5a000106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #898 = Int_CVTPS2PDrm
  { 899,	2,	1,	0,	"Int_CVTPS2PDrr", 0, 0x5a000105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #899 = Int_CVTPS2PDrr
  { 900,	6,	1,	0,	"Int_CVTPS2PIrm", 0|(1<<TID::MayLoad), 0x2d400106ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #900 = Int_CVTPS2PIrm
  { 901,	2,	1,	0,	"Int_CVTPS2PIrr", 0, 0x2d400105ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #901 = Int_CVTPS2PIrr
  { 902,	6,	1,	0,	"Int_CVTSD2SI64rm", 0|(1<<TID::MayLoad), 0x2d001b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #902 = Int_CVTSD2SI64rm
  { 903,	2,	1,	0,	"Int_CVTSD2SI64rr", 0, 0x2d001b05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #903 = Int_CVTSD2SI64rr
  { 904,	6,	1,	0,	"Int_CVTSD2SIrm", 0|(1<<TID::MayLoad), 0x2d000b06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #904 = Int_CVTSD2SIrm
  { 905,	2,	1,	0,	"Int_CVTSD2SIrr", 0, 0x2d000b05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #905 = Int_CVTSD2SIrr
  { 906,	7,	1,	0,	"Int_CVTSD2SSrm", 0|(1<<TID::MayLoad), 0x5a000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #906 = Int_CVTSD2SSrm
  { 907,	3,	1,	0,	"Int_CVTSD2SSrr", 0, 0x5a000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #907 = Int_CVTSD2SSrr
  { 908,	7,	1,	0,	"Int_CVTSI2SD64rm", 0|(1<<TID::MayLoad), 0x2a001b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #908 = Int_CVTSI2SD64rm
  { 909,	3,	1,	0,	"Int_CVTSI2SD64rr", 0, 0x2a001b05ULL, NULL, NULL, NULL, OperandInfo132 },  // Inst #909 = Int_CVTSI2SD64rr
  { 910,	7,	1,	0,	"Int_CVTSI2SDrm", 0|(1<<TID::MayLoad), 0x2a000b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #910 = Int_CVTSI2SDrm
  { 911,	3,	1,	0,	"Int_CVTSI2SDrr", 0, 0x2a000b05ULL, NULL, NULL, NULL, OperandInfo133 },  // Inst #911 = Int_CVTSI2SDrr
  { 912,	7,	1,	0,	"Int_CVTSI2SS64rm", 0|(1<<TID::MayLoad), 0x2a001c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #912 = Int_CVTSI2SS64rm
  { 913,	3,	1,	0,	"Int_CVTSI2SS64rr", 0, 0x2a001c05ULL, NULL, NULL, NULL, OperandInfo132 },  // Inst #913 = Int_CVTSI2SS64rr
  { 914,	7,	1,	0,	"Int_CVTSI2SSrm", 0|(1<<TID::MayLoad), 0x2a000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #914 = Int_CVTSI2SSrm
  { 915,	3,	1,	0,	"Int_CVTSI2SSrr", 0, 0x2a000c05ULL, NULL, NULL, NULL, OperandInfo133 },  // Inst #915 = Int_CVTSI2SSrr
  { 916,	7,	1,	0,	"Int_CVTSS2SDrm", 0|(1<<TID::MayLoad), 0x5a000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #916 = Int_CVTSS2SDrm
  { 917,	3,	1,	0,	"Int_CVTSS2SDrr", 0, 0x5a000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #917 = Int_CVTSS2SDrr
  { 918,	6,	1,	0,	"Int_CVTSS2SI64rm", 0|(1<<TID::MayLoad), 0x2d001c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #918 = Int_CVTSS2SI64rm
  { 919,	2,	1,	0,	"Int_CVTSS2SI64rr", 0, 0x2d001c05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #919 = Int_CVTSS2SI64rr
  { 920,	6,	1,	0,	"Int_CVTSS2SIrm", 0|(1<<TID::MayLoad), 0x2d000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #920 = Int_CVTSS2SIrm
  { 921,	2,	1,	0,	"Int_CVTSS2SIrr", 0, 0x2d000c05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #921 = Int_CVTSS2SIrr
  { 922,	6,	1,	0,	"Int_CVTTPD2DQrm", 0|(1<<TID::MayLoad), 0xe6800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #922 = Int_CVTTPD2DQrm
  { 923,	2,	1,	0,	"Int_CVTTPD2DQrr", 0, 0xe6800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #923 = Int_CVTTPD2DQrr
  { 924,	6,	1,	0,	"Int_CVTTPD2PIrm", 0|(1<<TID::MayLoad), 0x2c800146ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #924 = Int_CVTTPD2PIrm
  { 925,	2,	1,	0,	"Int_CVTTPD2PIrr", 0, 0x2c800145ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #925 = Int_CVTTPD2PIrr
  { 926,	6,	1,	0,	"Int_CVTTPS2DQrm", 0|(1<<TID::MayLoad), 0x5b000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #926 = Int_CVTTPS2DQrm
  { 927,	2,	1,	0,	"Int_CVTTPS2DQrr", 0, 0x5b000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #927 = Int_CVTTPS2DQrr
  { 928,	6,	1,	0,	"Int_CVTTPS2PIrm", 0|(1<<TID::MayLoad), 0x2c400106ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #928 = Int_CVTTPS2PIrm
  { 929,	2,	1,	0,	"Int_CVTTPS2PIrr", 0, 0x2c400105ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #929 = Int_CVTTPS2PIrr
  { 930,	6,	1,	0,	"Int_CVTTSD2SI64rm", 0|(1<<TID::MayLoad), 0x2c001b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #930 = Int_CVTTSD2SI64rm
  { 931,	2,	1,	0,	"Int_CVTTSD2SI64rr", 0, 0x2c001b05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #931 = Int_CVTTSD2SI64rr
  { 932,	6,	1,	0,	"Int_CVTTSD2SIrm", 0|(1<<TID::MayLoad), 0x2c000b06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #932 = Int_CVTTSD2SIrm
  { 933,	2,	1,	0,	"Int_CVTTSD2SIrr", 0, 0x2c000b05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #933 = Int_CVTTSD2SIrr
  { 934,	6,	1,	0,	"Int_CVTTSS2SI64rm", 0|(1<<TID::MayLoad), 0x2c001c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #934 = Int_CVTTSS2SI64rm
  { 935,	2,	1,	0,	"Int_CVTTSS2SI64rr", 0, 0x2c001c05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #935 = Int_CVTTSS2SI64rr
  { 936,	6,	1,	0,	"Int_CVTTSS2SIrm", 0|(1<<TID::MayLoad), 0x2c000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #936 = Int_CVTTSS2SIrm
  { 937,	2,	1,	0,	"Int_CVTTSS2SIrr", 0, 0x2c000c05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #937 = Int_CVTTSS2SIrr
  { 938,	0,	0,	0,	"Int_MemBarrier", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #938 = Int_MemBarrier
  { 939,	1,	0,	0,	"Int_MemBarrierNoSSE", 0|(1<<TID::UnmodeledSideEffects), 0x9080011ULL, NULL, ImplicitList2, NULL, OperandInfo64 },  // Inst #939 = Int_MemBarrierNoSSE
  { 940,	1,	0,	0,	"Int_MemBarrierNoSSE64", 0|(1<<TID::UnmodeledSideEffects), 0x9081011ULL, NULL, ImplicitList2, NULL, OperandInfo65 },  // Inst #940 = Int_MemBarrierNoSSE64
  { 941,	6,	0,	0,	"Int_UCOMISDrm", 0|(1<<TID::MayLoad), 0x2e800146ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #941 = Int_UCOMISDrm
  { 942,	2,	0,	0,	"Int_UCOMISDrr", 0, 0x2e800145ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #942 = Int_UCOMISDrr
  { 943,	6,	0,	0,	"Int_UCOMISSrm", 0|(1<<TID::MayLoad), 0x2e400106ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #943 = Int_UCOMISSrm
  { 944,	2,	0,	0,	"Int_UCOMISSrr", 0, 0x2e400105ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #944 = Int_UCOMISSrr
  { 945,	8,	1,	0,	"Int_VCMPSDrm", 0|(1<<TID::MayLoad), 0x5c2002b06ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #945 = Int_VCMPSDrm
  { 946,	4,	1,	0,	"Int_VCMPSDrr", 0, 0x5c2002b05ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #946 = Int_VCMPSDrr
  { 947,	8,	1,	0,	"Int_VCMPSSrm", 0|(1<<TID::MayLoad), 0x5c2002c06ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #947 = Int_VCMPSSrm
  { 948,	4,	1,	0,	"Int_VCMPSSrr", 0, 0x5c2002c05ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #948 = Int_VCMPSSrr
  { 949,	6,	0,	0,	"Int_VCOMISDrm", 0|(1<<TID::MayLoad), 0x12f800046ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #949 = Int_VCOMISDrm
  { 950,	2,	0,	0,	"Int_VCOMISDrr", 0, 0x12f800045ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #950 = Int_VCOMISDrr
  { 951,	6,	0,	0,	"Int_VCOMISSrm", 0|(1<<TID::MayLoad), 0x12f400006ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #951 = Int_VCOMISSrm
  { 952,	2,	0,	0,	"Int_VCOMISSrr", 0, 0x12f400005ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #952 = Int_VCOMISSrr
  { 953,	6,	1,	0,	"Int_VCVTDQ2PDrm", 0|(1<<TID::MayLoad), 0x1e6000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #953 = Int_VCVTDQ2PDrm
  { 954,	2,	1,	0,	"Int_VCVTDQ2PDrr", 0, 0x1e6000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #954 = Int_VCVTDQ2PDrr
  { 955,	6,	1,	0,	"Int_VCVTDQ2PSrm", 0|(1<<TID::MayLoad), 0x15b000106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #955 = Int_VCVTDQ2PSrm
  { 956,	2,	1,	0,	"Int_VCVTDQ2PSrr", 0, 0x15b000105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #956 = Int_VCVTDQ2PSrr
  { 957,	6,	1,	0,	"Int_VCVTPD2DQrm", 0|(1<<TID::MayLoad), 0x1e6000b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #957 = Int_VCVTPD2DQrm
  { 958,	2,	1,	0,	"Int_VCVTPD2DQrr", 0, 0x1e6000b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #958 = Int_VCVTPD2DQrr
  { 959,	6,	1,	0,	"Int_VCVTPD2PSrm", 0|(1<<TID::MayLoad), 0x5a800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #959 = Int_VCVTPD2PSrm
  { 960,	2,	1,	0,	"Int_VCVTPD2PSrr", 0, 0x5a800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #960 = Int_VCVTPD2PSrr
  { 961,	6,	1,	0,	"Int_VCVTPS2DQrm", 0|(1<<TID::MayLoad), 0x15b800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #961 = Int_VCVTPS2DQrm
  { 962,	2,	1,	0,	"Int_VCVTPS2DQrr", 0, 0x15b800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #962 = Int_VCVTPS2DQrr
  { 963,	6,	1,	0,	"Int_VCVTPS2PDrm", 0|(1<<TID::MayLoad), 0x15a000006ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #963 = Int_VCVTPS2PDrm
  { 964,	2,	1,	0,	"Int_VCVTPS2PDrr", 0, 0x15a000005ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #964 = Int_VCVTPS2PDrr
  { 965,	6,	1,	0,	"Int_VCVTSD2SI64rm", 0|(1<<TID::MayLoad), 0x32d000b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #965 = Int_VCVTSD2SI64rm
  { 966,	2,	1,	0,	"Int_VCVTSD2SI64rr", 0, 0x32d000b05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #966 = Int_VCVTSD2SI64rr
  { 967,	6,	1,	0,	"Int_VCVTSD2SIrm", 0|(1<<TID::MayLoad), 0x12d000b06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #967 = Int_VCVTSD2SIrm
  { 968,	2,	1,	0,	"Int_VCVTSD2SIrr", 0, 0x12d000b05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #968 = Int_VCVTSD2SIrr
  { 969,	7,	1,	0,	"Int_VCVTSD2SSrm", 0|(1<<TID::MayLoad), 0x55a000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #969 = Int_VCVTSD2SSrm
  { 970,	3,	1,	0,	"Int_VCVTSD2SSrr", 0, 0x55a000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #970 = Int_VCVTSD2SSrr
  { 971,	7,	1,	0,	"Int_VCVTSI2SD64rm", 0|(1<<TID::MayLoad), 0x72a000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #971 = Int_VCVTSI2SD64rm
  { 972,	3,	1,	0,	"Int_VCVTSI2SD64rr", 0, 0x72a000b05ULL, NULL, NULL, NULL, OperandInfo137 },  // Inst #972 = Int_VCVTSI2SD64rr
  { 973,	7,	1,	0,	"Int_VCVTSI2SDrm", 0|(1<<TID::MayLoad), 0x52a000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #973 = Int_VCVTSI2SDrm
  { 974,	3,	1,	0,	"Int_VCVTSI2SDrr", 0, 0x52a000b05ULL, NULL, NULL, NULL, OperandInfo138 },  // Inst #974 = Int_VCVTSI2SDrr
  { 975,	7,	1,	0,	"Int_VCVTSI2SS64rm", 0|(1<<TID::MayLoad), 0x72a000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #975 = Int_VCVTSI2SS64rm
  { 976,	3,	1,	0,	"Int_VCVTSI2SS64rr", 0, 0x72a000c05ULL, NULL, NULL, NULL, OperandInfo137 },  // Inst #976 = Int_VCVTSI2SS64rr
  { 977,	7,	1,	0,	"Int_VCVTSI2SSrm", 0|(1<<TID::MayLoad), 0x52a000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #977 = Int_VCVTSI2SSrm
  { 978,	3,	1,	0,	"Int_VCVTSI2SSrr", 0, 0x52a000c05ULL, NULL, NULL, NULL, OperandInfo138 },  // Inst #978 = Int_VCVTSI2SSrr
  { 979,	7,	1,	0,	"Int_VCVTSS2SDrm", 0|(1<<TID::MayLoad), 0x55a000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #979 = Int_VCVTSS2SDrm
  { 980,	3,	1,	0,	"Int_VCVTSS2SDrr", 0, 0x55a000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #980 = Int_VCVTSS2SDrr
  { 981,	6,	1,	0,	"Int_VCVTSS2SI64rm", 0|(1<<TID::MayLoad), 0x32d000c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #981 = Int_VCVTSS2SI64rm
  { 982,	2,	1,	0,	"Int_VCVTSS2SI64rr", 0, 0x32d000c05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #982 = Int_VCVTSS2SI64rr
  { 983,	6,	1,	0,	"Int_VCVTSS2SIrm", 0|(1<<TID::MayLoad), 0x12d000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #983 = Int_VCVTSS2SIrm
  { 984,	2,	1,	0,	"Int_VCVTSS2SIrr", 0, 0x12d000c05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #984 = Int_VCVTSS2SIrr
  { 985,	6,	1,	0,	"Int_VCVTTPD2DQrm", 0|(1<<TID::MayLoad), 0x1e6800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #985 = Int_VCVTTPD2DQrm
  { 986,	2,	1,	0,	"Int_VCVTTPD2DQrr", 0, 0x1e6800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #986 = Int_VCVTTPD2DQrr
  { 987,	6,	1,	0,	"Int_VCVTTPS2DQrm", 0|(1<<TID::MayLoad), 0x15b000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #987 = Int_VCVTTPS2DQrm
  { 988,	2,	1,	0,	"Int_VCVTTPS2DQrr", 0, 0x15b000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #988 = Int_VCVTTPS2DQrr
  { 989,	6,	1,	0,	"Int_VCVTTSD2SI64rm", 0|(1<<TID::MayLoad), 0x32c000b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #989 = Int_VCVTTSD2SI64rm
  { 990,	2,	1,	0,	"Int_VCVTTSD2SI64rr", 0, 0x32c000b05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #990 = Int_VCVTTSD2SI64rr
  { 991,	6,	1,	0,	"Int_VCVTTSD2SIrm", 0|(1<<TID::MayLoad), 0x12c000b06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #991 = Int_VCVTTSD2SIrm
  { 992,	2,	1,	0,	"Int_VCVTTSD2SIrr", 0, 0x12c000b05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #992 = Int_VCVTTSD2SIrr
  { 993,	6,	1,	0,	"Int_VCVTTSS2SI64rm", 0|(1<<TID::MayLoad), 0x32c000c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #993 = Int_VCVTTSS2SI64rm
  { 994,	2,	1,	0,	"Int_VCVTTSS2SI64rr", 0, 0x32c000c05ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #994 = Int_VCVTTSS2SI64rr
  { 995,	6,	1,	0,	"Int_VCVTTSS2SIrm", 0|(1<<TID::MayLoad), 0x12c000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #995 = Int_VCVTTSS2SIrm
  { 996,	2,	1,	0,	"Int_VCVTTSS2SIrr", 0, 0x12c000c05ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #996 = Int_VCVTTSS2SIrr
  { 997,	6,	0,	0,	"Int_VUCOMISDrm", 0|(1<<TID::MayLoad), 0x12e800046ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #997 = Int_VUCOMISDrm
  { 998,	2,	0,	0,	"Int_VUCOMISDrr", 0, 0x12e800045ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #998 = Int_VUCOMISDrr
  { 999,	6,	0,	0,	"Int_VUCOMISSrm", 0|(1<<TID::MayLoad), 0x12e400006ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #999 = Int_VUCOMISSrm
  { 1000,	2,	0,	0,	"Int_VUCOMISSrr", 0, 0x12e400005ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #1000 = Int_VUCOMISSrr
  { 1001,	1,	0,	0,	"JAE_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x73004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1001 = JAE_1
  { 1002,	1,	0,	0,	"JAE_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8300c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1002 = JAE_4
  { 1003,	1,	0,	0,	"JA_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x77004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1003 = JA_1
  { 1004,	1,	0,	0,	"JA_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8700c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1004 = JA_4
  { 1005,	1,	0,	0,	"JBE_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x76004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1005 = JBE_1
  { 1006,	1,	0,	0,	"JBE_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8600c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1006 = JBE_4
  { 1007,	1,	0,	0,	"JB_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x72004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1007 = JB_1
  { 1008,	1,	0,	0,	"JB_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8200c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1008 = JB_4
  { 1009,	1,	0,	0,	"JCXZ8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xe3004001ULL, ImplicitList26, NULL, NULL, OperandInfo2 },  // Inst #1009 = JCXZ8
  { 1010,	1,	0,	0,	"JE_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x74004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1010 = JE_1
  { 1011,	1,	0,	0,	"JE_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8400c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1011 = JE_4
  { 1012,	1,	0,	0,	"JGE_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x7d004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1012 = JGE_1
  { 1013,	1,	0,	0,	"JGE_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8d00c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1013 = JGE_4
  { 1014,	1,	0,	0,	"JG_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x7f004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1014 = JG_1
  { 1015,	1,	0,	0,	"JG_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8f00c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1015 = JG_4
  { 1016,	1,	0,	0,	"JLE_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x7e004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1016 = JLE_1
  { 1017,	1,	0,	0,	"JLE_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8e00c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1017 = JLE_4
  { 1018,	1,	0,	0,	"JL_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x7c004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1018 = JL_1
  { 1019,	1,	0,	0,	"JL_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8c00c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1019 = JL_4
  { 1020,	5,	0,	0,	"JMP32m", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::MayLoad)|(1<<TID::Terminator), 0xff00001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1020 = JMP32m
  { 1021,	1,	0,	0,	"JMP32r", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0xff000014ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #1021 = JMP32r
  { 1022,	5,	0,	0,	"JMP64m", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::MayLoad)|(1<<TID::Terminator), 0xff00001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1022 = JMP64m
  { 1023,	1,	0,	0,	"JMP64pcrel32", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xe9000001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1023 = JMP64pcrel32
  { 1024,	1,	0,	0,	"JMP64r", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0xff000014ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #1024 = JMP64r
  { 1025,	1,	0,	0,	"JMP_1", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xeb004001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1025 = JMP_1
  { 1026,	1,	0,	0,	"JMP_4", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0xe900c001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1026 = JMP_4
  { 1027,	1,	0,	0,	"JNE_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x75004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1027 = JNE_1
  { 1028,	1,	0,	0,	"JNE_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8500c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1028 = JNE_4
  { 1029,	1,	0,	0,	"JNO_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x71004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1029 = JNO_1
  { 1030,	1,	0,	0,	"JNO_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8100c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1030 = JNO_4
  { 1031,	1,	0,	0,	"JNP_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x7b004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1031 = JNP_1
  { 1032,	1,	0,	0,	"JNP_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8b00c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1032 = JNP_4
  { 1033,	1,	0,	0,	"JNS_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x79004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1033 = JNS_1
  { 1034,	1,	0,	0,	"JNS_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8900c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1034 = JNS_4
  { 1035,	1,	0,	0,	"JO_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x70004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1035 = JO_1
  { 1036,	1,	0,	0,	"JO_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8000c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1036 = JO_4
  { 1037,	1,	0,	0,	"JP_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x7a004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1037 = JP_1
  { 1038,	1,	0,	0,	"JP_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8a00c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1038 = JP_4
  { 1039,	1,	0,	0,	"JS_1", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0x78004001ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1039 = JS_1
  { 1040,	1,	0,	0,	"JS_4", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0x8800c101ULL, ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #1040 = JS_4
  { 1041,	0,	0,	0,	"LAHF", 0, 0x9f000001ULL, ImplicitList1, ImplicitList27, NULL, 0 },  // Inst #1041 = LAHF
  { 1042,	6,	1,	0,	"LAR16rm", 0|(1<<TID::UnmodeledSideEffects), 0x2000146ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1042 = LAR16rm
  { 1043,	2,	1,	0,	"LAR16rr", 0|(1<<TID::UnmodeledSideEffects), 0x2000145ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #1043 = LAR16rr
  { 1044,	6,	1,	0,	"LAR32rm", 0|(1<<TID::UnmodeledSideEffects), 0x2000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1044 = LAR32rm
  { 1045,	2,	1,	0,	"LAR32rr", 0|(1<<TID::UnmodeledSideEffects), 0x2000105ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #1045 = LAR32rr
  { 1046,	6,	1,	0,	"LAR64rm", 0|(1<<TID::UnmodeledSideEffects), 0x2001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1046 = LAR64rm
  { 1047,	2,	1,	0,	"LAR64rr", 0|(1<<TID::UnmodeledSideEffects), 0x2001105ULL, NULL, NULL, NULL, OperandInfo139 },  // Inst #1047 = LAR64rr
  { 1048,	6,	0,	0,	"LCMPXCHG16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xb1080144ULL, ImplicitList12, ImplicitList28, Barriers1, OperandInfo11 },  // Inst #1048 = LCMPXCHG16
  { 1049,	6,	0,	0,	"LCMPXCHG32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xb1080104ULL, ImplicitList13, ImplicitList29, Barriers1, OperandInfo15 },  // Inst #1049 = LCMPXCHG32
  { 1050,	6,	0,	0,	"LCMPXCHG64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xb1081104ULL, ImplicitList15, ImplicitList30, Barriers1, OperandInfo19 },  // Inst #1050 = LCMPXCHG64
  { 1051,	6,	0,	0,	"LCMPXCHG8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xb0080104ULL, ImplicitList11, ImplicitList31, Barriers1, OperandInfo24 },  // Inst #1051 = LCMPXCHG8
  { 1052,	5,	0,	0,	"LCMPXCHG8B", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc7080119ULL, ImplicitList6, ImplicitList18, Barriers6, OperandInfo34 },  // Inst #1052 = LCMPXCHG8B
  { 1053,	6,	1,	0,	"LDDQUrm", 0|(1<<TID::MayLoad), 0xf0800b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1053 = LDDQUrm
  { 1054,	5,	0,	0,	"LDMXCSR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xae40011aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1054 = LDMXCSR
  { 1055,	6,	1,	0,	"LDS16rm", 0|(1<<TID::UnmodeledSideEffects), 0xc5000046ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1055 = LDS16rm
  { 1056,	6,	1,	0,	"LDS32rm", 0|(1<<TID::UnmodeledSideEffects), 0xc5000006ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1056 = LDS32rm
  { 1057,	0,	0,	0,	"LD_F0", 0|(1<<TID::UnmodeledSideEffects), 0xee000401ULL, NULL, NULL, NULL, 0 },  // Inst #1057 = LD_F0
  { 1058,	0,	0,	0,	"LD_F1", 0|(1<<TID::UnmodeledSideEffects), 0xe8000401ULL, NULL, NULL, NULL, 0 },  // Inst #1058 = LD_F1
  { 1059,	5,	0,	0,	"LD_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd9000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1059 = LD_F32m
  { 1060,	5,	0,	0,	"LD_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdd000018ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1060 = LD_F64m
  { 1061,	5,	0,	0,	"LD_F80m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdb00001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1061 = LD_F80m
  { 1062,	1,	1,	0,	"LD_Fp032", 0|(1<<TID::Rematerializable), 0x10000ULL, NULL, NULL, NULL, OperandInfo111 },  // Inst #1062 = LD_Fp032
  { 1063,	1,	1,	0,	"LD_Fp064", 0|(1<<TID::Rematerializable), 0x10000ULL, NULL, NULL, NULL, OperandInfo112 },  // Inst #1063 = LD_Fp064
  { 1064,	1,	1,	0,	"LD_Fp080", 0|(1<<TID::Rematerializable), 0x10000ULL, NULL, NULL, NULL, OperandInfo113 },  // Inst #1064 = LD_Fp080
  { 1065,	1,	1,	0,	"LD_Fp132", 0|(1<<TID::Rematerializable), 0x10000ULL, NULL, NULL, NULL, OperandInfo111 },  // Inst #1065 = LD_Fp132
  { 1066,	1,	1,	0,	"LD_Fp164", 0|(1<<TID::Rematerializable), 0x10000ULL, NULL, NULL, NULL, OperandInfo112 },  // Inst #1066 = LD_Fp164
  { 1067,	1,	1,	0,	"LD_Fp180", 0|(1<<TID::Rematerializable), 0x10000ULL, NULL, NULL, NULL, OperandInfo113 },  // Inst #1067 = LD_Fp180
  { 1068,	6,	1,	0,	"LD_Fp32m", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo118 },  // Inst #1068 = LD_Fp32m
  { 1069,	6,	1,	0,	"LD_Fp32m64", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo119 },  // Inst #1069 = LD_Fp32m64
  { 1070,	6,	1,	0,	"LD_Fp32m80", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo120 },  // Inst #1070 = LD_Fp32m80
  { 1071,	6,	1,	0,	"LD_Fp64m", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x10000ULL, NULL, NULL, NULL, OperandInfo119 },  // Inst #1071 = LD_Fp64m
  { 1072,	6,	1,	0,	"LD_Fp64m80", 0|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo120 },  // Inst #1072 = LD_Fp64m80
  { 1073,	6,	1,	0,	"LD_Fp80m", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x10000ULL, NULL, NULL, NULL, OperandInfo120 },  // Inst #1073 = LD_Fp80m
  { 1074,	1,	0,	0,	"LD_Frr", 0|(1<<TID::UnmodeledSideEffects), 0xc0000402ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #1074 = LD_Frr
  { 1075,	6,	1,	0,	"LEA16r", 0, 0x8d000046ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1075 = LEA16r
  { 1076,	6,	1,	0,	"LEA32r", 0|(1<<TID::Rematerializable), 0x8d000006ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1076 = LEA32r
  { 1077,	6,	1,	0,	"LEA64_32r", 0, 0x8d000006ULL, NULL, NULL, NULL, OperandInfo140 },  // Inst #1077 = LEA64_32r
  { 1078,	6,	1,	0,	"LEA64r", 0|(1<<TID::Rematerializable), 0x8d001006ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1078 = LEA64r
  { 1079,	0,	0,	0,	"LEAVE", 0|(1<<TID::MayLoad), 0xc9000001ULL, ImplicitList32, ImplicitList32, NULL, 0 },  // Inst #1079 = LEAVE
  { 1080,	0,	0,	0,	"LEAVE64", 0|(1<<TID::MayLoad), 0xc9000001ULL, ImplicitList33, ImplicitList33, NULL, 0 },  // Inst #1080 = LEAVE64
  { 1081,	6,	1,	0,	"LES16rm", 0|(1<<TID::UnmodeledSideEffects), 0xc4000046ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1081 = LES16rm
  { 1082,	6,	1,	0,	"LES32rm", 0|(1<<TID::UnmodeledSideEffects), 0xc4000006ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1082 = LES32rm
  { 1083,	0,	0,	0,	"LFENCE", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xae000127ULL, NULL, NULL, NULL, 0 },  // Inst #1083 = LFENCE
  { 1084,	6,	1,	0,	"LFS16rm", 0|(1<<TID::UnmodeledSideEffects), 0xb4000146ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1084 = LFS16rm
  { 1085,	6,	1,	0,	"LFS32rm", 0|(1<<TID::UnmodeledSideEffects), 0xb4000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1085 = LFS32rm
  { 1086,	6,	1,	0,	"LFS64rm", 0|(1<<TID::UnmodeledSideEffects), 0xb4001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1086 = LFS64rm
  { 1087,	5,	0,	0,	"LGDTm", 0|(1<<TID::UnmodeledSideEffects), 0x100011aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1087 = LGDTm
  { 1088,	6,	1,	0,	"LGS16rm", 0|(1<<TID::UnmodeledSideEffects), 0xb5000146ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1088 = LGS16rm
  { 1089,	6,	1,	0,	"LGS32rm", 0|(1<<TID::UnmodeledSideEffects), 0xb5000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1089 = LGS32rm
  { 1090,	6,	1,	0,	"LGS64rm", 0|(1<<TID::UnmodeledSideEffects), 0xb5001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1090 = LGS64rm
  { 1091,	5,	0,	0,	"LIDTm", 0|(1<<TID::UnmodeledSideEffects), 0x100011bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1091 = LIDTm
  { 1092,	5,	0,	0,	"LLDT16m", 0|(1<<TID::UnmodeledSideEffects), 0x11aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1092 = LLDT16m
  { 1093,	1,	0,	0,	"LLDT16r", 0|(1<<TID::UnmodeledSideEffects), 0x112ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #1093 = LLDT16r
  { 1094,	5,	0,	0,	"LMSW16m", 0|(1<<TID::UnmodeledSideEffects), 0x100011eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1094 = LMSW16m
  { 1095,	1,	0,	0,	"LMSW16r", 0|(1<<TID::UnmodeledSideEffects), 0x1000116ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #1095 = LMSW16r
  { 1096,	6,	0,	0,	"LOCK_ADD16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x81086018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1096 = LOCK_ADD16mi
  { 1097,	6,	0,	0,	"LOCK_ADD16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x83082058ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1097 = LOCK_ADD16mi8
  { 1098,	6,	0,	0,	"LOCK_ADD16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1080044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1098 = LOCK_ADD16mr
  { 1099,	6,	0,	0,	"LOCK_ADD32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8108a018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1099 = LOCK_ADD32mi
  { 1100,	6,	0,	0,	"LOCK_ADD32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x83082018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1100 = LOCK_ADD32mi8
  { 1101,	6,	0,	0,	"LOCK_ADD32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1080004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1101 = LOCK_ADD32mr
  { 1102,	6,	0,	0,	"LOCK_ADD64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8108b018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1102 = LOCK_ADD64mi32
  { 1103,	6,	0,	0,	"LOCK_ADD64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x83083018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1103 = LOCK_ADD64mi8
  { 1104,	6,	0,	0,	"LOCK_ADD64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x3081004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1104 = LOCK_ADD64mr
  { 1105,	6,	0,	0,	"LOCK_ADD8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x80082018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1105 = LOCK_ADD8mi
  { 1106,	6,	0,	0,	"LOCK_ADD8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x80004ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #1106 = LOCK_ADD8mr
  { 1107,	5,	0,	0,	"LOCK_DEC16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xff080059ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1107 = LOCK_DEC16m
  { 1108,	5,	0,	0,	"LOCK_DEC32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xff080019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1108 = LOCK_DEC32m
  { 1109,	5,	0,	0,	"LOCK_DEC64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xff081019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1109 = LOCK_DEC64m
  { 1110,	5,	0,	0,	"LOCK_DEC8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xfe080019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1110 = LOCK_DEC8m
  { 1111,	5,	0,	0,	"LOCK_INC16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xff080058ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1111 = LOCK_INC16m
  { 1112,	5,	0,	0,	"LOCK_INC32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xff080018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1112 = LOCK_INC32m
  { 1113,	5,	0,	0,	"LOCK_INC64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xff081018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1113 = LOCK_INC64m
  { 1114,	5,	0,	0,	"LOCK_INC8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xfe080018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1114 = LOCK_INC8m
  { 1115,	0,	0,	0,	"LOCK_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0xf0000001ULL, NULL, NULL, NULL, 0 },  // Inst #1115 = LOCK_PREFIX
  { 1116,	6,	0,	0,	"LOCK_SUB16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8108605dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1116 = LOCK_SUB16mi
  { 1117,	6,	0,	0,	"LOCK_SUB16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8308205dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1117 = LOCK_SUB16mi8
  { 1118,	6,	0,	0,	"LOCK_SUB16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x29080044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1118 = LOCK_SUB16mr
  { 1119,	6,	0,	0,	"LOCK_SUB32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8108a01dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1119 = LOCK_SUB32mi
  { 1120,	6,	0,	0,	"LOCK_SUB32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8308201dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1120 = LOCK_SUB32mi8
  { 1121,	6,	0,	0,	"LOCK_SUB32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x29080004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1121 = LOCK_SUB32mr
  { 1122,	6,	0,	0,	"LOCK_SUB64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8108b01dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1122 = LOCK_SUB64mi32
  { 1123,	6,	0,	0,	"LOCK_SUB64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8308301dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1123 = LOCK_SUB64mi8
  { 1124,	6,	0,	0,	"LOCK_SUB64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x29081004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1124 = LOCK_SUB64mr
  { 1125,	6,	0,	0,	"LOCK_SUB8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x8008201dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1125 = LOCK_SUB8mi
  { 1126,	6,	0,	0,	"LOCK_SUB8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x28080004ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #1126 = LOCK_SUB8mr
  { 1127,	0,	0,	0,	"LODSB", 0|(1<<TID::UnmodeledSideEffects), 0xac000001ULL, NULL, NULL, NULL, 0 },  // Inst #1127 = LODSB
  { 1128,	0,	0,	0,	"LODSD", 0|(1<<TID::UnmodeledSideEffects), 0xad000001ULL, NULL, NULL, NULL, 0 },  // Inst #1128 = LODSD
  { 1129,	0,	0,	0,	"LODSQ", 0|(1<<TID::UnmodeledSideEffects), 0xad001001ULL, NULL, NULL, NULL, 0 },  // Inst #1129 = LODSQ
  { 1130,	0,	0,	0,	"LODSW", 0|(1<<TID::UnmodeledSideEffects), 0xad000041ULL, NULL, NULL, NULL, 0 },  // Inst #1130 = LODSW
  { 1131,	1,	0,	0,	"LOOP", 0|(1<<TID::UnmodeledSideEffects), 0xe2000001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1131 = LOOP
  { 1132,	1,	0,	0,	"LOOPE", 0|(1<<TID::UnmodeledSideEffects), 0xe1000001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1132 = LOOPE
  { 1133,	1,	0,	0,	"LOOPNE", 0|(1<<TID::UnmodeledSideEffects), 0xe0000001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1133 = LOOPNE
  { 1134,	0,	0,	0,	"LRET", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xcb070001ULL, NULL, NULL, NULL, 0 },  // Inst #1134 = LRET
  { 1135,	1,	0,	0,	"LRETI", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xca076001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1135 = LRETI
  { 1136,	6,	1,	0,	"LSL16rm", 0|(1<<TID::UnmodeledSideEffects), 0x3000146ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1136 = LSL16rm
  { 1137,	2,	1,	0,	"LSL16rr", 0|(1<<TID::UnmodeledSideEffects), 0x3000145ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #1137 = LSL16rr
  { 1138,	6,	1,	0,	"LSL32rm", 0|(1<<TID::UnmodeledSideEffects), 0x3000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1138 = LSL32rm
  { 1139,	2,	1,	0,	"LSL32rr", 0|(1<<TID::UnmodeledSideEffects), 0x3000105ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #1139 = LSL32rr
  { 1140,	6,	1,	0,	"LSL64rm", 0|(1<<TID::UnmodeledSideEffects), 0x3001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1140 = LSL64rm
  { 1141,	2,	1,	0,	"LSL64rr", 0|(1<<TID::UnmodeledSideEffects), 0x3001105ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #1141 = LSL64rr
  { 1142,	6,	1,	0,	"LSS16rm", 0|(1<<TID::UnmodeledSideEffects), 0xb2000146ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1142 = LSS16rm
  { 1143,	6,	1,	0,	"LSS32rm", 0|(1<<TID::UnmodeledSideEffects), 0xb2000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1143 = LSS32rm
  { 1144,	6,	1,	0,	"LSS64rm", 0|(1<<TID::UnmodeledSideEffects), 0xb2001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1144 = LSS64rm
  { 1145,	5,	0,	0,	"LTRm", 0|(1<<TID::UnmodeledSideEffects), 0x11bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1145 = LTRm
  { 1146,	1,	0,	0,	"LTRr", 0|(1<<TID::UnmodeledSideEffects), 0x113ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #1146 = LTRr
  { 1147,	7,	1,	0,	"LXADD16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1080146ULL, NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #1147 = LXADD16
  { 1148,	7,	1,	0,	"LXADD32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1080106ULL, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #1148 = LXADD32
  { 1149,	7,	1,	0,	"LXADD64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1081106ULL, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1149 = LXADD64
  { 1150,	7,	1,	0,	"LXADD8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc0080106ULL, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #1150 = LXADD8
  { 1151,	2,	0,	0,	"MASKMOVDQU", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xf7c00145ULL, ImplicitList34, NULL, NULL, OperandInfo43 },  // Inst #1151 = MASKMOVDQU
  { 1152,	2,	0,	0,	"MASKMOVDQU64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xf7c00145ULL, ImplicitList35, NULL, NULL, OperandInfo43 },  // Inst #1152 = MASKMOVDQU64
  { 1153,	7,	1,	0,	"MAXPDrm", 0|(1<<TID::MayLoad), 0x5f800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1153 = MAXPDrm
  { 1154,	7,	1,	0,	"MAXPDrm_Int", 0|(1<<TID::MayLoad), 0x5f800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1154 = MAXPDrm_Int
  { 1155,	3,	1,	0,	"MAXPDrr", 0, 0x5f800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1155 = MAXPDrr
  { 1156,	3,	1,	0,	"MAXPDrr_Int", 0, 0x5f800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1156 = MAXPDrr_Int
  { 1157,	7,	1,	0,	"MAXPSrm", 0|(1<<TID::MayLoad), 0x5f400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1157 = MAXPSrm
  { 1158,	7,	1,	0,	"MAXPSrm_Int", 0|(1<<TID::MayLoad), 0x5f400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1158 = MAXPSrm_Int
  { 1159,	3,	1,	0,	"MAXPSrr", 0, 0x5f400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1159 = MAXPSrr
  { 1160,	3,	1,	0,	"MAXPSrr_Int", 0, 0x5f400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1160 = MAXPSrr_Int
  { 1161,	7,	1,	0,	"MAXSDrm", 0|(1<<TID::MayLoad), 0x5f000b06ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #1161 = MAXSDrm
  { 1162,	7,	1,	0,	"MAXSDrm_Int", 0|(1<<TID::MayLoad), 0x5f000b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1162 = MAXSDrm_Int
  { 1163,	3,	1,	0,	"MAXSDrr", 0, 0x5f000b05ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #1163 = MAXSDrr
  { 1164,	3,	1,	0,	"MAXSDrr_Int", 0, 0x5f000b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1164 = MAXSDrr_Int
  { 1165,	7,	1,	0,	"MAXSSrm", 0|(1<<TID::MayLoad), 0x5f000c06ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #1165 = MAXSSrm
  { 1166,	7,	1,	0,	"MAXSSrm_Int", 0|(1<<TID::MayLoad), 0x5f000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1166 = MAXSSrm_Int
  { 1167,	3,	1,	0,	"MAXSSrr", 0, 0x5f000c05ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #1167 = MAXSSrr
  { 1168,	3,	1,	0,	"MAXSSrr_Int", 0, 0x5f000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1168 = MAXSSrr_Int
  { 1169,	0,	0,	0,	"MFENCE", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xae000128ULL, NULL, NULL, NULL, 0 },  // Inst #1169 = MFENCE
  { 1170,	0,	0,	0,	"MINGW_ALLOCA", 0|(1<<TID::UsesCustomInserter), 0x0ULL, NULL, NULL, NULL, 0 },  // Inst #1170 = MINGW_ALLOCA
  { 1171,	7,	1,	0,	"MINPDrm", 0|(1<<TID::MayLoad), 0x5d800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1171 = MINPDrm
  { 1172,	7,	1,	0,	"MINPDrm_Int", 0|(1<<TID::MayLoad), 0x5d800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1172 = MINPDrm_Int
  { 1173,	3,	1,	0,	"MINPDrr", 0, 0x5d800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1173 = MINPDrr
  { 1174,	3,	1,	0,	"MINPDrr_Int", 0, 0x5d800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1174 = MINPDrr_Int
  { 1175,	7,	1,	0,	"MINPSrm", 0|(1<<TID::MayLoad), 0x5d400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1175 = MINPSrm
  { 1176,	7,	1,	0,	"MINPSrm_Int", 0|(1<<TID::MayLoad), 0x5d400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1176 = MINPSrm_Int
  { 1177,	3,	1,	0,	"MINPSrr", 0, 0x5d400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1177 = MINPSrr
  { 1178,	3,	1,	0,	"MINPSrr_Int", 0, 0x5d400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1178 = MINPSrr_Int
  { 1179,	7,	1,	0,	"MINSDrm", 0|(1<<TID::MayLoad), 0x5d000b06ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #1179 = MINSDrm
  { 1180,	7,	1,	0,	"MINSDrm_Int", 0|(1<<TID::MayLoad), 0x5d000b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1180 = MINSDrm_Int
  { 1181,	3,	1,	0,	"MINSDrr", 0, 0x5d000b05ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #1181 = MINSDrr
  { 1182,	3,	1,	0,	"MINSDrr_Int", 0, 0x5d000b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1182 = MINSDrr_Int
  { 1183,	7,	1,	0,	"MINSSrm", 0|(1<<TID::MayLoad), 0x5d000c06ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #1183 = MINSSrm
  { 1184,	7,	1,	0,	"MINSSrm_Int", 0|(1<<TID::MayLoad), 0x5d000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1184 = MINSSrm_Int
  { 1185,	3,	1,	0,	"MINSSrr", 0, 0x5d000c05ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #1185 = MINSSrr
  { 1186,	3,	1,	0,	"MINSSrr_Int", 0, 0x5d000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1186 = MINSSrr_Int
  { 1187,	6,	1,	0,	"MMX_CVTPD2PIrm", 0|(1<<TID::MayLoad), 0x2d000146ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1187 = MMX_CVTPD2PIrm
  { 1188,	2,	1,	0,	"MMX_CVTPD2PIrr", 0, 0x2d000145ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #1188 = MMX_CVTPD2PIrr
  { 1189,	6,	1,	0,	"MMX_CVTPI2PDrm", 0|(1<<TID::MayLoad), 0x2a000146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1189 = MMX_CVTPI2PDrm
  { 1190,	2,	1,	0,	"MMX_CVTPI2PDrr", 0, 0x2a000145ULL, NULL, NULL, NULL, OperandInfo129 },  // Inst #1190 = MMX_CVTPI2PDrr
  { 1191,	6,	1,	0,	"MMX_CVTPI2PSrm", 0|(1<<TID::MayLoad), 0x2a000106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1191 = MMX_CVTPI2PSrm
  { 1192,	2,	1,	0,	"MMX_CVTPI2PSrr", 0, 0x2a000105ULL, NULL, NULL, NULL, OperandInfo129 },  // Inst #1192 = MMX_CVTPI2PSrr
  { 1193,	6,	1,	0,	"MMX_CVTPS2PIrm", 0|(1<<TID::MayLoad), 0x2d000106ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1193 = MMX_CVTPS2PIrm
  { 1194,	2,	1,	0,	"MMX_CVTPS2PIrr", 0, 0x2d000105ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #1194 = MMX_CVTPS2PIrr
  { 1195,	6,	1,	0,	"MMX_CVTTPD2PIrm", 0|(1<<TID::MayLoad), 0x2c000146ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1195 = MMX_CVTTPD2PIrm
  { 1196,	2,	1,	0,	"MMX_CVTTPD2PIrr", 0, 0x2c000145ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #1196 = MMX_CVTTPD2PIrr
  { 1197,	6,	1,	0,	"MMX_CVTTPS2PIrm", 0|(1<<TID::MayLoad), 0x2c000106ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1197 = MMX_CVTTPS2PIrm
  { 1198,	2,	1,	0,	"MMX_CVTTPS2PIrr", 0, 0x2c000105ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #1198 = MMX_CVTTPS2PIrr
  { 1199,	0,	0,	0,	"MMX_EMMS", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x77000101ULL, NULL, NULL, NULL, 0 },  // Inst #1199 = MMX_EMMS
  { 1200,	0,	0,	0,	"MMX_FEMMS", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xe000101ULL, NULL, NULL, NULL, 0 },  // Inst #1200 = MMX_FEMMS
  { 1201,	2,	0,	0,	"MMX_MASKMOVQ", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xf7000105ULL, ImplicitList34, NULL, NULL, OperandInfo141 },  // Inst #1201 = MMX_MASKMOVQ
  { 1202,	2,	0,	0,	"MMX_MASKMOVQ64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xf7000105ULL, ImplicitList35, NULL, NULL, OperandInfo141 },  // Inst #1202 = MMX_MASKMOVQ64
  { 1203,	2,	1,	0,	"MMX_MOVD64from64rr", 0, 0x7e001103ULL, NULL, NULL, NULL, OperandInfo142 },  // Inst #1203 = MMX_MOVD64from64rr
  { 1204,	2,	0,	0,	"MMX_MOVD64grr", 0|(1<<TID::UnmodeledSideEffects), 0x7e000103ULL, NULL, NULL, NULL, OperandInfo143 },  // Inst #1204 = MMX_MOVD64grr
  { 1205,	6,	0,	0,	"MMX_MOVD64mr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x7e000104ULL, NULL, NULL, NULL, OperandInfo144 },  // Inst #1205 = MMX_MOVD64mr
  { 1206,	6,	1,	0,	"MMX_MOVD64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x6e000106ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1206 = MMX_MOVD64rm
  { 1207,	2,	1,	0,	"MMX_MOVD64rr", 0, 0x6e000105ULL, NULL, NULL, NULL, OperandInfo145 },  // Inst #1207 = MMX_MOVD64rr
  { 1208,	2,	1,	0,	"MMX_MOVD64rrv164", 0, 0x6e001105ULL, NULL, NULL, NULL, OperandInfo146 },  // Inst #1208 = MMX_MOVD64rrv164
  { 1209,	2,	1,	0,	"MMX_MOVD64to64rr", 0, 0x6e001105ULL, NULL, NULL, NULL, OperandInfo146 },  // Inst #1209 = MMX_MOVD64to64rr
  { 1210,	2,	1,	0,	"MMX_MOVDQ2Qrr", 0, 0xd6002b05ULL, NULL, NULL, NULL, OperandInfo128 },  // Inst #1210 = MMX_MOVDQ2Qrr
  { 1211,	2,	1,	0,	"MMX_MOVFR642Qrr", 0|(1<<TID::UnmodeledSideEffects), 0xd6002b05ULL, NULL, NULL, NULL, OperandInfo147 },  // Inst #1211 = MMX_MOVFR642Qrr
  { 1212,	6,	0,	0,	"MMX_MOVNTQmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xe7000104ULL, NULL, NULL, NULL, OperandInfo144 },  // Inst #1212 = MMX_MOVNTQmr
  { 1213,	2,	1,	0,	"MMX_MOVQ2DQrr", 0, 0xd6002c05ULL, NULL, NULL, NULL, OperandInfo129 },  // Inst #1213 = MMX_MOVQ2DQrr
  { 1214,	2,	1,	0,	"MMX_MOVQ2FR64rr", 0, 0xd6002c05ULL, NULL, NULL, NULL, OperandInfo148 },  // Inst #1214 = MMX_MOVQ2FR64rr
  { 1215,	6,	0,	0,	"MMX_MOVQ64mr", 0|(1<<TID::MayStore), 0x7f000104ULL, NULL, NULL, NULL, OperandInfo144 },  // Inst #1215 = MMX_MOVQ64mr
  { 1216,	6,	1,	0,	"MMX_MOVQ64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x6f000106ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1216 = MMX_MOVQ64rm
  { 1217,	2,	1,	0,	"MMX_MOVQ64rr", 0, 0x6f000105ULL, NULL, NULL, NULL, OperandInfo141 },  // Inst #1217 = MMX_MOVQ64rr
  { 1218,	6,	1,	0,	"MMX_MOVZDI2PDIrm", 0|(1<<TID::MayLoad), 0x6e000106ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1218 = MMX_MOVZDI2PDIrm
  { 1219,	2,	1,	0,	"MMX_MOVZDI2PDIrr", 0, 0x6e000105ULL, NULL, NULL, NULL, OperandInfo145 },  // Inst #1219 = MMX_MOVZDI2PDIrr
  { 1220,	7,	1,	0,	"MMX_PACKSSDWrm", 0|(1<<TID::MayLoad), 0x6b000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1220 = MMX_PACKSSDWrm
  { 1221,	3,	1,	0,	"MMX_PACKSSDWrr", 0, 0x6b000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1221 = MMX_PACKSSDWrr
  { 1222,	7,	1,	0,	"MMX_PACKSSWBrm", 0|(1<<TID::MayLoad), 0x63000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1222 = MMX_PACKSSWBrm
  { 1223,	3,	1,	0,	"MMX_PACKSSWBrr", 0, 0x63000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1223 = MMX_PACKSSWBrr
  { 1224,	7,	1,	0,	"MMX_PACKUSWBrm", 0|(1<<TID::MayLoad), 0x67000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1224 = MMX_PACKUSWBrm
  { 1225,	3,	1,	0,	"MMX_PACKUSWBrr", 0, 0x67000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1225 = MMX_PACKUSWBrr
  { 1226,	7,	1,	0,	"MMX_PADDBrm", 0|(1<<TID::MayLoad), 0xfc000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1226 = MMX_PADDBrm
  { 1227,	3,	1,	0,	"MMX_PADDBrr", 0|(1<<TID::Commutable), 0xfc000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1227 = MMX_PADDBrr
  { 1228,	7,	1,	0,	"MMX_PADDDrm", 0|(1<<TID::MayLoad), 0xfe000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1228 = MMX_PADDDrm
  { 1229,	3,	1,	0,	"MMX_PADDDrr", 0|(1<<TID::Commutable), 0xfe000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1229 = MMX_PADDDrr
  { 1230,	7,	1,	0,	"MMX_PADDQrm", 0|(1<<TID::MayLoad), 0xd4000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1230 = MMX_PADDQrm
  { 1231,	3,	1,	0,	"MMX_PADDQrr", 0|(1<<TID::Commutable), 0xd4000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1231 = MMX_PADDQrr
  { 1232,	7,	1,	0,	"MMX_PADDSBrm", 0|(1<<TID::MayLoad), 0xec000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1232 = MMX_PADDSBrm
  { 1233,	3,	1,	0,	"MMX_PADDSBrr", 0|(1<<TID::Commutable), 0xec000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1233 = MMX_PADDSBrr
  { 1234,	7,	1,	0,	"MMX_PADDSWrm", 0|(1<<TID::MayLoad), 0xed000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1234 = MMX_PADDSWrm
  { 1235,	3,	1,	0,	"MMX_PADDSWrr", 0|(1<<TID::Commutable), 0xed000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1235 = MMX_PADDSWrr
  { 1236,	7,	1,	0,	"MMX_PADDUSBrm", 0|(1<<TID::MayLoad), 0xdc000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1236 = MMX_PADDUSBrm
  { 1237,	3,	1,	0,	"MMX_PADDUSBrr", 0|(1<<TID::Commutable), 0xdc000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1237 = MMX_PADDUSBrr
  { 1238,	7,	1,	0,	"MMX_PADDUSWrm", 0|(1<<TID::MayLoad), 0xdd000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1238 = MMX_PADDUSWrm
  { 1239,	3,	1,	0,	"MMX_PADDUSWrr", 0|(1<<TID::Commutable), 0xdd000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1239 = MMX_PADDUSWrr
  { 1240,	7,	1,	0,	"MMX_PADDWrm", 0|(1<<TID::MayLoad), 0xfd000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1240 = MMX_PADDWrm
  { 1241,	3,	1,	0,	"MMX_PADDWrr", 0|(1<<TID::Commutable), 0xfd000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1241 = MMX_PADDWrr
  { 1242,	7,	1,	0,	"MMX_PANDNrm", 0|(1<<TID::MayLoad), 0xdf000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1242 = MMX_PANDNrm
  { 1243,	3,	1,	0,	"MMX_PANDNrr", 0, 0xdf000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1243 = MMX_PANDNrr
  { 1244,	7,	1,	0,	"MMX_PANDrm", 0|(1<<TID::MayLoad), 0xdb000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1244 = MMX_PANDrm
  { 1245,	3,	1,	0,	"MMX_PANDrr", 0|(1<<TID::Commutable), 0xdb000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1245 = MMX_PANDrr
  { 1246,	7,	1,	0,	"MMX_PAVGBrm", 0|(1<<TID::MayLoad), 0xe0000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1246 = MMX_PAVGBrm
  { 1247,	3,	1,	0,	"MMX_PAVGBrr", 0|(1<<TID::Commutable), 0xe0000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1247 = MMX_PAVGBrr
  { 1248,	7,	1,	0,	"MMX_PAVGWrm", 0|(1<<TID::MayLoad), 0xe3000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1248 = MMX_PAVGWrm
  { 1249,	3,	1,	0,	"MMX_PAVGWrr", 0|(1<<TID::Commutable), 0xe3000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1249 = MMX_PAVGWrr
  { 1250,	7,	1,	0,	"MMX_PCMPEQBrm", 0|(1<<TID::MayLoad), 0x74000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1250 = MMX_PCMPEQBrm
  { 1251,	3,	1,	0,	"MMX_PCMPEQBrr", 0, 0x74000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1251 = MMX_PCMPEQBrr
  { 1252,	7,	1,	0,	"MMX_PCMPEQDrm", 0|(1<<TID::MayLoad), 0x76000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1252 = MMX_PCMPEQDrm
  { 1253,	3,	1,	0,	"MMX_PCMPEQDrr", 0, 0x76000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1253 = MMX_PCMPEQDrr
  { 1254,	7,	1,	0,	"MMX_PCMPEQWrm", 0|(1<<TID::MayLoad), 0x75000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1254 = MMX_PCMPEQWrm
  { 1255,	3,	1,	0,	"MMX_PCMPEQWrr", 0, 0x75000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1255 = MMX_PCMPEQWrr
  { 1256,	7,	1,	0,	"MMX_PCMPGTBrm", 0|(1<<TID::MayLoad), 0x64000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1256 = MMX_PCMPGTBrm
  { 1257,	3,	1,	0,	"MMX_PCMPGTBrr", 0, 0x64000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1257 = MMX_PCMPGTBrr
  { 1258,	7,	1,	0,	"MMX_PCMPGTDrm", 0|(1<<TID::MayLoad), 0x66000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1258 = MMX_PCMPGTDrm
  { 1259,	3,	1,	0,	"MMX_PCMPGTDrr", 0, 0x66000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1259 = MMX_PCMPGTDrr
  { 1260,	7,	1,	0,	"MMX_PCMPGTWrm", 0|(1<<TID::MayLoad), 0x65000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1260 = MMX_PCMPGTWrm
  { 1261,	3,	1,	0,	"MMX_PCMPGTWrr", 0, 0x65000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1261 = MMX_PCMPGTWrr
  { 1262,	3,	1,	0,	"MMX_PEXTRWri", 0, 0xc5002105ULL, NULL, NULL, NULL, OperandInfo151 },  // Inst #1262 = MMX_PEXTRWri
  { 1263,	8,	1,	0,	"MMX_PINSRWrmi", 0|(1<<TID::MayLoad), 0xc4002106ULL, NULL, NULL, NULL, OperandInfo152 },  // Inst #1263 = MMX_PINSRWrmi
  { 1264,	4,	1,	0,	"MMX_PINSRWrri", 0, 0xc4002105ULL, NULL, NULL, NULL, OperandInfo153 },  // Inst #1264 = MMX_PINSRWrri
  { 1265,	7,	1,	0,	"MMX_PMADDWDrm", 0|(1<<TID::MayLoad), 0xf5000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1265 = MMX_PMADDWDrm
  { 1266,	3,	1,	0,	"MMX_PMADDWDrr", 0|(1<<TID::Commutable), 0xf5000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1266 = MMX_PMADDWDrr
  { 1267,	7,	1,	0,	"MMX_PMAXSWrm", 0|(1<<TID::MayLoad), 0xee000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1267 = MMX_PMAXSWrm
  { 1268,	3,	1,	0,	"MMX_PMAXSWrr", 0|(1<<TID::Commutable), 0xee000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1268 = MMX_PMAXSWrr
  { 1269,	7,	1,	0,	"MMX_PMAXUBrm", 0|(1<<TID::MayLoad), 0xde000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1269 = MMX_PMAXUBrm
  { 1270,	3,	1,	0,	"MMX_PMAXUBrr", 0|(1<<TID::Commutable), 0xde000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1270 = MMX_PMAXUBrr
  { 1271,	7,	1,	0,	"MMX_PMINSWrm", 0|(1<<TID::MayLoad), 0xea000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1271 = MMX_PMINSWrm
  { 1272,	3,	1,	0,	"MMX_PMINSWrr", 0|(1<<TID::Commutable), 0xea000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1272 = MMX_PMINSWrr
  { 1273,	7,	1,	0,	"MMX_PMINUBrm", 0|(1<<TID::MayLoad), 0xda000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1273 = MMX_PMINUBrm
  { 1274,	3,	1,	0,	"MMX_PMINUBrr", 0|(1<<TID::Commutable), 0xda000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1274 = MMX_PMINUBrr
  { 1275,	2,	1,	0,	"MMX_PMOVMSKBrr", 0, 0xd7000105ULL, NULL, NULL, NULL, OperandInfo143 },  // Inst #1275 = MMX_PMOVMSKBrr
  { 1276,	7,	1,	0,	"MMX_PMULHUWrm", 0|(1<<TID::MayLoad), 0xe4000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1276 = MMX_PMULHUWrm
  { 1277,	3,	1,	0,	"MMX_PMULHUWrr", 0|(1<<TID::Commutable), 0xe4000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1277 = MMX_PMULHUWrr
  { 1278,	7,	1,	0,	"MMX_PMULHWrm", 0|(1<<TID::MayLoad), 0xe5000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1278 = MMX_PMULHWrm
  { 1279,	3,	1,	0,	"MMX_PMULHWrr", 0|(1<<TID::Commutable), 0xe5000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1279 = MMX_PMULHWrr
  { 1280,	7,	1,	0,	"MMX_PMULLWrm", 0|(1<<TID::MayLoad), 0xd5000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1280 = MMX_PMULLWrm
  { 1281,	3,	1,	0,	"MMX_PMULLWrr", 0|(1<<TID::Commutable), 0xd5000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1281 = MMX_PMULLWrr
  { 1282,	7,	1,	0,	"MMX_PMULUDQrm", 0|(1<<TID::MayLoad), 0xf4000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1282 = MMX_PMULUDQrm
  { 1283,	3,	1,	0,	"MMX_PMULUDQrr", 0|(1<<TID::Commutable), 0xf4000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1283 = MMX_PMULUDQrr
  { 1284,	7,	1,	0,	"MMX_PORrm", 0|(1<<TID::MayLoad), 0xeb000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1284 = MMX_PORrm
  { 1285,	3,	1,	0,	"MMX_PORrr", 0|(1<<TID::Commutable), 0xeb000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1285 = MMX_PORrr
  { 1286,	7,	1,	0,	"MMX_PSADBWrm", 0|(1<<TID::MayLoad), 0xf6000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1286 = MMX_PSADBWrm
  { 1287,	3,	1,	0,	"MMX_PSADBWrr", 0|(1<<TID::Commutable), 0xf6000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1287 = MMX_PSADBWrr
  { 1288,	7,	1,	0,	"MMX_PSHUFWmi", 0|(1<<TID::MayLoad), 0x70002106ULL, NULL, NULL, NULL, OperandInfo154 },  // Inst #1288 = MMX_PSHUFWmi
  { 1289,	3,	1,	0,	"MMX_PSHUFWri", 0, 0x70002105ULL, NULL, NULL, NULL, OperandInfo155 },  // Inst #1289 = MMX_PSHUFWri
  { 1290,	3,	1,	0,	"MMX_PSLLDri", 0, 0x72002116ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1290 = MMX_PSLLDri
  { 1291,	7,	1,	0,	"MMX_PSLLDrm", 0|(1<<TID::MayLoad), 0xf2000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1291 = MMX_PSLLDrm
  { 1292,	3,	1,	0,	"MMX_PSLLDrr", 0, 0xf2000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1292 = MMX_PSLLDrr
  { 1293,	3,	1,	0,	"MMX_PSLLQri", 0, 0x73002116ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1293 = MMX_PSLLQri
  { 1294,	7,	1,	0,	"MMX_PSLLQrm", 0|(1<<TID::MayLoad), 0xf3000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1294 = MMX_PSLLQrm
  { 1295,	3,	1,	0,	"MMX_PSLLQrr", 0, 0xf3000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1295 = MMX_PSLLQrr
  { 1296,	3,	1,	0,	"MMX_PSLLWri", 0, 0x71002116ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1296 = MMX_PSLLWri
  { 1297,	7,	1,	0,	"MMX_PSLLWrm", 0|(1<<TID::MayLoad), 0xf1000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1297 = MMX_PSLLWrm
  { 1298,	3,	1,	0,	"MMX_PSLLWrr", 0, 0xf1000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1298 = MMX_PSLLWrr
  { 1299,	3,	1,	0,	"MMX_PSRADri", 0, 0x72002114ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1299 = MMX_PSRADri
  { 1300,	7,	1,	0,	"MMX_PSRADrm", 0|(1<<TID::MayLoad), 0xe2000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1300 = MMX_PSRADrm
  { 1301,	3,	1,	0,	"MMX_PSRADrr", 0, 0xe2000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1301 = MMX_PSRADrr
  { 1302,	3,	1,	0,	"MMX_PSRAWri", 0, 0x71002114ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1302 = MMX_PSRAWri
  { 1303,	7,	1,	0,	"MMX_PSRAWrm", 0|(1<<TID::MayLoad), 0xe1000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1303 = MMX_PSRAWrm
  { 1304,	3,	1,	0,	"MMX_PSRAWrr", 0, 0xe1000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1304 = MMX_PSRAWrr
  { 1305,	3,	1,	0,	"MMX_PSRLDri", 0, 0x72002112ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1305 = MMX_PSRLDri
  { 1306,	7,	1,	0,	"MMX_PSRLDrm", 0|(1<<TID::MayLoad), 0xd2000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1306 = MMX_PSRLDrm
  { 1307,	3,	1,	0,	"MMX_PSRLDrr", 0, 0xd2000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1307 = MMX_PSRLDrr
  { 1308,	3,	1,	0,	"MMX_PSRLQri", 0, 0x73002112ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1308 = MMX_PSRLQri
  { 1309,	7,	1,	0,	"MMX_PSRLQrm", 0|(1<<TID::MayLoad), 0xd3000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1309 = MMX_PSRLQrm
  { 1310,	3,	1,	0,	"MMX_PSRLQrr", 0, 0xd3000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1310 = MMX_PSRLQrr
  { 1311,	3,	1,	0,	"MMX_PSRLWri", 0, 0x71002112ULL, NULL, NULL, NULL, OperandInfo156 },  // Inst #1311 = MMX_PSRLWri
  { 1312,	7,	1,	0,	"MMX_PSRLWrm", 0|(1<<TID::MayLoad), 0xd1000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1312 = MMX_PSRLWrm
  { 1313,	3,	1,	0,	"MMX_PSRLWrr", 0, 0xd1000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1313 = MMX_PSRLWrr
  { 1314,	7,	1,	0,	"MMX_PSUBBrm", 0|(1<<TID::MayLoad), 0xf8000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1314 = MMX_PSUBBrm
  { 1315,	3,	1,	0,	"MMX_PSUBBrr", 0, 0xf8000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1315 = MMX_PSUBBrr
  { 1316,	7,	1,	0,	"MMX_PSUBDrm", 0|(1<<TID::MayLoad), 0xfa000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1316 = MMX_PSUBDrm
  { 1317,	3,	1,	0,	"MMX_PSUBDrr", 0, 0xfa000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1317 = MMX_PSUBDrr
  { 1318,	7,	1,	0,	"MMX_PSUBQrm", 0|(1<<TID::MayLoad), 0xfb000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1318 = MMX_PSUBQrm
  { 1319,	3,	1,	0,	"MMX_PSUBQrr", 0, 0xfb000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1319 = MMX_PSUBQrr
  { 1320,	7,	1,	0,	"MMX_PSUBSBrm", 0|(1<<TID::MayLoad), 0xe8000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1320 = MMX_PSUBSBrm
  { 1321,	3,	1,	0,	"MMX_PSUBSBrr", 0, 0xe8000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1321 = MMX_PSUBSBrr
  { 1322,	7,	1,	0,	"MMX_PSUBSWrm", 0|(1<<TID::MayLoad), 0xe9000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1322 = MMX_PSUBSWrm
  { 1323,	3,	1,	0,	"MMX_PSUBSWrr", 0, 0xe9000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1323 = MMX_PSUBSWrr
  { 1324,	7,	1,	0,	"MMX_PSUBUSBrm", 0|(1<<TID::MayLoad), 0xd8000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1324 = MMX_PSUBUSBrm
  { 1325,	3,	1,	0,	"MMX_PSUBUSBrr", 0, 0xd8000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1325 = MMX_PSUBUSBrr
  { 1326,	7,	1,	0,	"MMX_PSUBUSWrm", 0|(1<<TID::MayLoad), 0xd9000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1326 = MMX_PSUBUSWrm
  { 1327,	3,	1,	0,	"MMX_PSUBUSWrr", 0, 0xd9000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1327 = MMX_PSUBUSWrr
  { 1328,	7,	1,	0,	"MMX_PSUBWrm", 0|(1<<TID::MayLoad), 0xf9000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1328 = MMX_PSUBWrm
  { 1329,	3,	1,	0,	"MMX_PSUBWrr", 0, 0xf9000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1329 = MMX_PSUBWrr
  { 1330,	7,	1,	0,	"MMX_PUNPCKHBWrm", 0|(1<<TID::MayLoad), 0x68000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1330 = MMX_PUNPCKHBWrm
  { 1331,	3,	1,	0,	"MMX_PUNPCKHBWrr", 0, 0x68000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1331 = MMX_PUNPCKHBWrr
  { 1332,	7,	1,	0,	"MMX_PUNPCKHDQrm", 0|(1<<TID::MayLoad), 0x6a000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1332 = MMX_PUNPCKHDQrm
  { 1333,	3,	1,	0,	"MMX_PUNPCKHDQrr", 0, 0x6a000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1333 = MMX_PUNPCKHDQrr
  { 1334,	7,	1,	0,	"MMX_PUNPCKHWDrm", 0|(1<<TID::MayLoad), 0x69000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1334 = MMX_PUNPCKHWDrm
  { 1335,	3,	1,	0,	"MMX_PUNPCKHWDrr", 0, 0x69000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1335 = MMX_PUNPCKHWDrr
  { 1336,	7,	1,	0,	"MMX_PUNPCKLBWrm", 0|(1<<TID::MayLoad), 0x60000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1336 = MMX_PUNPCKLBWrm
  { 1337,	3,	1,	0,	"MMX_PUNPCKLBWrr", 0, 0x60000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1337 = MMX_PUNPCKLBWrr
  { 1338,	7,	1,	0,	"MMX_PUNPCKLDQrm", 0|(1<<TID::MayLoad), 0x62000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1338 = MMX_PUNPCKLDQrm
  { 1339,	3,	1,	0,	"MMX_PUNPCKLDQrr", 0, 0x62000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1339 = MMX_PUNPCKLDQrr
  { 1340,	7,	1,	0,	"MMX_PUNPCKLWDrm", 0|(1<<TID::MayLoad), 0x61000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1340 = MMX_PUNPCKLWDrm
  { 1341,	3,	1,	0,	"MMX_PUNPCKLWDrr", 0, 0x61000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1341 = MMX_PUNPCKLWDrr
  { 1342,	7,	1,	0,	"MMX_PXORrm", 0|(1<<TID::MayLoad), 0xef000106ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1342 = MMX_PXORrm
  { 1343,	3,	1,	0,	"MMX_PXORrr", 0|(1<<TID::Commutable), 0xef000105ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1343 = MMX_PXORrr
  { 1344,	1,	1,	0,	"MMX_V_SET0", 0|(1<<TID::Rematerializable), 0xef000120ULL, NULL, NULL, NULL, OperandInfo157 },  // Inst #1344 = MMX_V_SET0
  { 1345,	1,	1,	0,	"MMX_V_SETALLONES", 0|(1<<TID::Rematerializable), 0x76000120ULL, NULL, NULL, NULL, OperandInfo157 },  // Inst #1345 = MMX_V_SETALLONES
  { 1346,	0,	0,	0,	"MONITOR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1000125ULL, NULL, NULL, NULL, 0 },  // Inst #1346 = MONITOR
  { 1347,	1,	1,	0,	"MOV16ao16", 0|(1<<TID::UnmodeledSideEffects), 0xa300a041ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1347 = MOV16ao16
  { 1348,	6,	0,	0,	"MOV16mi", 0|(1<<TID::MayStore), 0xc7006058ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #1348 = MOV16mi
  { 1349,	6,	0,	0,	"MOV16mr", 0|(1<<TID::MayStore), 0x89000044ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #1349 = MOV16mr
  { 1350,	6,	1,	0,	"MOV16ms", 0|(1<<TID::UnmodeledSideEffects), 0x8c000044ULL, NULL, NULL, NULL, OperandInfo158 },  // Inst #1350 = MOV16ms
  { 1351,	1,	0,	0,	"MOV16o16a", 0|(1<<TID::UnmodeledSideEffects), 0xa100a041ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1351 = MOV16o16a
  { 1352,	1,	1,	0,	"MOV16r0", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x31000060ULL, NULL, ImplicitList1, Barriers1, OperandInfo104 },  // Inst #1352 = MOV16r0
  { 1353,	2,	1,	0,	"MOV16ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xb8006042ULL, NULL, NULL, NULL, OperandInfo61 },  // Inst #1353 = MOV16ri
  { 1354,	6,	1,	0,	"MOV16rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x8b000046ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1354 = MOV16rm
  { 1355,	2,	1,	0,	"MOV16rr", 0, 0x89000043ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #1355 = MOV16rr
  { 1356,	2,	1,	0,	"MOV16rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x8b000045ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #1356 = MOV16rr_REV
  { 1357,	2,	1,	0,	"MOV16rs", 0|(1<<TID::UnmodeledSideEffects), 0x8c000043ULL, NULL, NULL, NULL, OperandInfo159 },  // Inst #1357 = MOV16rs
  { 1358,	6,	1,	0,	"MOV16sm", 0|(1<<TID::UnmodeledSideEffects), 0x8e000046ULL, NULL, NULL, NULL, OperandInfo160 },  // Inst #1358 = MOV16sm
  { 1359,	2,	1,	0,	"MOV16sr", 0|(1<<TID::UnmodeledSideEffects), 0x8e000045ULL, NULL, NULL, NULL, OperandInfo161 },  // Inst #1359 = MOV16sr
  { 1360,	1,	1,	0,	"MOV32ao32", 0|(1<<TID::UnmodeledSideEffects), 0xa300a001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1360 = MOV32ao32
  { 1361,	2,	1,	0,	"MOV32cr", 0|(1<<TID::UnmodeledSideEffects), 0x22000105ULL, NULL, NULL, NULL, OperandInfo162 },  // Inst #1361 = MOV32cr
  { 1362,	2,	1,	0,	"MOV32dr", 0|(1<<TID::UnmodeledSideEffects), 0x23000105ULL, NULL, NULL, NULL, OperandInfo163 },  // Inst #1362 = MOV32dr
  { 1363,	6,	0,	0,	"MOV32mi", 0|(1<<TID::MayStore), 0xc700a018ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #1363 = MOV32mi
  { 1364,	6,	0,	0,	"MOV32mr", 0|(1<<TID::MayStore), 0x89000004ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #1364 = MOV32mr
  { 1365,	6,	0,	0,	"MOV32mr_TC", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x89000004ULL, NULL, NULL, NULL, OperandInfo164 },  // Inst #1365 = MOV32mr_TC
  { 1366,	6,	1,	0,	"MOV32ms", 0|(1<<TID::UnmodeledSideEffects), 0x8c000004ULL, NULL, NULL, NULL, OperandInfo158 },  // Inst #1366 = MOV32ms
  { 1367,	1,	0,	0,	"MOV32o32a", 0|(1<<TID::UnmodeledSideEffects), 0xa100a001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1367 = MOV32o32a
  { 1368,	1,	1,	0,	"MOV32r0", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x31000020ULL, NULL, ImplicitList1, Barriers1, OperandInfo64 },  // Inst #1368 = MOV32r0
  { 1369,	2,	1,	0,	"MOV32rc", 0|(1<<TID::UnmodeledSideEffects), 0x20000103ULL, NULL, NULL, NULL, OperandInfo165 },  // Inst #1369 = MOV32rc
  { 1370,	2,	1,	0,	"MOV32rd", 0|(1<<TID::UnmodeledSideEffects), 0x21000103ULL, NULL, NULL, NULL, OperandInfo166 },  // Inst #1370 = MOV32rd
  { 1371,	2,	1,	0,	"MOV32ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xb800a002ULL, NULL, NULL, NULL, OperandInfo62 },  // Inst #1371 = MOV32ri
  { 1372,	6,	1,	0,	"MOV32rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x8b000006ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1372 = MOV32rm
  { 1373,	6,	1,	0,	"MOV32rm_TC", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0x8b000006ULL, NULL, NULL, NULL, OperandInfo167 },  // Inst #1373 = MOV32rm_TC
  { 1374,	2,	1,	0,	"MOV32rr", 0, 0x89000003ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #1374 = MOV32rr
  { 1375,	2,	1,	0,	"MOV32rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x8b000005ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #1375 = MOV32rr_REV
  { 1376,	2,	1,	0,	"MOV32rr_TC", 0, 0x89000003ULL, NULL, NULL, NULL, OperandInfo168 },  // Inst #1376 = MOV32rr_TC
  { 1377,	2,	1,	0,	"MOV32rs", 0|(1<<TID::UnmodeledSideEffects), 0x8c000003ULL, NULL, NULL, NULL, OperandInfo169 },  // Inst #1377 = MOV32rs
  { 1378,	6,	1,	0,	"MOV32sm", 0|(1<<TID::UnmodeledSideEffects), 0x8e000006ULL, NULL, NULL, NULL, OperandInfo160 },  // Inst #1378 = MOV32sm
  { 1379,	2,	1,	0,	"MOV32sr", 0|(1<<TID::UnmodeledSideEffects), 0x8e000005ULL, NULL, NULL, NULL, OperandInfo170 },  // Inst #1379 = MOV32sr
  { 1380,	6,	1,	0,	"MOV64FSrm", 0|(1<<TID::MayLoad), 0x8b101006ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1380 = MOV64FSrm
  { 1381,	6,	1,	0,	"MOV64GSrm", 0|(1<<TID::MayLoad), 0x8b201006ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1381 = MOV64GSrm
  { 1382,	1,	1,	0,	"MOV64ao64", 0|(1<<TID::UnmodeledSideEffects), 0xa300b001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1382 = MOV64ao64
  { 1383,	1,	1,	0,	"MOV64ao8", 0|(1<<TID::UnmodeledSideEffects), 0xa2003001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1383 = MOV64ao8
  { 1384,	2,	1,	0,	"MOV64cr", 0|(1<<TID::UnmodeledSideEffects), 0x22000105ULL, NULL, NULL, NULL, OperandInfo171 },  // Inst #1384 = MOV64cr
  { 1385,	2,	1,	0,	"MOV64dr", 0|(1<<TID::UnmodeledSideEffects), 0x23000105ULL, NULL, NULL, NULL, OperandInfo172 },  // Inst #1385 = MOV64dr
  { 1386,	6,	0,	0,	"MOV64mi32", 0|(1<<TID::MayStore), 0xc700b018ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #1386 = MOV64mi32
  { 1387,	6,	0,	0,	"MOV64mr", 0|(1<<TID::MayStore), 0x89001004ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #1387 = MOV64mr
  { 1388,	6,	0,	0,	"MOV64mr_TC", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x89001004ULL, NULL, NULL, NULL, OperandInfo173 },  // Inst #1388 = MOV64mr_TC
  { 1389,	6,	1,	0,	"MOV64ms", 0|(1<<TID::UnmodeledSideEffects), 0x8c001004ULL, NULL, NULL, NULL, OperandInfo158 },  // Inst #1389 = MOV64ms
  { 1390,	1,	0,	0,	"MOV64o64a", 0|(1<<TID::UnmodeledSideEffects), 0xa100b001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1390 = MOV64o64a
  { 1391,	1,	0,	0,	"MOV64o8a", 0|(1<<TID::UnmodeledSideEffects), 0xa0003001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1391 = MOV64o8a
  { 1392,	1,	1,	0,	"MOV64r0", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x31000020ULL, NULL, ImplicitList1, Barriers1, OperandInfo65 },  // Inst #1392 = MOV64r0
  { 1393,	2,	1,	0,	"MOV64rc", 0|(1<<TID::UnmodeledSideEffects), 0x20000103ULL, NULL, NULL, NULL, OperandInfo174 },  // Inst #1393 = MOV64rc
  { 1394,	2,	1,	0,	"MOV64rd", 0|(1<<TID::UnmodeledSideEffects), 0x21000103ULL, NULL, NULL, NULL, OperandInfo175 },  // Inst #1394 = MOV64rd
  { 1395,	2,	1,	0,	"MOV64ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xb800f002ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #1395 = MOV64ri
  { 1396,	2,	1,	0,	"MOV64ri32", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xc700b010ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #1396 = MOV64ri32
  { 1397,	2,	1,	0,	"MOV64ri64i32", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xb800a002ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #1397 = MOV64ri64i32
  { 1398,	2,	1,	0,	"MOV64ri_alt", 0|(1<<TID::UnmodeledSideEffects), 0xb800f002ULL, NULL, NULL, NULL, OperandInfo63 },  // Inst #1398 = MOV64ri_alt
  { 1399,	6,	1,	0,	"MOV64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x8b001006ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1399 = MOV64rm
  { 1400,	6,	1,	0,	"MOV64rm_TC", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0x8b001006ULL, NULL, NULL, NULL, OperandInfo176 },  // Inst #1400 = MOV64rm_TC
  { 1401,	2,	1,	0,	"MOV64rr", 0, 0x89001003ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #1401 = MOV64rr
  { 1402,	2,	1,	0,	"MOV64rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x8b001005ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #1402 = MOV64rr_REV
  { 1403,	2,	1,	0,	"MOV64rr_TC", 0, 0x89001003ULL, NULL, NULL, NULL, OperandInfo177 },  // Inst #1403 = MOV64rr_TC
  { 1404,	2,	1,	0,	"MOV64rs", 0|(1<<TID::UnmodeledSideEffects), 0x8c001003ULL, NULL, NULL, NULL, OperandInfo178 },  // Inst #1404 = MOV64rs
  { 1405,	6,	1,	0,	"MOV64sm", 0|(1<<TID::UnmodeledSideEffects), 0x8e001006ULL, NULL, NULL, NULL, OperandInfo160 },  // Inst #1405 = MOV64sm
  { 1406,	2,	1,	0,	"MOV64sr", 0|(1<<TID::UnmodeledSideEffects), 0x8e001005ULL, NULL, NULL, NULL, OperandInfo179 },  // Inst #1406 = MOV64sr
  { 1407,	2,	1,	0,	"MOV64toPQIrr", 0, 0x6e801145ULL, NULL, NULL, NULL, OperandInfo180 },  // Inst #1407 = MOV64toPQIrr
  { 1408,	6,	1,	0,	"MOV64toSDrm", 0|(1<<TID::MayLoad), 0x7e400c06ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #1408 = MOV64toSDrm
  { 1409,	2,	1,	0,	"MOV64toSDrr", 0, 0x6e801145ULL, NULL, NULL, NULL, OperandInfo93 },  // Inst #1409 = MOV64toSDrr
  { 1410,	1,	1,	0,	"MOV8ao8", 0|(1<<TID::UnmodeledSideEffects), 0xa200a001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1410 = MOV8ao8
  { 1411,	6,	0,	0,	"MOV8mi", 0|(1<<TID::MayStore), 0xc6002018ULL, NULL, NULL, NULL, OperandInfo10 },  // Inst #1411 = MOV8mi
  { 1412,	6,	0,	0,	"MOV8mr", 0|(1<<TID::MayStore), 0x88000004ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #1412 = MOV8mr
  { 1413,	6,	0,	0,	"MOV8mr_NOREX", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x88000004ULL, NULL, NULL, NULL, OperandInfo181 },  // Inst #1413 = MOV8mr_NOREX
  { 1414,	1,	0,	0,	"MOV8o8a", 0|(1<<TID::UnmodeledSideEffects), 0xa000a001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #1414 = MOV8o8a
  { 1415,	1,	1,	0,	"MOV8r0", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x30000020ULL, NULL, ImplicitList1, Barriers1, OperandInfo105 },  // Inst #1415 = MOV8r0
  { 1416,	2,	1,	0,	"MOV8ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xb0002002ULL, NULL, NULL, NULL, OperandInfo79 },  // Inst #1416 = MOV8ri
  { 1417,	6,	1,	0,	"MOV8rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x8a000006ULL, NULL, NULL, NULL, OperandInfo80 },  // Inst #1417 = MOV8rm
  { 1418,	6,	1,	0,	"MOV8rm_NOREX", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0x8a000006ULL, NULL, NULL, NULL, OperandInfo182 },  // Inst #1418 = MOV8rm_NOREX
  { 1419,	2,	1,	0,	"MOV8rr", 0, 0x88000003ULL, NULL, NULL, NULL, OperandInfo81 },  // Inst #1419 = MOV8rr
  { 1420,	2,	1,	0,	"MOV8rr_NOREX", 0, 0x88000003ULL, NULL, NULL, NULL, OperandInfo183 },  // Inst #1420 = MOV8rr_NOREX
  { 1421,	2,	1,	0,	"MOV8rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x8a000005ULL, NULL, NULL, NULL, OperandInfo81 },  // Inst #1421 = MOV8rr_REV
  { 1422,	6,	0,	0,	"MOVAPDmr", 0|(1<<TID::MayStore), 0x29800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1422 = MOVAPDmr
  { 1423,	6,	1,	0,	"MOVAPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x28800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1423 = MOVAPDrm
  { 1424,	2,	1,	0,	"MOVAPDrr", 0, 0x28800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1424 = MOVAPDrr
  { 1425,	6,	0,	0,	"MOVAPSmr", 0|(1<<TID::MayStore), 0x29400104ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1425 = MOVAPSmr
  { 1426,	6,	1,	0,	"MOVAPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x28400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1426 = MOVAPSrm
  { 1427,	2,	1,	0,	"MOVAPSrr", 0, 0x28400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1427 = MOVAPSrr
  { 1428,	6,	1,	0,	"MOVDDUPrm", 0|(1<<TID::MayLoad), 0x12800b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1428 = MOVDDUPrm
  { 1429,	2,	1,	0,	"MOVDDUPrr", 0, 0x12800b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1429 = MOVDDUPrr
  { 1430,	6,	1,	0,	"MOVDI2PDIrm", 0|(1<<TID::MayLoad), 0x6e800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1430 = MOVDI2PDIrm
  { 1431,	2,	1,	0,	"MOVDI2PDIrr", 0, 0x6e800145ULL, NULL, NULL, NULL, OperandInfo185 },  // Inst #1431 = MOVDI2PDIrr
  { 1432,	6,	1,	0,	"MOVDI2SSrm", 0|(1<<TID::MayLoad), 0x6e800146ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #1432 = MOVDI2SSrm
  { 1433,	2,	1,	0,	"MOVDI2SSrr", 0, 0x6e800145ULL, NULL, NULL, NULL, OperandInfo96 },  // Inst #1433 = MOVDI2SSrr
  { 1434,	6,	0,	0,	"MOVDQAmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x7fc00144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1434 = MOVDQAmr
  { 1435,	6,	1,	0,	"MOVDQArm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x6fc00146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1435 = MOVDQArm
  { 1436,	2,	1,	0,	"MOVDQArr", 0, 0x6fc00145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1436 = MOVDQArr
  { 1437,	6,	0,	0,	"MOVDQUmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x7fc00c04ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1437 = MOVDQUmr
  { 1438,	6,	0,	0,	"MOVDQUmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x7fc00c04ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1438 = MOVDQUmr_Int
  { 1439,	6,	1,	0,	"MOVDQUrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x6fc00c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1439 = MOVDQUrm
  { 1440,	6,	1,	0,	"MOVDQUrm_Int", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x6fc00c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1440 = MOVDQUrm_Int
  { 1441,	3,	1,	0,	"MOVHLPSrr", 0, 0x12400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1441 = MOVHLPSrr
  { 1442,	6,	0,	0,	"MOVHPDmr", 0|(1<<TID::MayStore), 0x17800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1442 = MOVHPDmr
  { 1443,	7,	1,	0,	"MOVHPDrm", 0|(1<<TID::MayLoad), 0x16800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1443 = MOVHPDrm
  { 1444,	6,	0,	0,	"MOVHPSmr", 0|(1<<TID::MayStore), 0x17400104ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1444 = MOVHPSmr
  { 1445,	7,	1,	0,	"MOVHPSrm", 0|(1<<TID::MayLoad), 0x16400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1445 = MOVHPSrm
  { 1446,	3,	1,	0,	"MOVLHPSrr", 0, 0x16400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1446 = MOVLHPSrr
  { 1447,	6,	0,	0,	"MOVLPDmr", 0|(1<<TID::MayStore), 0x13800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1447 = MOVLPDmr
  { 1448,	7,	1,	0,	"MOVLPDrm", 0|(1<<TID::MayLoad), 0x12800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1448 = MOVLPDrm
  { 1449,	6,	0,	0,	"MOVLPSmr", 0|(1<<TID::MayStore), 0x13400104ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1449 = MOVLPSmr
  { 1450,	7,	1,	0,	"MOVLPSrm", 0|(1<<TID::MayLoad), 0x12400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1450 = MOVLPSrm
  { 1451,	6,	0,	0,	"MOVLQ128mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xd6800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1451 = MOVLQ128mr
  { 1452,	2,	1,	0,	"MOVMSKPDrr", 0, 0x50800145ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #1452 = MOVMSKPDrr
  { 1453,	2,	1,	0,	"MOVMSKPSrr", 0, 0x50400105ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #1453 = MOVMSKPSrr
  { 1454,	6,	1,	0,	"MOVNTDQArm", 0|(1<<TID::MayLoad), 0x2ac00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1454 = MOVNTDQArm
  { 1455,	6,	0,	0,	"MOVNTDQ_64mr", 0|(1<<TID::MayStore), 0xe7800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1455 = MOVNTDQ_64mr
  { 1456,	6,	0,	0,	"MOVNTDQmr", 0|(1<<TID::MayStore), 0xe7c00144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1456 = MOVNTDQmr
  { 1457,	6,	0,	0,	"MOVNTDQmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xe7c00144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1457 = MOVNTDQmr_Int
  { 1458,	6,	0,	0,	"MOVNTI_64mr", 0|(1<<TID::MayStore), 0xc3001104ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #1458 = MOVNTI_64mr
  { 1459,	6,	0,	0,	"MOVNTImr", 0|(1<<TID::MayStore), 0xc3000104ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #1459 = MOVNTImr
  { 1460,	6,	0,	0,	"MOVNTImr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xc3000104ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #1460 = MOVNTImr_Int
  { 1461,	6,	0,	0,	"MOVNTPDmr", 0|(1<<TID::MayStore), 0x2b800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1461 = MOVNTPDmr
  { 1462,	6,	0,	0,	"MOVNTPDmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x2b800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1462 = MOVNTPDmr_Int
  { 1463,	6,	0,	0,	"MOVNTPSmr", 0|(1<<TID::MayStore), 0x2b400104ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1463 = MOVNTPSmr
  { 1464,	6,	0,	0,	"MOVNTPSmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x2b400104ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1464 = MOVNTPSmr_Int
  { 1465,	2,	1,	0,	"MOVPC32r", 0|(1<<TID::NotDuplicable), 0xe800a000ULL, ImplicitList2, NULL, NULL, OperandInfo62 },  // Inst #1465 = MOVPC32r
  { 1466,	6,	0,	0,	"MOVPDI2DImr", 0|(1<<TID::MayStore), 0x7e800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1466 = MOVPDI2DImr
  { 1467,	2,	1,	0,	"MOVPDI2DIrr", 0, 0x7e800143ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #1467 = MOVPDI2DIrr
  { 1468,	6,	0,	0,	"MOVPQI2QImr", 0|(1<<TID::MayStore), 0xd6800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1468 = MOVPQI2QImr
  { 1469,	2,	1,	0,	"MOVPQIto64rr", 0, 0x7e801143ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #1469 = MOVPQIto64rr
  { 1470,	6,	1,	0,	"MOVQI2PQIrm", 0|(1<<TID::MayLoad), 0x7e000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1470 = MOVQI2PQIrm
  { 1471,	2,	1,	0,	"MOVQxrxr", 0|(1<<TID::UnmodeledSideEffects), 0x7e000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1471 = MOVQxrxr
  { 1472,	0,	0,	0,	"MOVSB", 0|(1<<TID::UnmodeledSideEffects), 0xa4000001ULL, ImplicitList36, ImplicitList37, NULL, 0 },  // Inst #1472 = MOVSB
  { 1473,	0,	0,	0,	"MOVSD", 0|(1<<TID::UnmodeledSideEffects), 0xa5000001ULL, ImplicitList36, ImplicitList37, NULL, 0 },  // Inst #1473 = MOVSD
  { 1474,	6,	0,	0,	"MOVSDmr", 0|(1<<TID::MayStore), 0x11000b04ULL, NULL, NULL, NULL, OperandInfo186 },  // Inst #1474 = MOVSDmr
  { 1475,	6,	1,	0,	"MOVSDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x10000b06ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #1475 = MOVSDrm
  { 1476,	3,	1,	0,	"MOVSDrr", 0, 0x10000b05ULL, NULL, NULL, NULL, OperandInfo187 },  // Inst #1476 = MOVSDrr
  { 1477,	6,	0,	0,	"MOVSDto64mr", 0|(1<<TID::MayStore), 0x7e801144ULL, NULL, NULL, NULL, OperandInfo186 },  // Inst #1477 = MOVSDto64mr
  { 1478,	2,	1,	0,	"MOVSDto64rr", 0, 0x7e801143ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #1478 = MOVSDto64rr
  { 1479,	6,	1,	0,	"MOVSHDUPrm", 0|(1<<TID::MayLoad), 0x16400c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1479 = MOVSHDUPrm
  { 1480,	2,	1,	0,	"MOVSHDUPrr", 0, 0x16400c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1480 = MOVSHDUPrr
  { 1481,	6,	1,	0,	"MOVSLDUPrm", 0|(1<<TID::MayLoad), 0x12400c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1481 = MOVSLDUPrm
  { 1482,	2,	1,	0,	"MOVSLDUPrr", 0, 0x12400c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1482 = MOVSLDUPrr
  { 1483,	0,	0,	0,	"MOVSQ", 0|(1<<TID::UnmodeledSideEffects), 0xa5001001ULL, ImplicitList36, ImplicitList37, NULL, 0 },  // Inst #1483 = MOVSQ
  { 1484,	6,	0,	0,	"MOVSS2DImr", 0|(1<<TID::MayStore), 0x7e800144ULL, NULL, NULL, NULL, OperandInfo188 },  // Inst #1484 = MOVSS2DImr
  { 1485,	2,	1,	0,	"MOVSS2DIrr", 0, 0x7e800143ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #1485 = MOVSS2DIrr
  { 1486,	6,	0,	0,	"MOVSSmr", 0|(1<<TID::MayStore), 0x11000c04ULL, NULL, NULL, NULL, OperandInfo188 },  // Inst #1486 = MOVSSmr
  { 1487,	6,	1,	0,	"MOVSSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x10000c06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #1487 = MOVSSrm
  { 1488,	3,	1,	0,	"MOVSSrr", 0, 0x10000c05ULL, NULL, NULL, NULL, OperandInfo189 },  // Inst #1488 = MOVSSrr
  { 1489,	0,	0,	0,	"MOVSW", 0|(1<<TID::UnmodeledSideEffects), 0xa5000041ULL, ImplicitList36, ImplicitList37, NULL, 0 },  // Inst #1489 = MOVSW
  { 1490,	6,	1,	0,	"MOVSX16rm8", 0|(1<<TID::MayLoad), 0xbe000106ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1490 = MOVSX16rm8
  { 1491,	6,	1,	0,	"MOVSX16rm8W", 0|(1<<TID::UnmodeledSideEffects), 0xbe000146ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1491 = MOVSX16rm8W
  { 1492,	2,	1,	0,	"MOVSX16rr8", 0, 0xbe000105ULL, NULL, NULL, NULL, OperandInfo190 },  // Inst #1492 = MOVSX16rr8
  { 1493,	2,	1,	0,	"MOVSX16rr8W", 0|(1<<TID::UnmodeledSideEffects), 0xbe000145ULL, NULL, NULL, NULL, OperandInfo190 },  // Inst #1493 = MOVSX16rr8W
  { 1494,	6,	1,	0,	"MOVSX32rm16", 0|(1<<TID::MayLoad), 0xbf000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1494 = MOVSX32rm16
  { 1495,	6,	1,	0,	"MOVSX32rm8", 0|(1<<TID::MayLoad), 0xbe000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1495 = MOVSX32rm8
  { 1496,	2,	1,	0,	"MOVSX32rr16", 0, 0xbf000105ULL, NULL, NULL, NULL, OperandInfo191 },  // Inst #1496 = MOVSX32rr16
  { 1497,	2,	1,	0,	"MOVSX32rr8", 0, 0xbe000105ULL, NULL, NULL, NULL, OperandInfo192 },  // Inst #1497 = MOVSX32rr8
  { 1498,	6,	1,	0,	"MOVSX64rm16", 0|(1<<TID::MayLoad), 0xbf001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1498 = MOVSX64rm16
  { 1499,	6,	1,	0,	"MOVSX64rm32", 0|(1<<TID::MayLoad), 0x63001006ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1499 = MOVSX64rm32
  { 1500,	6,	1,	0,	"MOVSX64rm8", 0|(1<<TID::MayLoad), 0xbe001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1500 = MOVSX64rm8
  { 1501,	2,	1,	0,	"MOVSX64rr16", 0, 0xbf001105ULL, NULL, NULL, NULL, OperandInfo193 },  // Inst #1501 = MOVSX64rr16
  { 1502,	2,	1,	0,	"MOVSX64rr32", 0, 0x63001005ULL, NULL, NULL, NULL, OperandInfo139 },  // Inst #1502 = MOVSX64rr32
  { 1503,	2,	1,	0,	"MOVSX64rr8", 0, 0xbe001105ULL, NULL, NULL, NULL, OperandInfo194 },  // Inst #1503 = MOVSX64rr8
  { 1504,	6,	0,	0,	"MOVUPDmr", 0|(1<<TID::MayStore), 0x11800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1504 = MOVUPDmr
  { 1505,	6,	0,	0,	"MOVUPDmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x11800144ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1505 = MOVUPDmr_Int
  { 1506,	6,	1,	0,	"MOVUPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x10800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1506 = MOVUPDrm
  { 1507,	6,	1,	0,	"MOVUPDrm_Int", 0|(1<<TID::MayLoad), 0x10800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1507 = MOVUPDrm_Int
  { 1508,	2,	1,	0,	"MOVUPDrr", 0, 0x10800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1508 = MOVUPDrr
  { 1509,	6,	0,	0,	"MOVUPSmr", 0|(1<<TID::MayStore), 0x11400104ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1509 = MOVUPSmr
  { 1510,	6,	0,	0,	"MOVUPSmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x11400104ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #1510 = MOVUPSmr_Int
  { 1511,	6,	1,	0,	"MOVUPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x10400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1511 = MOVUPSrm
  { 1512,	6,	1,	0,	"MOVUPSrm_Int", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x10400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1512 = MOVUPSrm_Int
  { 1513,	2,	1,	0,	"MOVUPSrr", 0, 0x10400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1513 = MOVUPSrr
  { 1514,	6,	1,	0,	"MOVZDI2PDIrm", 0|(1<<TID::MayLoad), 0x6e800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1514 = MOVZDI2PDIrm
  { 1515,	2,	1,	0,	"MOVZDI2PDIrr", 0, 0x6e800145ULL, NULL, NULL, NULL, OperandInfo185 },  // Inst #1515 = MOVZDI2PDIrr
  { 1516,	6,	1,	0,	"MOVZPQILo2PQIrm", 0|(1<<TID::MayLoad), 0x7e000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1516 = MOVZPQILo2PQIrm
  { 1517,	2,	1,	0,	"MOVZPQILo2PQIrr", 0, 0x7e000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1517 = MOVZPQILo2PQIrr
  { 1518,	6,	1,	0,	"MOVZQI2PQIrm", 0|(1<<TID::MayLoad), 0x7e000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1518 = MOVZQI2PQIrm
  { 1519,	2,	1,	0,	"MOVZQI2PQIrr", 0, 0x6e801145ULL, NULL, NULL, NULL, OperandInfo180 },  // Inst #1519 = MOVZQI2PQIrr
  { 1520,	6,	1,	0,	"MOVZX16rm8", 0|(1<<TID::MayLoad), 0xb6000106ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1520 = MOVZX16rm8
  { 1521,	6,	1,	0,	"MOVZX16rm8W", 0|(1<<TID::UnmodeledSideEffects), 0xb6000146ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1521 = MOVZX16rm8W
  { 1522,	2,	1,	0,	"MOVZX16rr8", 0, 0xb6000105ULL, NULL, NULL, NULL, OperandInfo190 },  // Inst #1522 = MOVZX16rr8
  { 1523,	2,	1,	0,	"MOVZX16rr8W", 0|(1<<TID::UnmodeledSideEffects), 0xb6000145ULL, NULL, NULL, NULL, OperandInfo190 },  // Inst #1523 = MOVZX16rr8W
  { 1524,	6,	1,	0,	"MOVZX32_NOREXrm8", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xb6000106ULL, NULL, NULL, NULL, OperandInfo195 },  // Inst #1524 = MOVZX32_NOREXrm8
  { 1525,	2,	1,	0,	"MOVZX32_NOREXrr8", 0|(1<<TID::UnmodeledSideEffects), 0xb6000105ULL, NULL, NULL, NULL, OperandInfo196 },  // Inst #1525 = MOVZX32_NOREXrr8
  { 1526,	6,	1,	0,	"MOVZX32rm16", 0|(1<<TID::MayLoad), 0xb7000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1526 = MOVZX32rm16
  { 1527,	6,	1,	0,	"MOVZX32rm8", 0|(1<<TID::MayLoad), 0xb6000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1527 = MOVZX32rm8
  { 1528,	2,	1,	0,	"MOVZX32rr16", 0, 0xb7000105ULL, NULL, NULL, NULL, OperandInfo191 },  // Inst #1528 = MOVZX32rr16
  { 1529,	2,	1,	0,	"MOVZX32rr8", 0, 0xb6000105ULL, NULL, NULL, NULL, OperandInfo192 },  // Inst #1529 = MOVZX32rr8
  { 1530,	6,	1,	0,	"MOVZX64rm16", 0|(1<<TID::MayLoad), 0xb7000106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1530 = MOVZX64rm16
  { 1531,	6,	1,	0,	"MOVZX64rm16_Q", 0|(1<<TID::UnmodeledSideEffects), 0xb7001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1531 = MOVZX64rm16_Q
  { 1532,	6,	1,	0,	"MOVZX64rm32", 0|(1<<TID::MayLoad), 0x8b000006ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1532 = MOVZX64rm32
  { 1533,	6,	1,	0,	"MOVZX64rm8", 0|(1<<TID::MayLoad), 0xb6000106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1533 = MOVZX64rm8
  { 1534,	6,	1,	0,	"MOVZX64rm8_Q", 0|(1<<TID::UnmodeledSideEffects), 0xb6001106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1534 = MOVZX64rm8_Q
  { 1535,	2,	1,	0,	"MOVZX64rr16", 0, 0xb7000105ULL, NULL, NULL, NULL, OperandInfo193 },  // Inst #1535 = MOVZX64rr16
  { 1536,	2,	1,	0,	"MOVZX64rr16_Q", 0|(1<<TID::UnmodeledSideEffects), 0xb7001105ULL, NULL, NULL, NULL, OperandInfo193 },  // Inst #1536 = MOVZX64rr16_Q
  { 1537,	2,	1,	0,	"MOVZX64rr32", 0, 0x89000003ULL, NULL, NULL, NULL, OperandInfo139 },  // Inst #1537 = MOVZX64rr32
  { 1538,	2,	1,	0,	"MOVZX64rr8", 0, 0xb6000105ULL, NULL, NULL, NULL, OperandInfo194 },  // Inst #1538 = MOVZX64rr8
  { 1539,	2,	1,	0,	"MOVZX64rr8_Q", 0|(1<<TID::UnmodeledSideEffects), 0xb6001105ULL, NULL, NULL, NULL, OperandInfo194 },  // Inst #1539 = MOVZX64rr8_Q
  { 1540,	2,	1,	0,	"MOV_Fp3232", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #1540 = MOV_Fp3232
  { 1541,	2,	1,	0,	"MOV_Fp3264", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo197 },  // Inst #1541 = MOV_Fp3264
  { 1542,	2,	1,	0,	"MOV_Fp3280", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo198 },  // Inst #1542 = MOV_Fp3280
  { 1543,	2,	1,	0,	"MOV_Fp6432", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo199 },  // Inst #1543 = MOV_Fp6432
  { 1544,	2,	1,	0,	"MOV_Fp6464", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #1544 = MOV_Fp6464
  { 1545,	2,	1,	0,	"MOV_Fp6480", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo200 },  // Inst #1545 = MOV_Fp6480
  { 1546,	2,	1,	0,	"MOV_Fp8032", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo201 },  // Inst #1546 = MOV_Fp8032
  { 1547,	2,	1,	0,	"MOV_Fp8064", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo202 },  // Inst #1547 = MOV_Fp8064
  { 1548,	2,	1,	0,	"MOV_Fp8080", 0, 0x70000ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #1548 = MOV_Fp8080
  { 1549,	8,	1,	0,	"MPSADBWrmi", 0|(1<<TID::MayLoad), 0x42c02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #1549 = MPSADBWrmi
  { 1550,	4,	1,	0,	"MPSADBWrri", 0, 0x42c02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #1550 = MPSADBWrri
  { 1551,	5,	0,	0,	"MUL16m", 0|(1<<TID::MayLoad), 0xf700005cULL, ImplicitList12, ImplicitList21, Barriers1, OperandInfo34 },  // Inst #1551 = MUL16m
  { 1552,	1,	0,	0,	"MUL16r", 0, 0xf7000054ULL, ImplicitList12, ImplicitList21, Barriers1, OperandInfo104 },  // Inst #1552 = MUL16r
  { 1553,	5,	0,	0,	"MUL32m", 0|(1<<TID::MayLoad), 0xf700001cULL, ImplicitList13, ImplicitList18, Barriers6, OperandInfo34 },  // Inst #1553 = MUL32m
  { 1554,	1,	0,	0,	"MUL32r", 0, 0xf7000014ULL, ImplicitList13, ImplicitList18, Barriers6, OperandInfo64 },  // Inst #1554 = MUL32r
  { 1555,	5,	0,	0,	"MUL64m", 0|(1<<TID::MayLoad), 0xf700101cULL, ImplicitList15, ImplicitList17, Barriers1, OperandInfo34 },  // Inst #1555 = MUL64m
  { 1556,	1,	0,	0,	"MUL64r", 0, 0xf7001014ULL, ImplicitList15, ImplicitList17, Barriers1, OperandInfo65 },  // Inst #1556 = MUL64r
  { 1557,	5,	0,	0,	"MUL8m", 0|(1<<TID::MayLoad), 0xf600001cULL, ImplicitList11, ImplicitList22, Barriers1, OperandInfo34 },  // Inst #1557 = MUL8m
  { 1558,	1,	0,	0,	"MUL8r", 0, 0xf6000014ULL, ImplicitList11, ImplicitList22, Barriers1, OperandInfo105 },  // Inst #1558 = MUL8r
  { 1559,	7,	1,	0,	"MULPDrm", 0|(1<<TID::MayLoad), 0x59800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1559 = MULPDrm
  { 1560,	3,	1,	0,	"MULPDrr", 0|(1<<TID::Commutable), 0x59800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1560 = MULPDrr
  { 1561,	7,	1,	0,	"MULPSrm", 0|(1<<TID::MayLoad), 0x59400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1561 = MULPSrm
  { 1562,	3,	1,	0,	"MULPSrr", 0|(1<<TID::Commutable), 0x59400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1562 = MULPSrr
  { 1563,	7,	1,	0,	"MULSDrm", 0|(1<<TID::MayLoad), 0x59000b06ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #1563 = MULSDrm
  { 1564,	7,	1,	0,	"MULSDrm_Int", 0|(1<<TID::MayLoad), 0x59000b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1564 = MULSDrm_Int
  { 1565,	3,	1,	0,	"MULSDrr", 0|(1<<TID::Commutable), 0x59000b05ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #1565 = MULSDrr
  { 1566,	3,	1,	0,	"MULSDrr_Int", 0, 0x59000b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1566 = MULSDrr_Int
  { 1567,	7,	1,	0,	"MULSSrm", 0|(1<<TID::MayLoad), 0x59000c06ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #1567 = MULSSrm
  { 1568,	7,	1,	0,	"MULSSrm_Int", 0|(1<<TID::MayLoad), 0x59000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1568 = MULSSrm_Int
  { 1569,	3,	1,	0,	"MULSSrr", 0|(1<<TID::Commutable), 0x59000c05ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #1569 = MULSSrr
  { 1570,	3,	1,	0,	"MULSSrr_Int", 0, 0x59000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1570 = MULSSrr_Int
  { 1571,	5,	0,	0,	"MUL_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd8000019ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1571 = MUL_F32m
  { 1572,	5,	0,	0,	"MUL_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdc000019ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1572 = MUL_F64m
  { 1573,	5,	0,	0,	"MUL_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xde000019ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1573 = MUL_FI16m
  { 1574,	5,	0,	0,	"MUL_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xda000019ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1574 = MUL_FI32m
  { 1575,	1,	0,	0,	"MUL_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0xc8000902ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #1575 = MUL_FPrST0
  { 1576,	1,	0,	0,	"MUL_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xc8000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #1576 = MUL_FST0r
  { 1577,	3,	1,	0,	"MUL_Fp32", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo36 },  // Inst #1577 = MUL_Fp32
  { 1578,	7,	1,	0,	"MUL_Fp32m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #1578 = MUL_Fp32m
  { 1579,	3,	1,	0,	"MUL_Fp64", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #1579 = MUL_Fp64
  { 1580,	7,	1,	0,	"MUL_Fp64m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #1580 = MUL_Fp64m
  { 1581,	7,	1,	0,	"MUL_Fp64m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #1581 = MUL_Fp64m32
  { 1582,	3,	1,	0,	"MUL_Fp80", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #1582 = MUL_Fp80
  { 1583,	7,	1,	0,	"MUL_Fp80m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #1583 = MUL_Fp80m32
  { 1584,	7,	1,	0,	"MUL_Fp80m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #1584 = MUL_Fp80m64
  { 1585,	7,	1,	0,	"MUL_FpI16m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #1585 = MUL_FpI16m32
  { 1586,	7,	1,	0,	"MUL_FpI16m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #1586 = MUL_FpI16m64
  { 1587,	7,	1,	0,	"MUL_FpI16m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #1587 = MUL_FpI16m80
  { 1588,	7,	1,	0,	"MUL_FpI32m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #1588 = MUL_FpI32m32
  { 1589,	7,	1,	0,	"MUL_FpI32m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #1589 = MUL_FpI32m64
  { 1590,	7,	1,	0,	"MUL_FpI32m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #1590 = MUL_FpI32m80
  { 1591,	1,	0,	0,	"MUL_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0xc8000702ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #1591 = MUL_FrST0
  { 1592,	0,	0,	0,	"MWAIT", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1000126ULL, NULL, NULL, NULL, 0 },  // Inst #1592 = MWAIT
  { 1593,	5,	0,	0,	"NEG16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf700005bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1593 = NEG16m
  { 1594,	2,	1,	0,	"NEG16r", 0, 0xf7000053ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #1594 = NEG16r
  { 1595,	5,	0,	0,	"NEG32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf700001bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1595 = NEG32m
  { 1596,	2,	1,	0,	"NEG32r", 0, 0xf7000013ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #1596 = NEG32r
  { 1597,	5,	0,	0,	"NEG64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf700101bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1597 = NEG64m
  { 1598,	2,	1,	0,	"NEG64r", 0, 0xf7001013ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #1598 = NEG64r
  { 1599,	5,	0,	0,	"NEG8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf600001bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #1599 = NEG8m
  { 1600,	2,	1,	0,	"NEG8r", 0, 0xf6000013ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #1600 = NEG8r
  { 1601,	0,	0,	0,	"NOOP", 0, 0x90000001ULL, NULL, NULL, NULL, 0 },  // Inst #1601 = NOOP
  { 1602,	5,	0,	0,	"NOOPL", 0, 0x1f000118ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1602 = NOOPL
  { 1603,	5,	0,	0,	"NOOPW", 0, 0x1f000158ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1603 = NOOPW
  { 1604,	5,	0,	0,	"NOT16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf700005aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1604 = NOT16m
  { 1605,	2,	1,	0,	"NOT16r", 0, 0xf7000052ULL, NULL, NULL, NULL, OperandInfo102 },  // Inst #1605 = NOT16r
  { 1606,	5,	0,	0,	"NOT32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf700001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1606 = NOT32m
  { 1607,	2,	1,	0,	"NOT32r", 0, 0xf7000012ULL, NULL, NULL, NULL, OperandInfo59 },  // Inst #1607 = NOT32r
  { 1608,	5,	0,	0,	"NOT64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf700101aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1608 = NOT64m
  { 1609,	2,	1,	0,	"NOT64r", 0, 0xf7001012ULL, NULL, NULL, NULL, OperandInfo60 },  // Inst #1609 = NOT64r
  { 1610,	5,	0,	0,	"NOT8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xf600001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1610 = NOT8m
  { 1611,	2,	1,	0,	"NOT8r", 0, 0xf6000012ULL, NULL, NULL, NULL, OperandInfo103 },  // Inst #1611 = NOT8r
  { 1612,	1,	0,	0,	"OR16i16", 0|(1<<TID::UnmodeledSideEffects), 0xd006041ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #1612 = OR16i16
  { 1613,	6,	0,	0,	"OR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x81006059ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1613 = OR16mi
  { 1614,	6,	0,	0,	"OR16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x83002059ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1614 = OR16mi8
  { 1615,	6,	0,	0,	"OR16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x9000044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1615 = OR16mr
  { 1616,	3,	1,	0,	"OR16ri", 0, 0x81006051ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #1616 = OR16ri
  { 1617,	3,	1,	0,	"OR16ri8", 0, 0x83002051ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #1617 = OR16ri8
  { 1618,	7,	1,	0,	"OR16rm", 0|(1<<TID::MayLoad), 0xb000046ULL, NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #1618 = OR16rm
  { 1619,	3,	1,	0,	"OR16rr", 0|(1<<TID::Commutable), 0x9000043ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #1619 = OR16rr
  { 1620,	3,	1,	0,	"OR16rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0xb000045ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #1620 = OR16rr_REV
  { 1621,	1,	0,	0,	"OR32i32", 0|(1<<TID::UnmodeledSideEffects), 0xd00a001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #1621 = OR32i32
  { 1622,	6,	0,	0,	"OR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100a019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1622 = OR32mi
  { 1623,	6,	0,	0,	"OR32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x83002019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1623 = OR32mi8
  { 1624,	6,	0,	0,	"OR32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x9000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1624 = OR32mr
  { 1625,	3,	1,	0,	"OR32ri", 0, 0x8100a011ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #1625 = OR32ri
  { 1626,	3,	1,	0,	"OR32ri8", 0, 0x83002011ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #1626 = OR32ri8
  { 1627,	7,	1,	0,	"OR32rm", 0|(1<<TID::MayLoad), 0xb000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #1627 = OR32rm
  { 1628,	3,	1,	0,	"OR32rr", 0|(1<<TID::Commutable), 0x9000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #1628 = OR32rr
  { 1629,	3,	1,	0,	"OR32rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0xb000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #1629 = OR32rr_REV
  { 1630,	1,	0,	0,	"OR64i32", 0|(1<<TID::UnmodeledSideEffects), 0xd00b001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #1630 = OR64i32
  { 1631,	6,	0,	0,	"OR64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100b019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1631 = OR64mi32
  { 1632,	6,	0,	0,	"OR64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x83003019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1632 = OR64mi8
  { 1633,	6,	0,	0,	"OR64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x9001004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1633 = OR64mr
  { 1634,	3,	1,	0,	"OR64ri32", 0, 0x8100b011ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1634 = OR64ri32
  { 1635,	3,	1,	0,	"OR64ri8", 0, 0x83003011ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1635 = OR64ri8
  { 1636,	7,	1,	0,	"OR64rm", 0|(1<<TID::MayLoad), 0xb001006ULL, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1636 = OR64rm
  { 1637,	3,	1,	0,	"OR64rr", 0|(1<<TID::Commutable), 0x9001003ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #1637 = OR64rr
  { 1638,	3,	1,	0,	"OR64rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0xb001005ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #1638 = OR64rr_REV
  { 1639,	1,	0,	0,	"OR8i8", 0|(1<<TID::UnmodeledSideEffects), 0xc002001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #1639 = OR8i8
  { 1640,	6,	0,	0,	"OR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x80002019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1640 = OR8mi
  { 1641,	6,	0,	0,	"OR8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #1641 = OR8mr
  { 1642,	3,	1,	0,	"OR8ri", 0, 0x80002011ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #1642 = OR8ri
  { 1643,	7,	1,	0,	"OR8rm", 0|(1<<TID::MayLoad), 0xa000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #1643 = OR8rm
  { 1644,	3,	1,	0,	"OR8rr", 0|(1<<TID::Commutable), 0x8000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #1644 = OR8rr
  { 1645,	3,	1,	0,	"OR8rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0xa000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #1645 = OR8rr_REV
  { 1646,	7,	1,	0,	"ORPDrm", 0|(1<<TID::MayLoad), 0x56800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1646 = ORPDrm
  { 1647,	3,	1,	0,	"ORPDrr", 0|(1<<TID::Commutable), 0x56800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1647 = ORPDrr
  { 1648,	7,	1,	0,	"ORPSrm", 0|(1<<TID::MayLoad), 0x56400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1648 = ORPSrm
  { 1649,	3,	1,	0,	"ORPSrr", 0|(1<<TID::Commutable), 0x56400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1649 = ORPSrr
  { 1650,	1,	0,	0,	"OUT16ir", 0|(1<<TID::UnmodeledSideEffects), 0xe7002041ULL, ImplicitList12, NULL, NULL, OperandInfo2 },  // Inst #1650 = OUT16ir
  { 1651,	0,	0,	0,	"OUT16rr", 0|(1<<TID::UnmodeledSideEffects), 0xef000041ULL, ImplicitList38, NULL, NULL, 0 },  // Inst #1651 = OUT16rr
  { 1652,	1,	0,	0,	"OUT32ir", 0|(1<<TID::UnmodeledSideEffects), 0xe7002001ULL, ImplicitList13, NULL, NULL, OperandInfo2 },  // Inst #1652 = OUT32ir
  { 1653,	0,	0,	0,	"OUT32rr", 0|(1<<TID::UnmodeledSideEffects), 0xef000001ULL, ImplicitList39, NULL, NULL, 0 },  // Inst #1653 = OUT32rr
  { 1654,	1,	0,	0,	"OUT8ir", 0|(1<<TID::UnmodeledSideEffects), 0xe6002001ULL, ImplicitList11, NULL, NULL, OperandInfo2 },  // Inst #1654 = OUT8ir
  { 1655,	0,	0,	0,	"OUT8rr", 0|(1<<TID::UnmodeledSideEffects), 0xee000001ULL, ImplicitList40, NULL, NULL, 0 },  // Inst #1655 = OUT8rr
  { 1656,	0,	0,	0,	"OUTSB", 0|(1<<TID::UnmodeledSideEffects), 0x6e000001ULL, NULL, NULL, NULL, 0 },  // Inst #1656 = OUTSB
  { 1657,	0,	0,	0,	"OUTSD", 0|(1<<TID::UnmodeledSideEffects), 0x6f000001ULL, NULL, NULL, NULL, 0 },  // Inst #1657 = OUTSD
  { 1658,	0,	0,	0,	"OUTSW", 0|(1<<TID::UnmodeledSideEffects), 0x6f000041ULL, NULL, NULL, NULL, 0 },  // Inst #1658 = OUTSW
  { 1659,	6,	1,	0,	"PABSBrm128", 0|(1<<TID::MayLoad), 0x1cc02d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1659 = PABSBrm128
  { 1660,	6,	1,	0,	"PABSBrm64", 0|(1<<TID::MayLoad), 0x1cc02d06ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1660 = PABSBrm64
  { 1661,	2,	1,	0,	"PABSBrr128", 0, 0x1cc02d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1661 = PABSBrr128
  { 1662,	2,	1,	0,	"PABSBrr64", 0, 0x1cc02d05ULL, NULL, NULL, NULL, OperandInfo141 },  // Inst #1662 = PABSBrr64
  { 1663,	6,	1,	0,	"PABSDrm128", 0|(1<<TID::MayLoad), 0x1ec02d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1663 = PABSDrm128
  { 1664,	6,	1,	0,	"PABSDrm64", 0|(1<<TID::MayLoad), 0x1ec02d06ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1664 = PABSDrm64
  { 1665,	2,	1,	0,	"PABSDrr128", 0, 0x1ec02d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1665 = PABSDrr128
  { 1666,	2,	1,	0,	"PABSDrr64", 0, 0x1ec02d05ULL, NULL, NULL, NULL, OperandInfo141 },  // Inst #1666 = PABSDrr64
  { 1667,	6,	1,	0,	"PABSWrm128", 0|(1<<TID::MayLoad), 0x1dc02d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1667 = PABSWrm128
  { 1668,	6,	1,	0,	"PABSWrm64", 0|(1<<TID::MayLoad), 0x1dc02d06ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #1668 = PABSWrm64
  { 1669,	2,	1,	0,	"PABSWrr128", 0, 0x1dc02d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1669 = PABSWrr128
  { 1670,	2,	1,	0,	"PABSWrr64", 0, 0x1dc02d05ULL, NULL, NULL, NULL, OperandInfo141 },  // Inst #1670 = PABSWrr64
  { 1671,	7,	1,	0,	"PACKSSDWrm", 0|(1<<TID::MayLoad), 0x6bc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1671 = PACKSSDWrm
  { 1672,	3,	1,	0,	"PACKSSDWrr", 0, 0x6bc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1672 = PACKSSDWrr
  { 1673,	7,	1,	0,	"PACKSSWBrm", 0|(1<<TID::MayLoad), 0x63c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1673 = PACKSSWBrm
  { 1674,	3,	1,	0,	"PACKSSWBrr", 0, 0x63c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1674 = PACKSSWBrr
  { 1675,	7,	1,	0,	"PACKUSDWrm", 0|(1<<TID::MayLoad), 0x2bc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1675 = PACKUSDWrm
  { 1676,	3,	1,	0,	"PACKUSDWrr", 0, 0x2bc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1676 = PACKUSDWrr
  { 1677,	7,	1,	0,	"PACKUSWBrm", 0|(1<<TID::MayLoad), 0x67c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1677 = PACKUSWBrm
  { 1678,	3,	1,	0,	"PACKUSWBrr", 0, 0x67c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1678 = PACKUSWBrr
  { 1679,	7,	1,	0,	"PADDBrm", 0|(1<<TID::MayLoad), 0xfcc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1679 = PADDBrm
  { 1680,	3,	1,	0,	"PADDBrr", 0|(1<<TID::Commutable), 0xfcc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1680 = PADDBrr
  { 1681,	7,	1,	0,	"PADDDrm", 0|(1<<TID::MayLoad), 0xfec00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1681 = PADDDrm
  { 1682,	3,	1,	0,	"PADDDrr", 0|(1<<TID::Commutable), 0xfec00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1682 = PADDDrr
  { 1683,	7,	1,	0,	"PADDQrm", 0|(1<<TID::MayLoad), 0xd4c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1683 = PADDQrm
  { 1684,	3,	1,	0,	"PADDQrr", 0|(1<<TID::Commutable), 0xd4c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1684 = PADDQrr
  { 1685,	7,	1,	0,	"PADDSBrm", 0|(1<<TID::MayLoad), 0xecc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1685 = PADDSBrm
  { 1686,	3,	1,	0,	"PADDSBrr", 0|(1<<TID::Commutable), 0xecc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1686 = PADDSBrr
  { 1687,	7,	1,	0,	"PADDSWrm", 0|(1<<TID::MayLoad), 0xedc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1687 = PADDSWrm
  { 1688,	3,	1,	0,	"PADDSWrr", 0|(1<<TID::Commutable), 0xedc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1688 = PADDSWrr
  { 1689,	7,	1,	0,	"PADDUSBrm", 0|(1<<TID::MayLoad), 0xdcc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1689 = PADDUSBrm
  { 1690,	3,	1,	0,	"PADDUSBrr", 0|(1<<TID::Commutable), 0xdcc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1690 = PADDUSBrr
  { 1691,	7,	1,	0,	"PADDUSWrm", 0|(1<<TID::MayLoad), 0xddc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1691 = PADDUSWrm
  { 1692,	3,	1,	0,	"PADDUSWrr", 0|(1<<TID::Commutable), 0xddc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1692 = PADDUSWrr
  { 1693,	7,	1,	0,	"PADDWrm", 0|(1<<TID::MayLoad), 0xfdc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1693 = PADDWrm
  { 1694,	3,	1,	0,	"PADDWrr", 0|(1<<TID::Commutable), 0xfdc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1694 = PADDWrr
  { 1695,	8,	1,	0,	"PALIGNR128rm", 0|(1<<TID::UnmodeledSideEffects), 0xfc02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #1695 = PALIGNR128rm
  { 1696,	4,	1,	0,	"PALIGNR128rr", 0|(1<<TID::UnmodeledSideEffects), 0xfc02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #1696 = PALIGNR128rr
  { 1697,	8,	1,	0,	"PALIGNR64rm", 0|(1<<TID::UnmodeledSideEffects), 0xfc02e06ULL, NULL, NULL, NULL, OperandInfo152 },  // Inst #1697 = PALIGNR64rm
  { 1698,	4,	1,	0,	"PALIGNR64rr", 0|(1<<TID::UnmodeledSideEffects), 0xfc02e05ULL, NULL, NULL, NULL, OperandInfo203 },  // Inst #1698 = PALIGNR64rr
  { 1699,	7,	1,	0,	"PANDNrm", 0|(1<<TID::MayLoad), 0xdfc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1699 = PANDNrm
  { 1700,	3,	1,	0,	"PANDNrr", 0, 0xdfc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1700 = PANDNrr
  { 1701,	7,	1,	0,	"PANDrm", 0|(1<<TID::MayLoad), 0xdbc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1701 = PANDrm
  { 1702,	3,	1,	0,	"PANDrr", 0|(1<<TID::Commutable), 0xdbc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1702 = PANDrr
  { 1703,	0,	0,	0,	"PAUSE", 0|(1<<TID::UnmodeledSideEffects), 0x90000201ULL, NULL, NULL, NULL, 0 },  // Inst #1703 = PAUSE
  { 1704,	7,	1,	0,	"PAVGBrm", 0|(1<<TID::MayLoad), 0xe0c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1704 = PAVGBrm
  { 1705,	3,	1,	0,	"PAVGBrr", 0|(1<<TID::Commutable), 0xe0c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1705 = PAVGBrr
  { 1706,	7,	1,	0,	"PAVGWrm", 0|(1<<TID::MayLoad), 0xe3c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1706 = PAVGWrm
  { 1707,	3,	1,	0,	"PAVGWrr", 0|(1<<TID::Commutable), 0xe3c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1707 = PAVGWrr
  { 1708,	7,	1,	0,	"PBLENDVBrm0", 0|(1<<TID::MayLoad), 0x10c00d46ULL, ImplicitList8, NULL, NULL, OperandInfo28 },  // Inst #1708 = PBLENDVBrm0
  { 1709,	3,	1,	0,	"PBLENDVBrr0", 0, 0x10c00d45ULL, ImplicitList8, NULL, NULL, OperandInfo29 },  // Inst #1709 = PBLENDVBrr0
  { 1710,	8,	1,	0,	"PBLENDWrmi", 0|(1<<TID::MayLoad), 0xec02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #1710 = PBLENDWrmi
  { 1711,	4,	1,	0,	"PBLENDWrri", 0, 0xec02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #1711 = PBLENDWrri
  { 1712,	7,	1,	0,	"PCMPEQBrm", 0|(1<<TID::MayLoad), 0x74c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1712 = PCMPEQBrm
  { 1713,	3,	1,	0,	"PCMPEQBrr", 0|(1<<TID::Commutable), 0x74c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1713 = PCMPEQBrr
  { 1714,	7,	1,	0,	"PCMPEQDrm", 0|(1<<TID::MayLoad), 0x76c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1714 = PCMPEQDrm
  { 1715,	3,	1,	0,	"PCMPEQDrr", 0|(1<<TID::Commutable), 0x76c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1715 = PCMPEQDrr
  { 1716,	7,	1,	0,	"PCMPEQQrm", 0|(1<<TID::MayLoad), 0x29c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1716 = PCMPEQQrm
  { 1717,	3,	1,	0,	"PCMPEQQrr", 0|(1<<TID::Commutable), 0x29c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1717 = PCMPEQQrr
  { 1718,	7,	1,	0,	"PCMPEQWrm", 0|(1<<TID::MayLoad), 0x75c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1718 = PCMPEQWrm
  { 1719,	3,	1,	0,	"PCMPEQWrr", 0|(1<<TID::Commutable), 0x75c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1719 = PCMPEQWrr
  { 1720,	7,	0,	0,	"PCMPESTRIArm", 0|(1<<TID::MayLoad), 0x61c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1720 = PCMPESTRIArm
  { 1721,	3,	0,	0,	"PCMPESTRIArr", 0, 0x61c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1721 = PCMPESTRIArr
  { 1722,	7,	0,	0,	"PCMPESTRICrm", 0|(1<<TID::MayLoad), 0x61c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1722 = PCMPESTRICrm
  { 1723,	3,	0,	0,	"PCMPESTRICrr", 0, 0x61c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1723 = PCMPESTRICrr
  { 1724,	7,	0,	0,	"PCMPESTRIOrm", 0|(1<<TID::MayLoad), 0x61c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1724 = PCMPESTRIOrm
  { 1725,	3,	0,	0,	"PCMPESTRIOrr", 0, 0x61c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1725 = PCMPESTRIOrr
  { 1726,	7,	0,	0,	"PCMPESTRISrm", 0|(1<<TID::MayLoad), 0x61c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1726 = PCMPESTRISrm
  { 1727,	3,	0,	0,	"PCMPESTRISrr", 0, 0x61c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1727 = PCMPESTRISrr
  { 1728,	7,	0,	0,	"PCMPESTRIZrm", 0|(1<<TID::MayLoad), 0x61c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1728 = PCMPESTRIZrm
  { 1729,	3,	0,	0,	"PCMPESTRIZrr", 0, 0x61c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1729 = PCMPESTRIZrr
  { 1730,	7,	0,	0,	"PCMPESTRIrm", 0|(1<<TID::MayLoad), 0x61c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1730 = PCMPESTRIrm
  { 1731,	3,	0,	0,	"PCMPESTRIrr", 0, 0x61c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1731 = PCMPESTRIrr
  { 1732,	8,	1,	0,	"PCMPESTRM128MEM", 0|(1<<TID::MayLoad)|(1<<TID::UsesCustomInserter), 0x2000ULL, ImplicitList14, ImplicitList1, Barriers1, OperandInfo134 },  // Inst #1732 = PCMPESTRM128MEM
  { 1733,	4,	1,	0,	"PCMPESTRM128REG", 0|(1<<TID::UsesCustomInserter), 0x2000ULL, ImplicitList14, ImplicitList1, Barriers1, OperandInfo78 },  // Inst #1733 = PCMPESTRM128REG
  { 1734,	7,	0,	0,	"PCMPESTRM128rm", 0|(1<<TID::UnmodeledSideEffects), 0x60c02e46ULL, ImplicitList14, ImplicitList42, Barriers1, OperandInfo44 },  // Inst #1734 = PCMPESTRM128rm
  { 1735,	3,	0,	0,	"PCMPESTRM128rr", 0|(1<<TID::UnmodeledSideEffects), 0x60c02e45ULL, ImplicitList14, ImplicitList42, Barriers1, OperandInfo45 },  // Inst #1735 = PCMPESTRM128rr
  { 1736,	7,	1,	0,	"PCMPGTBrm", 0|(1<<TID::MayLoad), 0x64c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1736 = PCMPGTBrm
  { 1737,	3,	1,	0,	"PCMPGTBrr", 0, 0x64c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1737 = PCMPGTBrr
  { 1738,	7,	1,	0,	"PCMPGTDrm", 0|(1<<TID::MayLoad), 0x66c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1738 = PCMPGTDrm
  { 1739,	3,	1,	0,	"PCMPGTDrr", 0, 0x66c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1739 = PCMPGTDrr
  { 1740,	7,	1,	0,	"PCMPGTQrm", 0|(1<<TID::MayLoad), 0x37c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1740 = PCMPGTQrm
  { 1741,	3,	1,	0,	"PCMPGTQrr", 0, 0x37c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1741 = PCMPGTQrr
  { 1742,	7,	1,	0,	"PCMPGTWrm", 0|(1<<TID::MayLoad), 0x65c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1742 = PCMPGTWrm
  { 1743,	3,	1,	0,	"PCMPGTWrr", 0, 0x65c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1743 = PCMPGTWrr
  { 1744,	7,	0,	0,	"PCMPISTRIArm", 0|(1<<TID::MayLoad), 0x63c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1744 = PCMPISTRIArm
  { 1745,	3,	0,	0,	"PCMPISTRIArr", 0, 0x63c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1745 = PCMPISTRIArr
  { 1746,	7,	0,	0,	"PCMPISTRICrm", 0|(1<<TID::MayLoad), 0x63c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1746 = PCMPISTRICrm
  { 1747,	3,	0,	0,	"PCMPISTRICrr", 0, 0x63c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1747 = PCMPISTRICrr
  { 1748,	7,	0,	0,	"PCMPISTRIOrm", 0|(1<<TID::MayLoad), 0x63c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1748 = PCMPISTRIOrm
  { 1749,	3,	0,	0,	"PCMPISTRIOrr", 0, 0x63c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1749 = PCMPISTRIOrr
  { 1750,	7,	0,	0,	"PCMPISTRISrm", 0|(1<<TID::MayLoad), 0x63c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1750 = PCMPISTRISrm
  { 1751,	3,	0,	0,	"PCMPISTRISrr", 0, 0x63c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1751 = PCMPISTRISrr
  { 1752,	7,	0,	0,	"PCMPISTRIZrm", 0|(1<<TID::MayLoad), 0x63c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1752 = PCMPISTRIZrm
  { 1753,	3,	0,	0,	"PCMPISTRIZrr", 0, 0x63c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1753 = PCMPISTRIZrr
  { 1754,	7,	0,	0,	"PCMPISTRIrm", 0|(1<<TID::MayLoad), 0x63c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #1754 = PCMPISTRIrm
  { 1755,	3,	0,	0,	"PCMPISTRIrr", 0, 0x63c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #1755 = PCMPISTRIrr
  { 1756,	8,	1,	0,	"PCMPISTRM128MEM", 0|(1<<TID::MayLoad)|(1<<TID::UsesCustomInserter), 0x2000ULL, NULL, ImplicitList1, Barriers1, OperandInfo134 },  // Inst #1756 = PCMPISTRM128MEM
  { 1757,	4,	1,	0,	"PCMPISTRM128REG", 0|(1<<TID::UsesCustomInserter), 0x2000ULL, NULL, ImplicitList1, Barriers1, OperandInfo78 },  // Inst #1757 = PCMPISTRM128REG
  { 1758,	7,	0,	0,	"PCMPISTRM128rm", 0|(1<<TID::UnmodeledSideEffects), 0x62c02e46ULL, NULL, ImplicitList42, Barriers1, OperandInfo44 },  // Inst #1758 = PCMPISTRM128rm
  { 1759,	3,	0,	0,	"PCMPISTRM128rr", 0|(1<<TID::UnmodeledSideEffects), 0x62c02e45ULL, NULL, ImplicitList42, Barriers1, OperandInfo45 },  // Inst #1759 = PCMPISTRM128rr
  { 1760,	7,	0,	0,	"PEXTRBmr", 0|(1<<TID::UnmodeledSideEffects), 0x14c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #1760 = PEXTRBmr
  { 1761,	3,	1,	0,	"PEXTRBrr", 0, 0x14c02e43ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #1761 = PEXTRBrr
  { 1762,	7,	0,	0,	"PEXTRDmr", 0|(1<<TID::MayStore), 0x16c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #1762 = PEXTRDmr
  { 1763,	3,	1,	0,	"PEXTRDrr", 0, 0x16c02e43ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #1763 = PEXTRDrr
  { 1764,	7,	0,	0,	"PEXTRQmr", 0|(1<<TID::MayStore), 0x16c03e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #1764 = PEXTRQmr
  { 1765,	3,	1,	0,	"PEXTRQrr", 0, 0x16c03e43ULL, NULL, NULL, NULL, OperandInfo204 },  // Inst #1765 = PEXTRQrr
  { 1766,	7,	0,	0,	"PEXTRWmr", 0|(1<<TID::UnmodeledSideEffects), 0x15c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #1766 = PEXTRWmr
  { 1767,	3,	1,	0,	"PEXTRWri", 0, 0xc5c02145ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #1767 = PEXTRWri
  { 1768,	7,	1,	0,	"PHADDDrm128", 0|(1<<TID::MayLoad), 0x2c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1768 = PHADDDrm128
  { 1769,	7,	1,	0,	"PHADDDrm64", 0|(1<<TID::MayLoad), 0x2c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1769 = PHADDDrm64
  { 1770,	3,	1,	0,	"PHADDDrr128", 0, 0x2c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1770 = PHADDDrr128
  { 1771,	3,	1,	0,	"PHADDDrr64", 0, 0x2c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1771 = PHADDDrr64
  { 1772,	7,	1,	0,	"PHADDSWrm128", 0|(1<<TID::MayLoad), 0x3c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1772 = PHADDSWrm128
  { 1773,	7,	1,	0,	"PHADDSWrm64", 0|(1<<TID::MayLoad), 0x3c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1773 = PHADDSWrm64
  { 1774,	3,	1,	0,	"PHADDSWrr128", 0, 0x3c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1774 = PHADDSWrr128
  { 1775,	3,	1,	0,	"PHADDSWrr64", 0, 0x3c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1775 = PHADDSWrr64
  { 1776,	7,	1,	0,	"PHADDWrm128", 0|(1<<TID::MayLoad), 0x1c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1776 = PHADDWrm128
  { 1777,	7,	1,	0,	"PHADDWrm64", 0|(1<<TID::MayLoad), 0x1c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1777 = PHADDWrm64
  { 1778,	3,	1,	0,	"PHADDWrr128", 0, 0x1c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1778 = PHADDWrr128
  { 1779,	3,	1,	0,	"PHADDWrr64", 0, 0x1c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1779 = PHADDWrr64
  { 1780,	6,	1,	0,	"PHMINPOSUWrm128", 0|(1<<TID::MayLoad), 0x41c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1780 = PHMINPOSUWrm128
  { 1781,	2,	1,	0,	"PHMINPOSUWrr128", 0, 0x41c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1781 = PHMINPOSUWrr128
  { 1782,	7,	1,	0,	"PHSUBDrm128", 0|(1<<TID::MayLoad), 0x6c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1782 = PHSUBDrm128
  { 1783,	7,	1,	0,	"PHSUBDrm64", 0|(1<<TID::MayLoad), 0x6c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1783 = PHSUBDrm64
  { 1784,	3,	1,	0,	"PHSUBDrr128", 0, 0x6c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1784 = PHSUBDrr128
  { 1785,	3,	1,	0,	"PHSUBDrr64", 0, 0x6c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1785 = PHSUBDrr64
  { 1786,	7,	1,	0,	"PHSUBSWrm128", 0|(1<<TID::MayLoad), 0x7c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1786 = PHSUBSWrm128
  { 1787,	7,	1,	0,	"PHSUBSWrm64", 0|(1<<TID::MayLoad), 0x7c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1787 = PHSUBSWrm64
  { 1788,	3,	1,	0,	"PHSUBSWrr128", 0, 0x7c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1788 = PHSUBSWrr128
  { 1789,	3,	1,	0,	"PHSUBSWrr64", 0, 0x7c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1789 = PHSUBSWrr64
  { 1790,	7,	1,	0,	"PHSUBWrm128", 0|(1<<TID::MayLoad), 0x5c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1790 = PHSUBWrm128
  { 1791,	7,	1,	0,	"PHSUBWrm64", 0|(1<<TID::MayLoad), 0x5c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1791 = PHSUBWrm64
  { 1792,	3,	1,	0,	"PHSUBWrr128", 0, 0x5c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1792 = PHSUBWrr128
  { 1793,	3,	1,	0,	"PHSUBWrr64", 0, 0x5c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1793 = PHSUBWrr64
  { 1794,	8,	1,	0,	"PINSRBrm", 0|(1<<TID::MayLoad), 0x20c02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #1794 = PINSRBrm
  { 1795,	4,	1,	0,	"PINSRBrr", 0, 0x20c02e45ULL, NULL, NULL, NULL, OperandInfo205 },  // Inst #1795 = PINSRBrr
  { 1796,	8,	1,	0,	"PINSRDrm", 0|(1<<TID::MayLoad), 0x22c02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #1796 = PINSRDrm
  { 1797,	4,	1,	0,	"PINSRDrr", 0, 0x22c02e45ULL, NULL, NULL, NULL, OperandInfo205 },  // Inst #1797 = PINSRDrr
  { 1798,	8,	1,	0,	"PINSRQrm", 0|(1<<TID::MayLoad), 0x22c03e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #1798 = PINSRQrm
  { 1799,	4,	1,	0,	"PINSRQrr", 0, 0x22c03e45ULL, NULL, NULL, NULL, OperandInfo206 },  // Inst #1799 = PINSRQrr
  { 1800,	8,	1,	0,	"PINSRWrmi", 0|(1<<TID::MayLoad), 0xc4c02146ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #1800 = PINSRWrmi
  { 1801,	4,	1,	0,	"PINSRWrri", 0, 0xc4c02145ULL, NULL, NULL, NULL, OperandInfo205 },  // Inst #1801 = PINSRWrri
  { 1802,	7,	1,	0,	"PMADDUBSWrm128", 0|(1<<TID::MayLoad), 0x4c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1802 = PMADDUBSWrm128
  { 1803,	7,	1,	0,	"PMADDUBSWrm64", 0|(1<<TID::MayLoad), 0x4c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1803 = PMADDUBSWrm64
  { 1804,	3,	1,	0,	"PMADDUBSWrr128", 0, 0x4c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1804 = PMADDUBSWrr128
  { 1805,	3,	1,	0,	"PMADDUBSWrr64", 0, 0x4c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1805 = PMADDUBSWrr64
  { 1806,	7,	1,	0,	"PMADDWDrm", 0|(1<<TID::MayLoad), 0xf5c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1806 = PMADDWDrm
  { 1807,	3,	1,	0,	"PMADDWDrr", 0|(1<<TID::Commutable), 0xf5c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1807 = PMADDWDrr
  { 1808,	7,	1,	0,	"PMAXSBrm", 0|(1<<TID::MayLoad), 0x3cc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1808 = PMAXSBrm
  { 1809,	3,	1,	0,	"PMAXSBrr", 0|(1<<TID::Commutable), 0x3cc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1809 = PMAXSBrr
  { 1810,	7,	1,	0,	"PMAXSDrm", 0|(1<<TID::MayLoad), 0x3dc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1810 = PMAXSDrm
  { 1811,	3,	1,	0,	"PMAXSDrr", 0|(1<<TID::Commutable), 0x3dc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1811 = PMAXSDrr
  { 1812,	7,	1,	0,	"PMAXSWrm", 0|(1<<TID::MayLoad), 0xeec00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1812 = PMAXSWrm
  { 1813,	3,	1,	0,	"PMAXSWrr", 0|(1<<TID::Commutable), 0xeec00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1813 = PMAXSWrr
  { 1814,	7,	1,	0,	"PMAXUBrm", 0|(1<<TID::MayLoad), 0xdec00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1814 = PMAXUBrm
  { 1815,	3,	1,	0,	"PMAXUBrr", 0|(1<<TID::Commutable), 0xdec00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1815 = PMAXUBrr
  { 1816,	7,	1,	0,	"PMAXUDrm", 0|(1<<TID::MayLoad), 0x3fc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1816 = PMAXUDrm
  { 1817,	3,	1,	0,	"PMAXUDrr", 0|(1<<TID::Commutable), 0x3fc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1817 = PMAXUDrr
  { 1818,	7,	1,	0,	"PMAXUWrm", 0|(1<<TID::MayLoad), 0x3ec00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1818 = PMAXUWrm
  { 1819,	3,	1,	0,	"PMAXUWrr", 0|(1<<TID::Commutable), 0x3ec00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1819 = PMAXUWrr
  { 1820,	7,	1,	0,	"PMINSBrm", 0|(1<<TID::MayLoad), 0x38c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1820 = PMINSBrm
  { 1821,	3,	1,	0,	"PMINSBrr", 0|(1<<TID::Commutable), 0x38c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1821 = PMINSBrr
  { 1822,	7,	1,	0,	"PMINSDrm", 0|(1<<TID::MayLoad), 0x39c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1822 = PMINSDrm
  { 1823,	3,	1,	0,	"PMINSDrr", 0|(1<<TID::Commutable), 0x39c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1823 = PMINSDrr
  { 1824,	7,	1,	0,	"PMINSWrm", 0|(1<<TID::MayLoad), 0xeac00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1824 = PMINSWrm
  { 1825,	3,	1,	0,	"PMINSWrr", 0|(1<<TID::Commutable), 0xeac00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1825 = PMINSWrr
  { 1826,	7,	1,	0,	"PMINUBrm", 0|(1<<TID::MayLoad), 0xdac00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1826 = PMINUBrm
  { 1827,	3,	1,	0,	"PMINUBrr", 0|(1<<TID::Commutable), 0xdac00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1827 = PMINUBrr
  { 1828,	7,	1,	0,	"PMINUDrm", 0|(1<<TID::MayLoad), 0x3bc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1828 = PMINUDrm
  { 1829,	3,	1,	0,	"PMINUDrr", 0|(1<<TID::Commutable), 0x3bc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1829 = PMINUDrr
  { 1830,	7,	1,	0,	"PMINUWrm", 0|(1<<TID::MayLoad), 0x3ac00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1830 = PMINUWrm
  { 1831,	3,	1,	0,	"PMINUWrr", 0|(1<<TID::Commutable), 0x3ac00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1831 = PMINUWrr
  { 1832,	2,	1,	0,	"PMOVMSKBrr", 0, 0xd7c00145ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #1832 = PMOVMSKBrr
  { 1833,	6,	1,	0,	"PMOVSXBDrm", 0|(1<<TID::MayLoad), 0x21c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1833 = PMOVSXBDrm
  { 1834,	2,	1,	0,	"PMOVSXBDrr", 0, 0x21c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1834 = PMOVSXBDrr
  { 1835,	6,	1,	0,	"PMOVSXBQrm", 0|(1<<TID::MayLoad), 0x22c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1835 = PMOVSXBQrm
  { 1836,	2,	1,	0,	"PMOVSXBQrr", 0, 0x22c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1836 = PMOVSXBQrr
  { 1837,	6,	1,	0,	"PMOVSXBWrm", 0|(1<<TID::MayLoad), 0x20c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1837 = PMOVSXBWrm
  { 1838,	2,	1,	0,	"PMOVSXBWrr", 0, 0x20c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1838 = PMOVSXBWrr
  { 1839,	6,	1,	0,	"PMOVSXDQrm", 0|(1<<TID::MayLoad), 0x25c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1839 = PMOVSXDQrm
  { 1840,	2,	1,	0,	"PMOVSXDQrr", 0, 0x25c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1840 = PMOVSXDQrr
  { 1841,	6,	1,	0,	"PMOVSXWDrm", 0|(1<<TID::MayLoad), 0x23c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1841 = PMOVSXWDrm
  { 1842,	2,	1,	0,	"PMOVSXWDrr", 0, 0x23c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1842 = PMOVSXWDrr
  { 1843,	6,	1,	0,	"PMOVSXWQrm", 0|(1<<TID::MayLoad), 0x24c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1843 = PMOVSXWQrm
  { 1844,	2,	1,	0,	"PMOVSXWQrr", 0, 0x24c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1844 = PMOVSXWQrr
  { 1845,	6,	1,	0,	"PMOVZXBDrm", 0|(1<<TID::MayLoad), 0x31c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1845 = PMOVZXBDrm
  { 1846,	2,	1,	0,	"PMOVZXBDrr", 0, 0x31c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1846 = PMOVZXBDrr
  { 1847,	6,	1,	0,	"PMOVZXBQrm", 0|(1<<TID::MayLoad), 0x32c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1847 = PMOVZXBQrm
  { 1848,	2,	1,	0,	"PMOVZXBQrr", 0, 0x32c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1848 = PMOVZXBQrr
  { 1849,	6,	1,	0,	"PMOVZXBWrm", 0|(1<<TID::MayLoad), 0x30c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1849 = PMOVZXBWrm
  { 1850,	2,	1,	0,	"PMOVZXBWrr", 0, 0x30c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1850 = PMOVZXBWrr
  { 1851,	6,	1,	0,	"PMOVZXDQrm", 0|(1<<TID::MayLoad), 0x35c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1851 = PMOVZXDQrm
  { 1852,	2,	1,	0,	"PMOVZXDQrr", 0, 0x35c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1852 = PMOVZXDQrr
  { 1853,	6,	1,	0,	"PMOVZXWDrm", 0|(1<<TID::MayLoad), 0x33c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1853 = PMOVZXWDrm
  { 1854,	2,	1,	0,	"PMOVZXWDrr", 0, 0x33c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1854 = PMOVZXWDrr
  { 1855,	6,	1,	0,	"PMOVZXWQrm", 0|(1<<TID::MayLoad), 0x34c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #1855 = PMOVZXWQrm
  { 1856,	2,	1,	0,	"PMOVZXWQrr", 0, 0x34c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #1856 = PMOVZXWQrr
  { 1857,	7,	1,	0,	"PMULDQrm", 0|(1<<TID::MayLoad), 0x28c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1857 = PMULDQrm
  { 1858,	3,	1,	0,	"PMULDQrr", 0|(1<<TID::Commutable), 0x28c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1858 = PMULDQrr
  { 1859,	7,	1,	0,	"PMULHRSWrm128", 0|(1<<TID::MayLoad), 0xbc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1859 = PMULHRSWrm128
  { 1860,	7,	1,	0,	"PMULHRSWrm64", 0|(1<<TID::MayLoad), 0xbc00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1860 = PMULHRSWrm64
  { 1861,	3,	1,	0,	"PMULHRSWrr128", 0|(1<<TID::Commutable), 0xbc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1861 = PMULHRSWrr128
  { 1862,	3,	1,	0,	"PMULHRSWrr64", 0|(1<<TID::Commutable), 0xbc00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1862 = PMULHRSWrr64
  { 1863,	7,	1,	0,	"PMULHUWrm", 0|(1<<TID::MayLoad), 0xe4c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1863 = PMULHUWrm
  { 1864,	3,	1,	0,	"PMULHUWrr", 0|(1<<TID::Commutable), 0xe4c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1864 = PMULHUWrr
  { 1865,	7,	1,	0,	"PMULHWrm", 0|(1<<TID::MayLoad), 0xe5c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1865 = PMULHWrm
  { 1866,	3,	1,	0,	"PMULHWrr", 0|(1<<TID::Commutable), 0xe5c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1866 = PMULHWrr
  { 1867,	7,	1,	0,	"PMULLDrm", 0|(1<<TID::MayLoad), 0x40c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1867 = PMULLDrm
  { 1868,	3,	1,	0,	"PMULLDrr", 0|(1<<TID::Commutable), 0x40c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1868 = PMULLDrr
  { 1869,	7,	1,	0,	"PMULLWrm", 0|(1<<TID::MayLoad), 0xd5c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1869 = PMULLWrm
  { 1870,	3,	1,	0,	"PMULLWrr", 0|(1<<TID::Commutable), 0xd5c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1870 = PMULLWrr
  { 1871,	7,	1,	0,	"PMULUDQrm", 0|(1<<TID::MayLoad), 0xf4c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1871 = PMULUDQrm
  { 1872,	3,	1,	0,	"PMULUDQrr", 0|(1<<TID::Commutable), 0xf4c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1872 = PMULUDQrr
  { 1873,	1,	1,	0,	"POP16r", 0|(1<<TID::MayLoad), 0x58000042ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo104 },  // Inst #1873 = POP16r
  { 1874,	5,	1,	0,	"POP16rmm", 0|(1<<TID::MayLoad), 0x8f000058ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo34 },  // Inst #1874 = POP16rmm
  { 1875,	1,	1,	0,	"POP16rmr", 0|(1<<TID::MayLoad), 0x8f000050ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo104 },  // Inst #1875 = POP16rmr
  { 1876,	1,	1,	0,	"POP32r", 0|(1<<TID::MayLoad), 0x58000002ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo64 },  // Inst #1876 = POP32r
  { 1877,	5,	1,	0,	"POP32rmm", 0|(1<<TID::MayLoad), 0x8f000018ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo34 },  // Inst #1877 = POP32rmm
  { 1878,	1,	1,	0,	"POP32rmr", 0|(1<<TID::MayLoad), 0x8f000010ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo64 },  // Inst #1878 = POP32rmr
  { 1879,	1,	1,	0,	"POP64r", 0|(1<<TID::MayLoad), 0x58000002ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo65 },  // Inst #1879 = POP64r
  { 1880,	5,	1,	0,	"POP64rmm", 0|(1<<TID::MayLoad), 0x8f000018ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo34 },  // Inst #1880 = POP64rmm
  { 1881,	1,	1,	0,	"POP64rmr", 0|(1<<TID::MayLoad), 0x8f000010ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo65 },  // Inst #1881 = POP64rmr
  { 1882,	0,	0,	0,	"POPA32", 0|(1<<TID::MayLoad), 0x61000001ULL, ImplicitList2, ImplicitList43, Barriers7, 0 },  // Inst #1882 = POPA32
  { 1883,	6,	1,	0,	"POPCNT16rm", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xb8000c46ULL, NULL, NULL, NULL, OperandInfo53 },  // Inst #1883 = POPCNT16rm
  { 1884,	2,	1,	0,	"POPCNT16rr", 0|(1<<TID::UnmodeledSideEffects), 0xb8000c45ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #1884 = POPCNT16rr
  { 1885,	6,	1,	0,	"POPCNT32rm", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xb8000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #1885 = POPCNT32rm
  { 1886,	2,	1,	0,	"POPCNT32rr", 0|(1<<TID::UnmodeledSideEffects), 0xb8000c05ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #1886 = POPCNT32rr
  { 1887,	6,	1,	0,	"POPCNT64rm", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xb8001c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #1887 = POPCNT64rm
  { 1888,	2,	1,	0,	"POPCNT64rr", 0|(1<<TID::UnmodeledSideEffects), 0xb8001c05ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #1888 = POPCNT64rr
  { 1889,	0,	0,	0,	"POPF16", 0|(1<<TID::MayLoad), 0x9d000041ULL, ImplicitList2, ImplicitList3, Barriers1, 0 },  // Inst #1889 = POPF16
  { 1890,	0,	0,	0,	"POPF32", 0|(1<<TID::MayLoad), 0x9d000001ULL, ImplicitList2, ImplicitList3, Barriers1, 0 },  // Inst #1890 = POPF32
  { 1891,	0,	0,	0,	"POPF64", 0|(1<<TID::MayLoad), 0x9d000001ULL, ImplicitList4, ImplicitList5, Barriers1, 0 },  // Inst #1891 = POPF64
  { 1892,	0,	0,	0,	"POPFS16", 0|(1<<TID::UnmodeledSideEffects), 0xa1000141ULL, NULL, NULL, NULL, 0 },  // Inst #1892 = POPFS16
  { 1893,	0,	0,	0,	"POPFS32", 0|(1<<TID::UnmodeledSideEffects), 0xa1000101ULL, NULL, NULL, NULL, 0 },  // Inst #1893 = POPFS32
  { 1894,	0,	0,	0,	"POPFS64", 0|(1<<TID::UnmodeledSideEffects), 0xa1000101ULL, NULL, NULL, NULL, 0 },  // Inst #1894 = POPFS64
  { 1895,	0,	0,	0,	"POPGS16", 0|(1<<TID::UnmodeledSideEffects), 0xa9000141ULL, NULL, NULL, NULL, 0 },  // Inst #1895 = POPGS16
  { 1896,	0,	0,	0,	"POPGS32", 0|(1<<TID::UnmodeledSideEffects), 0xa9000101ULL, NULL, NULL, NULL, 0 },  // Inst #1896 = POPGS32
  { 1897,	0,	0,	0,	"POPGS64", 0|(1<<TID::UnmodeledSideEffects), 0xa9000101ULL, NULL, NULL, NULL, 0 },  // Inst #1897 = POPGS64
  { 1898,	7,	1,	0,	"PORrm", 0|(1<<TID::MayLoad), 0xebc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1898 = PORrm
  { 1899,	3,	1,	0,	"PORrr", 0|(1<<TID::Commutable), 0xebc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1899 = PORrr
  { 1900,	5,	0,	0,	"PREFETCHNTA", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x18400118ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1900 = PREFETCHNTA
  { 1901,	5,	0,	0,	"PREFETCHT0", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x18400119ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1901 = PREFETCHT0
  { 1902,	5,	0,	0,	"PREFETCHT1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x1840011aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1902 = PREFETCHT1
  { 1903,	5,	0,	0,	"PREFETCHT2", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x1840011bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #1903 = PREFETCHT2
  { 1904,	7,	1,	0,	"PSADBWrm", 0|(1<<TID::MayLoad), 0xf6c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1904 = PSADBWrm
  { 1905,	3,	1,	0,	"PSADBWrr", 0|(1<<TID::Commutable), 0xf6c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1905 = PSADBWrr
  { 1906,	7,	1,	0,	"PSHUFBrm128", 0|(1<<TID::MayLoad), 0xc00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1906 = PSHUFBrm128
  { 1907,	7,	1,	0,	"PSHUFBrm64", 0|(1<<TID::MayLoad), 0xc00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1907 = PSHUFBrm64
  { 1908,	3,	1,	0,	"PSHUFBrr128", 0, 0xc00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1908 = PSHUFBrr128
  { 1909,	3,	1,	0,	"PSHUFBrr64", 0, 0xc00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1909 = PSHUFBrr64
  { 1910,	7,	1,	0,	"PSHUFDmi", 0|(1<<TID::MayLoad), 0x70c02146ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #1910 = PSHUFDmi
  { 1911,	3,	1,	0,	"PSHUFDri", 0, 0x70c02145ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #1911 = PSHUFDri
  { 1912,	7,	1,	0,	"PSHUFHWmi", 0|(1<<TID::MayLoad), 0x70c02c06ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #1912 = PSHUFHWmi
  { 1913,	3,	1,	0,	"PSHUFHWri", 0, 0x70c02c05ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #1913 = PSHUFHWri
  { 1914,	7,	1,	0,	"PSHUFLWmi", 0|(1<<TID::MayLoad), 0x70c02b06ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #1914 = PSHUFLWmi
  { 1915,	3,	1,	0,	"PSHUFLWri", 0, 0x70c02b05ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #1915 = PSHUFLWri
  { 1916,	7,	1,	0,	"PSIGNBrm128", 0|(1<<TID::MayLoad), 0x8c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1916 = PSIGNBrm128
  { 1917,	7,	1,	0,	"PSIGNBrm64", 0|(1<<TID::MayLoad), 0x8c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1917 = PSIGNBrm64
  { 1918,	3,	1,	0,	"PSIGNBrr128", 0, 0x8c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1918 = PSIGNBrr128
  { 1919,	3,	1,	0,	"PSIGNBrr64", 0, 0x8c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1919 = PSIGNBrr64
  { 1920,	7,	1,	0,	"PSIGNDrm128", 0|(1<<TID::MayLoad), 0xac00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1920 = PSIGNDrm128
  { 1921,	7,	1,	0,	"PSIGNDrm64", 0|(1<<TID::MayLoad), 0xac00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1921 = PSIGNDrm64
  { 1922,	3,	1,	0,	"PSIGNDrr128", 0, 0xac00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1922 = PSIGNDrr128
  { 1923,	3,	1,	0,	"PSIGNDrr64", 0, 0xac00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1923 = PSIGNDrr64
  { 1924,	7,	1,	0,	"PSIGNWrm128", 0|(1<<TID::MayLoad), 0x9c00d46ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1924 = PSIGNWrm128
  { 1925,	7,	1,	0,	"PSIGNWrm64", 0|(1<<TID::MayLoad), 0x9c00d06ULL, NULL, NULL, NULL, OperandInfo149 },  // Inst #1925 = PSIGNWrm64
  { 1926,	3,	1,	0,	"PSIGNWrr128", 0, 0x9c00d45ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1926 = PSIGNWrr128
  { 1927,	3,	1,	0,	"PSIGNWrr64", 0, 0x9c00d05ULL, NULL, NULL, NULL, OperandInfo150 },  // Inst #1927 = PSIGNWrr64
  { 1928,	3,	1,	0,	"PSLLDQri", 0, 0x73c02157ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1928 = PSLLDQri
  { 1929,	3,	1,	0,	"PSLLDri", 0, 0x72c02156ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1929 = PSLLDri
  { 1930,	7,	1,	0,	"PSLLDrm", 0|(1<<TID::MayLoad), 0xf2c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1930 = PSLLDrm
  { 1931,	3,	1,	0,	"PSLLDrr", 0, 0xf2c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1931 = PSLLDrr
  { 1932,	3,	1,	0,	"PSLLQri", 0, 0x73c02156ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1932 = PSLLQri
  { 1933,	7,	1,	0,	"PSLLQrm", 0|(1<<TID::MayLoad), 0xf3c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1933 = PSLLQrm
  { 1934,	3,	1,	0,	"PSLLQrr", 0, 0xf3c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1934 = PSLLQrr
  { 1935,	3,	1,	0,	"PSLLWri", 0, 0x71c02156ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1935 = PSLLWri
  { 1936,	7,	1,	0,	"PSLLWrm", 0|(1<<TID::MayLoad), 0xf1c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1936 = PSLLWrm
  { 1937,	3,	1,	0,	"PSLLWrr", 0, 0xf1c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1937 = PSLLWrr
  { 1938,	3,	1,	0,	"PSRADri", 0, 0x72c02154ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1938 = PSRADri
  { 1939,	7,	1,	0,	"PSRADrm", 0|(1<<TID::MayLoad), 0xe2c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1939 = PSRADrm
  { 1940,	3,	1,	0,	"PSRADrr", 0, 0xe2c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1940 = PSRADrr
  { 1941,	3,	1,	0,	"PSRAWri", 0, 0x71c02154ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1941 = PSRAWri
  { 1942,	7,	1,	0,	"PSRAWrm", 0|(1<<TID::MayLoad), 0xe1c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1942 = PSRAWrm
  { 1943,	3,	1,	0,	"PSRAWrr", 0, 0xe1c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1943 = PSRAWrr
  { 1944,	3,	1,	0,	"PSRLDQri", 0, 0x73c02153ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1944 = PSRLDQri
  { 1945,	3,	1,	0,	"PSRLDri", 0, 0x72c02152ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1945 = PSRLDri
  { 1946,	7,	1,	0,	"PSRLDrm", 0|(1<<TID::MayLoad), 0xd2c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1946 = PSRLDrm
  { 1947,	3,	1,	0,	"PSRLDrr", 0, 0xd2c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1947 = PSRLDrr
  { 1948,	3,	1,	0,	"PSRLQri", 0, 0x73c02152ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1948 = PSRLQri
  { 1949,	7,	1,	0,	"PSRLQrm", 0|(1<<TID::MayLoad), 0xd3c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1949 = PSRLQrm
  { 1950,	3,	1,	0,	"PSRLQrr", 0, 0xd3c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1950 = PSRLQrr
  { 1951,	3,	1,	0,	"PSRLWri", 0, 0x71c02152ULL, NULL, NULL, NULL, OperandInfo207 },  // Inst #1951 = PSRLWri
  { 1952,	7,	1,	0,	"PSRLWrm", 0|(1<<TID::MayLoad), 0xd1c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1952 = PSRLWrm
  { 1953,	3,	1,	0,	"PSRLWrr", 0, 0xd1c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1953 = PSRLWrr
  { 1954,	7,	1,	0,	"PSUBBrm", 0|(1<<TID::MayLoad), 0xf8c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1954 = PSUBBrm
  { 1955,	3,	1,	0,	"PSUBBrr", 0, 0xf8c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1955 = PSUBBrr
  { 1956,	7,	1,	0,	"PSUBDrm", 0|(1<<TID::MayLoad), 0xfac00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1956 = PSUBDrm
  { 1957,	3,	1,	0,	"PSUBDrr", 0, 0xfac00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1957 = PSUBDrr
  { 1958,	7,	1,	0,	"PSUBQrm", 0|(1<<TID::MayLoad), 0xfbc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1958 = PSUBQrm
  { 1959,	3,	1,	0,	"PSUBQrr", 0, 0xfbc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1959 = PSUBQrr
  { 1960,	7,	1,	0,	"PSUBSBrm", 0|(1<<TID::MayLoad), 0xe8c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1960 = PSUBSBrm
  { 1961,	3,	1,	0,	"PSUBSBrr", 0, 0xe8c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1961 = PSUBSBrr
  { 1962,	7,	1,	0,	"PSUBSWrm", 0|(1<<TID::MayLoad), 0xe9c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1962 = PSUBSWrm
  { 1963,	3,	1,	0,	"PSUBSWrr", 0, 0xe9c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1963 = PSUBSWrr
  { 1964,	7,	1,	0,	"PSUBUSBrm", 0|(1<<TID::MayLoad), 0xd8c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1964 = PSUBUSBrm
  { 1965,	3,	1,	0,	"PSUBUSBrr", 0, 0xd8c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1965 = PSUBUSBrr
  { 1966,	7,	1,	0,	"PSUBUSWrm", 0|(1<<TID::MayLoad), 0xd9c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1966 = PSUBUSWrm
  { 1967,	3,	1,	0,	"PSUBUSWrr", 0, 0xd9c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1967 = PSUBUSWrr
  { 1968,	7,	1,	0,	"PSUBWrm", 0|(1<<TID::MayLoad), 0xf9c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1968 = PSUBWrm
  { 1969,	3,	1,	0,	"PSUBWrr", 0, 0xf9c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1969 = PSUBWrr
  { 1970,	6,	0,	0,	"PTESTrm", 0|(1<<TID::MayLoad), 0x17c00d46ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #1970 = PTESTrm
  { 1971,	2,	0,	0,	"PTESTrr", 0, 0x17c00d45ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #1971 = PTESTrr
  { 1972,	7,	1,	0,	"PUNPCKHBWrm", 0|(1<<TID::MayLoad), 0x68c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1972 = PUNPCKHBWrm
  { 1973,	3,	1,	0,	"PUNPCKHBWrr", 0, 0x68c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1973 = PUNPCKHBWrr
  { 1974,	7,	1,	0,	"PUNPCKHDQrm", 0|(1<<TID::MayLoad), 0x6ac00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1974 = PUNPCKHDQrm
  { 1975,	3,	1,	0,	"PUNPCKHDQrr", 0, 0x6ac00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1975 = PUNPCKHDQrr
  { 1976,	7,	1,	0,	"PUNPCKHQDQrm", 0|(1<<TID::MayLoad), 0x6dc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1976 = PUNPCKHQDQrm
  { 1977,	3,	1,	0,	"PUNPCKHQDQrr", 0, 0x6dc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1977 = PUNPCKHQDQrr
  { 1978,	7,	1,	0,	"PUNPCKHWDrm", 0|(1<<TID::MayLoad), 0x69c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1978 = PUNPCKHWDrm
  { 1979,	3,	1,	0,	"PUNPCKHWDrr", 0, 0x69c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1979 = PUNPCKHWDrr
  { 1980,	7,	1,	0,	"PUNPCKLBWrm", 0|(1<<TID::MayLoad), 0x60c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1980 = PUNPCKLBWrm
  { 1981,	3,	1,	0,	"PUNPCKLBWrr", 0, 0x60c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1981 = PUNPCKLBWrr
  { 1982,	7,	1,	0,	"PUNPCKLDQrm", 0|(1<<TID::MayLoad), 0x62c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1982 = PUNPCKLDQrm
  { 1983,	3,	1,	0,	"PUNPCKLDQrr", 0, 0x62c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1983 = PUNPCKLDQrr
  { 1984,	7,	1,	0,	"PUNPCKLQDQrm", 0|(1<<TID::MayLoad), 0x6cc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1984 = PUNPCKLQDQrm
  { 1985,	3,	1,	0,	"PUNPCKLQDQrr", 0, 0x6cc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1985 = PUNPCKLQDQrr
  { 1986,	7,	1,	0,	"PUNPCKLWDrm", 0|(1<<TID::MayLoad), 0x61c00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #1986 = PUNPCKLWDrm
  { 1987,	3,	1,	0,	"PUNPCKLWDrr", 0, 0x61c00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #1987 = PUNPCKLWDrr
  { 1988,	1,	0,	0,	"PUSH16r", 0|(1<<TID::MayStore), 0x50000042ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo104 },  // Inst #1988 = PUSH16r
  { 1989,	5,	0,	0,	"PUSH16rmm", 0|(1<<TID::MayStore), 0xff00005eULL, ImplicitList2, ImplicitList2, NULL, OperandInfo34 },  // Inst #1989 = PUSH16rmm
  { 1990,	1,	0,	0,	"PUSH16rmr", 0|(1<<TID::MayStore), 0xff000056ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo104 },  // Inst #1990 = PUSH16rmr
  { 1991,	1,	0,	0,	"PUSH32r", 0|(1<<TID::MayStore), 0x50000002ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo64 },  // Inst #1991 = PUSH32r
  { 1992,	5,	0,	0,	"PUSH32rmm", 0|(1<<TID::MayStore), 0xff00001eULL, ImplicitList2, ImplicitList2, NULL, OperandInfo34 },  // Inst #1992 = PUSH32rmm
  { 1993,	1,	0,	0,	"PUSH32rmr", 0|(1<<TID::MayStore), 0xff000016ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo64 },  // Inst #1993 = PUSH32rmr
  { 1994,	1,	0,	0,	"PUSH64i16", 0|(1<<TID::MayStore), 0x68006001ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo2 },  // Inst #1994 = PUSH64i16
  { 1995,	1,	0,	0,	"PUSH64i32", 0|(1<<TID::MayStore), 0x6800a001ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo2 },  // Inst #1995 = PUSH64i32
  { 1996,	1,	0,	0,	"PUSH64i8", 0|(1<<TID::MayStore), 0x6a002001ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo2 },  // Inst #1996 = PUSH64i8
  { 1997,	1,	0,	0,	"PUSH64r", 0|(1<<TID::MayStore), 0x50000002ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo65 },  // Inst #1997 = PUSH64r
  { 1998,	5,	0,	0,	"PUSH64rmm", 0|(1<<TID::MayStore), 0xff00001eULL, ImplicitList4, ImplicitList4, NULL, OperandInfo34 },  // Inst #1998 = PUSH64rmm
  { 1999,	1,	0,	0,	"PUSH64rmr", 0|(1<<TID::MayStore), 0xff000016ULL, ImplicitList4, ImplicitList4, NULL, OperandInfo65 },  // Inst #1999 = PUSH64rmr
  { 2000,	0,	0,	0,	"PUSHA32", 0|(1<<TID::MayStore), 0x60000001ULL, ImplicitList43, ImplicitList2, NULL, 0 },  // Inst #2000 = PUSHA32
  { 2001,	0,	0,	0,	"PUSHF16", 0|(1<<TID::MayStore), 0x9c000041ULL, ImplicitList3, ImplicitList2, NULL, 0 },  // Inst #2001 = PUSHF16
  { 2002,	0,	0,	0,	"PUSHF32", 0|(1<<TID::MayStore), 0x9c000001ULL, ImplicitList3, ImplicitList2, NULL, 0 },  // Inst #2002 = PUSHF32
  { 2003,	0,	0,	0,	"PUSHF64", 0|(1<<TID::MayStore), 0x9c000001ULL, ImplicitList5, ImplicitList4, NULL, 0 },  // Inst #2003 = PUSHF64
  { 2004,	0,	0,	0,	"PUSHFS16", 0|(1<<TID::UnmodeledSideEffects), 0xa0000141ULL, NULL, NULL, NULL, 0 },  // Inst #2004 = PUSHFS16
  { 2005,	0,	0,	0,	"PUSHFS32", 0|(1<<TID::UnmodeledSideEffects), 0xa0000101ULL, NULL, NULL, NULL, 0 },  // Inst #2005 = PUSHFS32
  { 2006,	0,	0,	0,	"PUSHFS64", 0|(1<<TID::UnmodeledSideEffects), 0xa0000101ULL, NULL, NULL, NULL, 0 },  // Inst #2006 = PUSHFS64
  { 2007,	0,	0,	0,	"PUSHGS16", 0|(1<<TID::UnmodeledSideEffects), 0xa8000141ULL, NULL, NULL, NULL, 0 },  // Inst #2007 = PUSHGS16
  { 2008,	0,	0,	0,	"PUSHGS32", 0|(1<<TID::UnmodeledSideEffects), 0xa8000101ULL, NULL, NULL, NULL, 0 },  // Inst #2008 = PUSHGS32
  { 2009,	0,	0,	0,	"PUSHGS64", 0|(1<<TID::UnmodeledSideEffects), 0xa8000101ULL, NULL, NULL, NULL, 0 },  // Inst #2009 = PUSHGS64
  { 2010,	1,	0,	0,	"PUSHi16", 0|(1<<TID::MayStore), 0x68006041ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo2 },  // Inst #2010 = PUSHi16
  { 2011,	1,	0,	0,	"PUSHi32", 0|(1<<TID::MayStore), 0x6800a001ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo2 },  // Inst #2011 = PUSHi32
  { 2012,	1,	0,	0,	"PUSHi8", 0|(1<<TID::MayStore), 0x6a002001ULL, ImplicitList2, ImplicitList2, NULL, OperandInfo2 },  // Inst #2012 = PUSHi8
  { 2013,	7,	1,	0,	"PXORrm", 0|(1<<TID::MayLoad), 0xefc00146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2013 = PXORrm
  { 2014,	3,	1,	0,	"PXORrr", 0|(1<<TID::Commutable), 0xefc00145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2014 = PXORrr
  { 2015,	5,	0,	0,	"RCL16m1", 0|(1<<TID::UnmodeledSideEffects), 0xd100005aULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2015 = RCL16m1
  { 2016,	5,	0,	0,	"RCL16mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd300005aULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2016 = RCL16mCL
  { 2017,	6,	0,	0,	"RCL16mi", 0|(1<<TID::UnmodeledSideEffects), 0xc100205aULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2017 = RCL16mi
  { 2018,	2,	1,	0,	"RCL16r1", 0|(1<<TID::UnmodeledSideEffects), 0xd1000052ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2018 = RCL16r1
  { 2019,	2,	1,	0,	"RCL16rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd3000052ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2019 = RCL16rCL
  { 2020,	3,	1,	0,	"RCL16ri", 0|(1<<TID::UnmodeledSideEffects), 0xc1002052ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2020 = RCL16ri
  { 2021,	5,	0,	0,	"RCL32m1", 0|(1<<TID::UnmodeledSideEffects), 0xd100001aULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2021 = RCL32m1
  { 2022,	5,	0,	0,	"RCL32mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd300001aULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2022 = RCL32mCL
  { 2023,	6,	0,	0,	"RCL32mi", 0|(1<<TID::UnmodeledSideEffects), 0xc100201aULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2023 = RCL32mi
  { 2024,	2,	1,	0,	"RCL32r1", 0|(1<<TID::UnmodeledSideEffects), 0xd1000012ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2024 = RCL32r1
  { 2025,	2,	1,	0,	"RCL32rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd3000012ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2025 = RCL32rCL
  { 2026,	3,	1,	0,	"RCL32ri", 0|(1<<TID::UnmodeledSideEffects), 0xc1002012ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2026 = RCL32ri
  { 2027,	5,	0,	0,	"RCL64m1", 0|(1<<TID::UnmodeledSideEffects), 0xd100101aULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2027 = RCL64m1
  { 2028,	5,	0,	0,	"RCL64mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd300101aULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2028 = RCL64mCL
  { 2029,	6,	0,	0,	"RCL64mi", 0|(1<<TID::UnmodeledSideEffects), 0xc100301aULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2029 = RCL64mi
  { 2030,	2,	1,	0,	"RCL64r1", 0|(1<<TID::UnmodeledSideEffects), 0xd1001012ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2030 = RCL64r1
  { 2031,	2,	1,	0,	"RCL64rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd3001012ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2031 = RCL64rCL
  { 2032,	3,	1,	0,	"RCL64ri", 0|(1<<TID::UnmodeledSideEffects), 0xc1003012ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2032 = RCL64ri
  { 2033,	5,	0,	0,	"RCL8m1", 0|(1<<TID::UnmodeledSideEffects), 0xd000001aULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2033 = RCL8m1
  { 2034,	5,	0,	0,	"RCL8mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd200001aULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2034 = RCL8mCL
  { 2035,	6,	0,	0,	"RCL8mi", 0|(1<<TID::UnmodeledSideEffects), 0xc000201aULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2035 = RCL8mi
  { 2036,	2,	1,	0,	"RCL8r1", 0|(1<<TID::UnmodeledSideEffects), 0xd0000012ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2036 = RCL8r1
  { 2037,	2,	1,	0,	"RCL8rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd2000012ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2037 = RCL8rCL
  { 2038,	3,	1,	0,	"RCL8ri", 0|(1<<TID::UnmodeledSideEffects), 0xc0002012ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2038 = RCL8ri
  { 2039,	6,	1,	0,	"RCPPSm", 0|(1<<TID::MayLoad), 0x53400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2039 = RCPPSm
  { 2040,	6,	1,	0,	"RCPPSm_Int", 0|(1<<TID::MayLoad), 0x53400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2040 = RCPPSm_Int
  { 2041,	2,	1,	0,	"RCPPSr", 0, 0x53400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2041 = RCPPSr
  { 2042,	2,	1,	0,	"RCPPSr_Int", 0, 0x53400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2042 = RCPPSr_Int
  { 2043,	6,	1,	0,	"RCPSSm", 0|(1<<TID::MayLoad), 0x53000c06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #2043 = RCPSSm
  { 2044,	6,	1,	0,	"RCPSSm_Int", 0|(1<<TID::MayLoad), 0x53000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2044 = RCPSSm_Int
  { 2045,	2,	1,	0,	"RCPSSr", 0, 0x53000c05ULL, NULL, NULL, NULL, OperandInfo117 },  // Inst #2045 = RCPSSr
  { 2046,	2,	1,	0,	"RCPSSr_Int", 0, 0x53000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2046 = RCPSSr_Int
  { 2047,	5,	0,	0,	"RCR16m1", 0|(1<<TID::UnmodeledSideEffects), 0xd100005bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2047 = RCR16m1
  { 2048,	5,	0,	0,	"RCR16mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd300005bULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2048 = RCR16mCL
  { 2049,	6,	0,	0,	"RCR16mi", 0|(1<<TID::UnmodeledSideEffects), 0xc100205bULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2049 = RCR16mi
  { 2050,	2,	1,	0,	"RCR16r1", 0|(1<<TID::UnmodeledSideEffects), 0xd1000053ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2050 = RCR16r1
  { 2051,	2,	1,	0,	"RCR16rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd3000053ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2051 = RCR16rCL
  { 2052,	3,	1,	0,	"RCR16ri", 0|(1<<TID::UnmodeledSideEffects), 0xc1002053ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2052 = RCR16ri
  { 2053,	5,	0,	0,	"RCR32m1", 0|(1<<TID::UnmodeledSideEffects), 0xd100001bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2053 = RCR32m1
  { 2054,	5,	0,	0,	"RCR32mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd300001bULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2054 = RCR32mCL
  { 2055,	6,	0,	0,	"RCR32mi", 0|(1<<TID::UnmodeledSideEffects), 0xc100201bULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2055 = RCR32mi
  { 2056,	2,	1,	0,	"RCR32r1", 0|(1<<TID::UnmodeledSideEffects), 0xd1000013ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2056 = RCR32r1
  { 2057,	2,	1,	0,	"RCR32rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd3000013ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2057 = RCR32rCL
  { 2058,	3,	1,	0,	"RCR32ri", 0|(1<<TID::UnmodeledSideEffects), 0xc1002013ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2058 = RCR32ri
  { 2059,	5,	0,	0,	"RCR64m1", 0|(1<<TID::UnmodeledSideEffects), 0xd100101bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2059 = RCR64m1
  { 2060,	5,	0,	0,	"RCR64mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd300101bULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2060 = RCR64mCL
  { 2061,	6,	0,	0,	"RCR64mi", 0|(1<<TID::UnmodeledSideEffects), 0xc100301bULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2061 = RCR64mi
  { 2062,	2,	1,	0,	"RCR64r1", 0|(1<<TID::UnmodeledSideEffects), 0xd1001013ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2062 = RCR64r1
  { 2063,	2,	1,	0,	"RCR64rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd3001013ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2063 = RCR64rCL
  { 2064,	3,	1,	0,	"RCR64ri", 0|(1<<TID::UnmodeledSideEffects), 0xc1003013ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2064 = RCR64ri
  { 2065,	5,	0,	0,	"RCR8m1", 0|(1<<TID::UnmodeledSideEffects), 0xd000001bULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2065 = RCR8m1
  { 2066,	5,	0,	0,	"RCR8mCL", 0|(1<<TID::UnmodeledSideEffects), 0xd200001bULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2066 = RCR8mCL
  { 2067,	6,	0,	0,	"RCR8mi", 0|(1<<TID::UnmodeledSideEffects), 0xc000201bULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2067 = RCR8mi
  { 2068,	2,	1,	0,	"RCR8r1", 0|(1<<TID::UnmodeledSideEffects), 0xd0000013ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2068 = RCR8r1
  { 2069,	2,	1,	0,	"RCR8rCL", 0|(1<<TID::UnmodeledSideEffects), 0xd2000013ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2069 = RCR8rCL
  { 2070,	3,	1,	0,	"RCR8ri", 0|(1<<TID::UnmodeledSideEffects), 0xc0002013ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2070 = RCR8ri
  { 2071,	0,	0,	0,	"RDMSR", 0|(1<<TID::UnmodeledSideEffects), 0x32000101ULL, NULL, NULL, NULL, 0 },  // Inst #2071 = RDMSR
  { 2072,	0,	0,	0,	"RDPMC", 0|(1<<TID::UnmodeledSideEffects), 0x33000101ULL, NULL, NULL, NULL, 0 },  // Inst #2072 = RDPMC
  { 2073,	0,	0,	0,	"RDTSC", 0|(1<<TID::UnmodeledSideEffects), 0x31000101ULL, NULL, ImplicitList19, NULL, 0 },  // Inst #2073 = RDTSC
  { 2074,	0,	0,	0,	"RDTSCP", 0|(1<<TID::UnmodeledSideEffects), 0x100012aULL, NULL, ImplicitList45, NULL, 0 },  // Inst #2074 = RDTSCP
  { 2075,	0,	0,	0,	"REPNE_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0xf2000001ULL, ImplicitList41, ImplicitList26, NULL, 0 },  // Inst #2075 = REPNE_PREFIX
  { 2076,	0,	0,	0,	"REP_MOVSB", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa4000201ULL, ImplicitList46, ImplicitList46, NULL, 0 },  // Inst #2076 = REP_MOVSB
  { 2077,	0,	0,	0,	"REP_MOVSD", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa5000201ULL, ImplicitList46, ImplicitList46, NULL, 0 },  // Inst #2077 = REP_MOVSD
  { 2078,	0,	0,	0,	"REP_MOVSQ", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa5001201ULL, ImplicitList47, ImplicitList47, NULL, 0 },  // Inst #2078 = REP_MOVSQ
  { 2079,	0,	0,	0,	"REP_MOVSW", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa5000241ULL, ImplicitList46, ImplicitList46, NULL, 0 },  // Inst #2079 = REP_MOVSW
  { 2080,	0,	0,	0,	"REP_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0xf3000001ULL, ImplicitList41, ImplicitList26, NULL, 0 },  // Inst #2080 = REP_PREFIX
  { 2081,	0,	0,	0,	"REP_STOSB", 0|(1<<TID::MayStore), 0xaa000201ULL, ImplicitList48, ImplicitList49, NULL, 0 },  // Inst #2081 = REP_STOSB
  { 2082,	0,	0,	0,	"REP_STOSD", 0|(1<<TID::MayStore), 0xab000201ULL, ImplicitList50, ImplicitList49, NULL, 0 },  // Inst #2082 = REP_STOSD
  { 2083,	0,	0,	0,	"REP_STOSQ", 0|(1<<TID::MayStore), 0xab001201ULL, ImplicitList51, ImplicitList52, NULL, 0 },  // Inst #2083 = REP_STOSQ
  { 2084,	0,	0,	0,	"REP_STOSW", 0|(1<<TID::MayStore), 0xab000241ULL, ImplicitList53, ImplicitList49, NULL, 0 },  // Inst #2084 = REP_STOSW
  { 2085,	0,	0,	0,	"RET", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::Variadic), 0xc3070001ULL, NULL, NULL, NULL, 0 },  // Inst #2085 = RET
  { 2086,	1,	0,	0,	"RETI", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::Variadic), 0xc2076001ULL, NULL, NULL, NULL, OperandInfo2 },  // Inst #2086 = RETI
  { 2087,	5,	0,	0,	"ROL16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd1000058ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2087 = ROL16m1
  { 2088,	5,	0,	0,	"ROL16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd3000058ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2088 = ROL16mCL
  { 2089,	6,	0,	0,	"ROL16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1002058ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2089 = ROL16mi
  { 2090,	2,	1,	0,	"ROL16r1", 0, 0xd1000050ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2090 = ROL16r1
  { 2091,	2,	1,	0,	"ROL16rCL", 0, 0xd3000050ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2091 = ROL16rCL
  { 2092,	3,	1,	0,	"ROL16ri", 0, 0xc1002050ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2092 = ROL16ri
  { 2093,	5,	0,	0,	"ROL32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd1000018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2093 = ROL32m1
  { 2094,	5,	0,	0,	"ROL32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd3000018ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2094 = ROL32mCL
  { 2095,	6,	0,	0,	"ROL32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1002018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2095 = ROL32mi
  { 2096,	2,	1,	0,	"ROL32r1", 0, 0xd1000010ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2096 = ROL32r1
  { 2097,	2,	1,	0,	"ROL32rCL", 0, 0xd3000010ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2097 = ROL32rCL
  { 2098,	3,	1,	0,	"ROL32ri", 0, 0xc1002010ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2098 = ROL32ri
  { 2099,	5,	0,	0,	"ROL64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd1001018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2099 = ROL64m1
  { 2100,	5,	0,	0,	"ROL64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd3001018ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2100 = ROL64mCL
  { 2101,	6,	0,	0,	"ROL64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1003018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2101 = ROL64mi
  { 2102,	2,	1,	0,	"ROL64r1", 0, 0xd1001010ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2102 = ROL64r1
  { 2103,	2,	1,	0,	"ROL64rCL", 0, 0xd3001010ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2103 = ROL64rCL
  { 2104,	3,	1,	0,	"ROL64ri", 0, 0xc1003010ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2104 = ROL64ri
  { 2105,	5,	0,	0,	"ROL8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd0000018ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2105 = ROL8m1
  { 2106,	5,	0,	0,	"ROL8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd2000018ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2106 = ROL8mCL
  { 2107,	6,	0,	0,	"ROL8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc0002018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2107 = ROL8mi
  { 2108,	2,	1,	0,	"ROL8r1", 0, 0xd0000010ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2108 = ROL8r1
  { 2109,	2,	1,	0,	"ROL8rCL", 0, 0xd2000010ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2109 = ROL8rCL
  { 2110,	3,	1,	0,	"ROL8ri", 0, 0xc0002010ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2110 = ROL8ri
  { 2111,	5,	0,	0,	"ROR16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd1000059ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2111 = ROR16m1
  { 2112,	5,	0,	0,	"ROR16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd3000059ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2112 = ROR16mCL
  { 2113,	6,	0,	0,	"ROR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1002059ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2113 = ROR16mi
  { 2114,	2,	1,	0,	"ROR16r1", 0, 0xd1000051ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2114 = ROR16r1
  { 2115,	2,	1,	0,	"ROR16rCL", 0, 0xd3000051ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2115 = ROR16rCL
  { 2116,	3,	1,	0,	"ROR16ri", 0, 0xc1002051ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2116 = ROR16ri
  { 2117,	5,	0,	0,	"ROR32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd1000019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2117 = ROR32m1
  { 2118,	5,	0,	0,	"ROR32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd3000019ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2118 = ROR32mCL
  { 2119,	6,	0,	0,	"ROR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1002019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2119 = ROR32mi
  { 2120,	2,	1,	0,	"ROR32r1", 0, 0xd1000011ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2120 = ROR32r1
  { 2121,	2,	1,	0,	"ROR32rCL", 0, 0xd3000011ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2121 = ROR32rCL
  { 2122,	3,	1,	0,	"ROR32ri", 0, 0xc1002011ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2122 = ROR32ri
  { 2123,	5,	0,	0,	"ROR64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd1001019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2123 = ROR64m1
  { 2124,	5,	0,	0,	"ROR64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd3001019ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2124 = ROR64mCL
  { 2125,	6,	0,	0,	"ROR64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc1003019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2125 = ROR64mi
  { 2126,	2,	1,	0,	"ROR64r1", 0, 0xd1001011ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2126 = ROR64r1
  { 2127,	2,	1,	0,	"ROR64rCL", 0, 0xd3001011ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2127 = ROR64rCL
  { 2128,	3,	1,	0,	"ROR64ri", 0, 0xc1003011ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2128 = ROR64ri
  { 2129,	5,	0,	0,	"ROR8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd0000019ULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2129 = ROR8m1
  { 2130,	5,	0,	0,	"ROR8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd2000019ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2130 = ROR8mCL
  { 2131,	6,	0,	0,	"ROR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc0002019ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2131 = ROR8mi
  { 2132,	2,	1,	0,	"ROR8r1", 0, 0xd0000011ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2132 = ROR8r1
  { 2133,	2,	1,	0,	"ROR8rCL", 0, 0xd2000011ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2133 = ROR8rCL
  { 2134,	3,	1,	0,	"ROR8ri", 0, 0xc0002011ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2134 = ROR8ri
  { 2135,	7,	1,	0,	"ROUNDPDm_Int", 0|(1<<TID::MayLoad), 0x9c02e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #2135 = ROUNDPDm_Int
  { 2136,	3,	1,	0,	"ROUNDPDr_Int", 0, 0x9c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #2136 = ROUNDPDr_Int
  { 2137,	7,	1,	0,	"ROUNDPSm_Int", 0|(1<<TID::MayLoad), 0x8002e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #2137 = ROUNDPSm_Int
  { 2138,	3,	1,	0,	"ROUNDPSr_Int", 0, 0x8c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #2138 = ROUNDPSr_Int
  { 2139,	8,	1,	0,	"ROUNDSDm_Int", 0|(1<<TID::MayLoad), 0xbc02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #2139 = ROUNDSDm_Int
  { 2140,	4,	1,	0,	"ROUNDSDr_Int", 0, 0xbc02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #2140 = ROUNDSDr_Int
  { 2141,	8,	1,	0,	"ROUNDSSm_Int", 0|(1<<TID::MayLoad), 0xac02e46ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #2141 = ROUNDSSm_Int
  { 2142,	4,	1,	0,	"ROUNDSSr_Int", 0, 0xac02e45ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #2142 = ROUNDSSr_Int
  { 2143,	0,	0,	0,	"RSM", 0|(1<<TID::UnmodeledSideEffects), 0xaa000101ULL, NULL, NULL, NULL, 0 },  // Inst #2143 = RSM
  { 2144,	6,	1,	0,	"RSQRTPSm", 0|(1<<TID::MayLoad), 0x52400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2144 = RSQRTPSm
  { 2145,	6,	1,	0,	"RSQRTPSm_Int", 0|(1<<TID::MayLoad), 0x52400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2145 = RSQRTPSm_Int
  { 2146,	2,	1,	0,	"RSQRTPSr", 0, 0x52400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2146 = RSQRTPSr
  { 2147,	2,	1,	0,	"RSQRTPSr_Int", 0, 0x52400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2147 = RSQRTPSr_Int
  { 2148,	6,	1,	0,	"RSQRTSSm", 0|(1<<TID::MayLoad), 0x52000c06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #2148 = RSQRTSSm
  { 2149,	6,	1,	0,	"RSQRTSSm_Int", 0|(1<<TID::MayLoad), 0x52000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2149 = RSQRTSSm_Int
  { 2150,	2,	1,	0,	"RSQRTSSr", 0, 0x52000c05ULL, NULL, NULL, NULL, OperandInfo117 },  // Inst #2150 = RSQRTSSr
  { 2151,	2,	1,	0,	"RSQRTSSr_Int", 0, 0x52000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2151 = RSQRTSSr_Int
  { 2152,	0,	0,	0,	"SAHF", 0, 0x9e000001ULL, ImplicitList27, ImplicitList1, Barriers1, 0 },  // Inst #2152 = SAHF
  { 2153,	5,	0,	0,	"SAR16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100005fULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2153 = SAR16m1
  { 2154,	5,	0,	0,	"SAR16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300005fULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2154 = SAR16mCL
  { 2155,	6,	0,	0,	"SAR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100205fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2155 = SAR16mi
  { 2156,	2,	1,	0,	"SAR16r1", 0, 0xd1000057ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2156 = SAR16r1
  { 2157,	2,	1,	0,	"SAR16rCL", 0, 0xd3000057ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2157 = SAR16rCL
  { 2158,	3,	1,	0,	"SAR16ri", 0, 0xc1002057ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2158 = SAR16ri
  { 2159,	5,	0,	0,	"SAR32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100001fULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2159 = SAR32m1
  { 2160,	5,	0,	0,	"SAR32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300001fULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2160 = SAR32mCL
  { 2161,	6,	0,	0,	"SAR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100201fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2161 = SAR32mi
  { 2162,	2,	1,	0,	"SAR32r1", 0, 0xd1000017ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2162 = SAR32r1
  { 2163,	2,	1,	0,	"SAR32rCL", 0, 0xd3000017ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2163 = SAR32rCL
  { 2164,	3,	1,	0,	"SAR32ri", 0, 0xc1002017ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2164 = SAR32ri
  { 2165,	5,	0,	0,	"SAR64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100101fULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2165 = SAR64m1
  { 2166,	5,	0,	0,	"SAR64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300101fULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2166 = SAR64mCL
  { 2167,	6,	0,	0,	"SAR64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100301fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2167 = SAR64mi
  { 2168,	2,	1,	0,	"SAR64r1", 0, 0xd1001017ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2168 = SAR64r1
  { 2169,	2,	1,	0,	"SAR64rCL", 0, 0xd3001017ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2169 = SAR64rCL
  { 2170,	3,	1,	0,	"SAR64ri", 0, 0xc1003017ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2170 = SAR64ri
  { 2171,	5,	0,	0,	"SAR8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd000001fULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2171 = SAR8m1
  { 2172,	5,	0,	0,	"SAR8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd200001fULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2172 = SAR8mCL
  { 2173,	6,	0,	0,	"SAR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc000201fULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2173 = SAR8mi
  { 2174,	2,	1,	0,	"SAR8r1", 0, 0xd0000017ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2174 = SAR8r1
  { 2175,	2,	1,	0,	"SAR8rCL", 0, 0xd2000017ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2175 = SAR8rCL
  { 2176,	3,	1,	0,	"SAR8ri", 0, 0xc0002017ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2176 = SAR8ri
  { 2177,	1,	0,	0,	"SBB16i16", 0|(1<<TID::UnmodeledSideEffects), 0x1d006041ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2177 = SBB16i16
  { 2178,	6,	0,	0,	"SBB16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100605bULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2178 = SBB16mi
  { 2179,	6,	0,	0,	"SBB16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300205bULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2179 = SBB16mi8
  { 2180,	6,	0,	0,	"SBB16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x19000044ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #2180 = SBB16mr
  { 2181,	3,	1,	0,	"SBB16ri", 0, 0x81006053ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2181 = SBB16ri
  { 2182,	3,	1,	0,	"SBB16ri8", 0, 0x83002053ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2182 = SBB16ri8
  { 2183,	7,	1,	0,	"SBB16rm", 0|(1<<TID::MayLoad), 0x1b000046ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #2183 = SBB16rm
  { 2184,	3,	1,	0,	"SBB16rr", 0, 0x19000043ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #2184 = SBB16rr
  { 2185,	3,	1,	0,	"SBB16rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x1b000045ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #2185 = SBB16rr_REV
  { 2186,	1,	0,	0,	"SBB32i32", 0|(1<<TID::UnmodeledSideEffects), 0x1d00a001ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2186 = SBB32i32
  { 2187,	6,	0,	0,	"SBB32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100a01bULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2187 = SBB32mi
  { 2188,	6,	0,	0,	"SBB32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300201bULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2188 = SBB32mi8
  { 2189,	6,	0,	0,	"SBB32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x19000004ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #2189 = SBB32mr
  { 2190,	3,	1,	0,	"SBB32ri", 0, 0x8100a013ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2190 = SBB32ri
  { 2191,	3,	1,	0,	"SBB32ri8", 0, 0x83002013ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2191 = SBB32ri8
  { 2192,	7,	1,	0,	"SBB32rm", 0|(1<<TID::MayLoad), 0x1b000006ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #2192 = SBB32rm
  { 2193,	3,	1,	0,	"SBB32rr", 0, 0x19000003ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #2193 = SBB32rr
  { 2194,	3,	1,	0,	"SBB32rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x1b000005ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #2194 = SBB32rr_REV
  { 2195,	1,	0,	0,	"SBB64i32", 0|(1<<TID::UnmodeledSideEffects), 0x1d00b001ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2195 = SBB64i32
  { 2196,	6,	0,	0,	"SBB64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100b01bULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2196 = SBB64mi32
  { 2197,	6,	0,	0,	"SBB64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300301bULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2197 = SBB64mi8
  { 2198,	6,	0,	0,	"SBB64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x19001004ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #2198 = SBB64mr
  { 2199,	3,	1,	0,	"SBB64ri32", 0, 0x8100b013ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2199 = SBB64ri32
  { 2200,	3,	1,	0,	"SBB64ri8", 0, 0x83003013ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2200 = SBB64ri8
  { 2201,	7,	1,	0,	"SBB64rm", 0|(1<<TID::MayLoad), 0x1b001006ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #2201 = SBB64rm
  { 2202,	3,	1,	0,	"SBB64rr", 0, 0x19001003ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #2202 = SBB64rr
  { 2203,	3,	1,	0,	"SBB64rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x1b001005ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #2203 = SBB64rr_REV
  { 2204,	1,	0,	0,	"SBB8i8", 0|(1<<TID::UnmodeledSideEffects), 0x1c002001ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2204 = SBB8i8
  { 2205,	6,	0,	0,	"SBB8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8000201bULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2205 = SBB8mi
  { 2206,	6,	0,	0,	"SBB8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x18000004ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #2206 = SBB8mr
  { 2207,	3,	1,	0,	"SBB8ri", 0, 0x80002013ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2207 = SBB8ri
  { 2208,	7,	1,	0,	"SBB8rm", 0|(1<<TID::MayLoad), 0x1a000006ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #2208 = SBB8rm
  { 2209,	3,	1,	0,	"SBB8rr", 0, 0x18000003ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #2209 = SBB8rr
  { 2210,	3,	1,	0,	"SBB8rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x1a000005ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #2210 = SBB8rr_REV
  { 2211,	0,	0,	0,	"SCAS16", 0|(1<<TID::UnmodeledSideEffects), 0xaf000041ULL, NULL, NULL, NULL, 0 },  // Inst #2211 = SCAS16
  { 2212,	0,	0,	0,	"SCAS32", 0|(1<<TID::UnmodeledSideEffects), 0xaf000001ULL, NULL, NULL, NULL, 0 },  // Inst #2212 = SCAS32
  { 2213,	0,	0,	0,	"SCAS64", 0|(1<<TID::UnmodeledSideEffects), 0xaf001001ULL, NULL, NULL, NULL, 0 },  // Inst #2213 = SCAS64
  { 2214,	0,	0,	0,	"SCAS8", 0|(1<<TID::UnmodeledSideEffects), 0xae000001ULL, NULL, NULL, NULL, 0 },  // Inst #2214 = SCAS8
  { 2215,	5,	0,	0,	"SETAEm", 0|(1<<TID::MayStore), 0x93000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2215 = SETAEm
  { 2216,	1,	1,	0,	"SETAEr", 0, 0x93000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2216 = SETAEr
  { 2217,	5,	0,	0,	"SETAm", 0|(1<<TID::MayStore), 0x97000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2217 = SETAm
  { 2218,	1,	1,	0,	"SETAr", 0, 0x97000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2218 = SETAr
  { 2219,	5,	0,	0,	"SETBEm", 0|(1<<TID::MayStore), 0x96000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2219 = SETBEm
  { 2220,	1,	1,	0,	"SETBEr", 0, 0x96000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2220 = SETBEr
  { 2221,	1,	1,	0,	"SETB_C16r", 0, 0x19000060ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo104 },  // Inst #2221 = SETB_C16r
  { 2222,	1,	1,	0,	"SETB_C32r", 0, 0x19000020ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo64 },  // Inst #2222 = SETB_C32r
  { 2223,	1,	1,	0,	"SETB_C64r", 0, 0x19001020ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo65 },  // Inst #2223 = SETB_C64r
  { 2224,	1,	1,	0,	"SETB_C8r", 0, 0x18000020ULL, ImplicitList1, ImplicitList1, Barriers1, OperandInfo105 },  // Inst #2224 = SETB_C8r
  { 2225,	5,	0,	0,	"SETBm", 0|(1<<TID::MayStore), 0x92000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2225 = SETBm
  { 2226,	1,	1,	0,	"SETBr", 0, 0x92000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2226 = SETBr
  { 2227,	5,	0,	0,	"SETEm", 0|(1<<TID::MayStore), 0x94000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2227 = SETEm
  { 2228,	1,	1,	0,	"SETEr", 0, 0x94000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2228 = SETEr
  { 2229,	5,	0,	0,	"SETGEm", 0|(1<<TID::MayStore), 0x9d000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2229 = SETGEm
  { 2230,	1,	1,	0,	"SETGEr", 0, 0x9d000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2230 = SETGEr
  { 2231,	5,	0,	0,	"SETGm", 0|(1<<TID::MayStore), 0x9f000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2231 = SETGm
  { 2232,	1,	1,	0,	"SETGr", 0, 0x9f000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2232 = SETGr
  { 2233,	5,	0,	0,	"SETLEm", 0|(1<<TID::MayStore), 0x9e000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2233 = SETLEm
  { 2234,	1,	1,	0,	"SETLEr", 0, 0x9e000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2234 = SETLEr
  { 2235,	5,	0,	0,	"SETLm", 0|(1<<TID::MayStore), 0x9c000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2235 = SETLm
  { 2236,	1,	1,	0,	"SETLr", 0, 0x9c000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2236 = SETLr
  { 2237,	5,	0,	0,	"SETNEm", 0|(1<<TID::MayStore), 0x95000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2237 = SETNEm
  { 2238,	1,	1,	0,	"SETNEr", 0, 0x95000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2238 = SETNEr
  { 2239,	5,	0,	0,	"SETNOm", 0|(1<<TID::MayStore), 0x91000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2239 = SETNOm
  { 2240,	1,	1,	0,	"SETNOr", 0, 0x91000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2240 = SETNOr
  { 2241,	5,	0,	0,	"SETNPm", 0|(1<<TID::MayStore), 0x9b000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2241 = SETNPm
  { 2242,	1,	1,	0,	"SETNPr", 0, 0x9b000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2242 = SETNPr
  { 2243,	5,	0,	0,	"SETNSm", 0|(1<<TID::MayStore), 0x99000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2243 = SETNSm
  { 2244,	1,	1,	0,	"SETNSr", 0, 0x99000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2244 = SETNSr
  { 2245,	5,	0,	0,	"SETOm", 0|(1<<TID::MayStore), 0x90000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2245 = SETOm
  { 2246,	1,	1,	0,	"SETOr", 0, 0x90000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2246 = SETOr
  { 2247,	5,	0,	0,	"SETPm", 0|(1<<TID::MayStore), 0x9a000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2247 = SETPm
  { 2248,	1,	1,	0,	"SETPr", 0, 0x9a000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2248 = SETPr
  { 2249,	5,	0,	0,	"SETSm", 0|(1<<TID::MayStore), 0x98000118ULL, ImplicitList1, NULL, NULL, OperandInfo34 },  // Inst #2249 = SETSm
  { 2250,	1,	1,	0,	"SETSr", 0, 0x98000110ULL, ImplicitList1, NULL, NULL, OperandInfo105 },  // Inst #2250 = SETSr
  { 2251,	0,	0,	0,	"SFENCE", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xae000129ULL, NULL, NULL, NULL, 0 },  // Inst #2251 = SFENCE
  { 2252,	5,	1,	0,	"SGDTm", 0|(1<<TID::UnmodeledSideEffects), 0x1000118ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2252 = SGDTm
  { 2253,	5,	0,	0,	"SHL16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100005cULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2253 = SHL16m1
  { 2254,	5,	0,	0,	"SHL16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300005cULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2254 = SHL16mCL
  { 2255,	6,	0,	0,	"SHL16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100205cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2255 = SHL16mi
  { 2256,	2,	1,	0,	"SHL16r1", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::UnmodeledSideEffects), 0xd1000054ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2256 = SHL16r1
  { 2257,	2,	1,	0,	"SHL16rCL", 0, 0xd3000054ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2257 = SHL16rCL
  { 2258,	3,	1,	0,	"SHL16ri", 0|(1<<TID::ConvertibleTo3Addr), 0xc1002054ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2258 = SHL16ri
  { 2259,	5,	0,	0,	"SHL32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100001cULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2259 = SHL32m1
  { 2260,	5,	0,	0,	"SHL32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300001cULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2260 = SHL32mCL
  { 2261,	6,	0,	0,	"SHL32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100201cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2261 = SHL32mi
  { 2262,	2,	1,	0,	"SHL32r1", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::UnmodeledSideEffects), 0xd1000014ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2262 = SHL32r1
  { 2263,	2,	1,	0,	"SHL32rCL", 0, 0xd3000014ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2263 = SHL32rCL
  { 2264,	3,	1,	0,	"SHL32ri", 0|(1<<TID::ConvertibleTo3Addr), 0xc1002014ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2264 = SHL32ri
  { 2265,	5,	0,	0,	"SHL64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100101cULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2265 = SHL64m1
  { 2266,	5,	0,	0,	"SHL64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300101cULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2266 = SHL64mCL
  { 2267,	6,	0,	0,	"SHL64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100301cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2267 = SHL64mi
  { 2268,	2,	1,	0,	"SHL64r1", 0|(1<<TID::UnmodeledSideEffects), 0xd1001014ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2268 = SHL64r1
  { 2269,	2,	1,	0,	"SHL64rCL", 0, 0xd3001014ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2269 = SHL64rCL
  { 2270,	3,	1,	0,	"SHL64ri", 0|(1<<TID::ConvertibleTo3Addr), 0xc1003014ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2270 = SHL64ri
  { 2271,	5,	0,	0,	"SHL8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd000001cULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2271 = SHL8m1
  { 2272,	5,	0,	0,	"SHL8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd200001cULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2272 = SHL8mCL
  { 2273,	6,	0,	0,	"SHL8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc000201cULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2273 = SHL8mi
  { 2274,	2,	1,	0,	"SHL8r1", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::UnmodeledSideEffects), 0xd0000014ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2274 = SHL8r1
  { 2275,	2,	1,	0,	"SHL8rCL", 0, 0xd2000014ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2275 = SHL8rCL
  { 2276,	3,	1,	0,	"SHL8ri", 0, 0xc0002014ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2276 = SHL8ri
  { 2277,	6,	0,	0,	"SHLD16mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa5000144ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #2277 = SHLD16mrCL
  { 2278,	7,	0,	0,	"SHLD16mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa4002144ULL, NULL, ImplicitList1, Barriers1, OperandInfo208 },  // Inst #2278 = SHLD16mri8
  { 2279,	3,	1,	0,	"SHLD16rrCL", 0, 0xa5000143ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #2279 = SHLD16rrCL
  { 2280,	4,	1,	0,	"SHLD16rri8", 0|(1<<TID::Commutable), 0xa4002143ULL, NULL, ImplicitList1, Barriers1, OperandInfo209 },  // Inst #2280 = SHLD16rri8
  { 2281,	6,	0,	0,	"SHLD32mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa5000104ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #2281 = SHLD32mrCL
  { 2282,	7,	0,	0,	"SHLD32mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa4002104ULL, NULL, ImplicitList1, Barriers1, OperandInfo210 },  // Inst #2282 = SHLD32mri8
  { 2283,	3,	1,	0,	"SHLD32rrCL", 0, 0xa5000103ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #2283 = SHLD32rrCL
  { 2284,	4,	1,	0,	"SHLD32rri8", 0|(1<<TID::Commutable), 0xa4002103ULL, NULL, ImplicitList1, Barriers1, OperandInfo211 },  // Inst #2284 = SHLD32rri8
  { 2285,	6,	0,	0,	"SHLD64mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa5001104ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #2285 = SHLD64mrCL
  { 2286,	7,	0,	0,	"SHLD64mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xa4003104ULL, NULL, ImplicitList1, Barriers1, OperandInfo212 },  // Inst #2286 = SHLD64mri8
  { 2287,	3,	1,	0,	"SHLD64rrCL", 0, 0xa5001103ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #2287 = SHLD64rrCL
  { 2288,	4,	1,	0,	"SHLD64rri8", 0|(1<<TID::Commutable), 0xa4003103ULL, NULL, ImplicitList1, Barriers1, OperandInfo213 },  // Inst #2288 = SHLD64rri8
  { 2289,	5,	0,	0,	"SHR16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100005dULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2289 = SHR16m1
  { 2290,	5,	0,	0,	"SHR16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300005dULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2290 = SHR16mCL
  { 2291,	6,	0,	0,	"SHR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100205dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2291 = SHR16mi
  { 2292,	2,	1,	0,	"SHR16r1", 0, 0xd1000055ULL, NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2292 = SHR16r1
  { 2293,	2,	1,	0,	"SHR16rCL", 0, 0xd3000055ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #2293 = SHR16rCL
  { 2294,	3,	1,	0,	"SHR16ri", 0, 0xc1002055ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2294 = SHR16ri
  { 2295,	5,	0,	0,	"SHR32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100001dULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2295 = SHR32m1
  { 2296,	5,	0,	0,	"SHR32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300001dULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2296 = SHR32mCL
  { 2297,	6,	0,	0,	"SHR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100201dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2297 = SHR32mi
  { 2298,	2,	1,	0,	"SHR32r1", 0, 0xd1000015ULL, NULL, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2298 = SHR32r1
  { 2299,	2,	1,	0,	"SHR32rCL", 0, 0xd3000015ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo59 },  // Inst #2299 = SHR32rCL
  { 2300,	3,	1,	0,	"SHR32ri", 0, 0xc1002015ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2300 = SHR32ri
  { 2301,	5,	0,	0,	"SHR64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd100101dULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2301 = SHR64m1
  { 2302,	5,	0,	0,	"SHR64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd300101dULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2302 = SHR64mCL
  { 2303,	6,	0,	0,	"SHR64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc100301dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2303 = SHR64mi
  { 2304,	2,	1,	0,	"SHR64r1", 0, 0xd1001015ULL, NULL, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2304 = SHR64r1
  { 2305,	2,	1,	0,	"SHR64rCL", 0, 0xd3001015ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo60 },  // Inst #2305 = SHR64rCL
  { 2306,	3,	1,	0,	"SHR64ri", 0, 0xc1003015ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2306 = SHR64ri
  { 2307,	5,	0,	0,	"SHR8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd000001dULL, NULL, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2307 = SHR8m1
  { 2308,	5,	0,	0,	"SHR8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xd200001dULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo34 },  // Inst #2308 = SHR8mCL
  { 2309,	6,	0,	0,	"SHR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xc000201dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2309 = SHR8mi
  { 2310,	2,	1,	0,	"SHR8r1", 0, 0xd0000015ULL, NULL, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2310 = SHR8r1
  { 2311,	2,	1,	0,	"SHR8rCL", 0, 0xd2000015ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo103 },  // Inst #2311 = SHR8rCL
  { 2312,	3,	1,	0,	"SHR8ri", 0, 0xc0002015ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2312 = SHR8ri
  { 2313,	6,	0,	0,	"SHRD16mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xad000144ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #2313 = SHRD16mrCL
  { 2314,	7,	0,	0,	"SHRD16mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xac002144ULL, NULL, ImplicitList1, Barriers1, OperandInfo208 },  // Inst #2314 = SHRD16mri8
  { 2315,	3,	1,	0,	"SHRD16rrCL", 0, 0xad000143ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #2315 = SHRD16rrCL
  { 2316,	4,	1,	0,	"SHRD16rri8", 0|(1<<TID::Commutable), 0xac002143ULL, NULL, ImplicitList1, Barriers1, OperandInfo209 },  // Inst #2316 = SHRD16rri8
  { 2317,	6,	0,	0,	"SHRD32mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xad000104ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #2317 = SHRD32mrCL
  { 2318,	7,	0,	0,	"SHRD32mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xac002104ULL, NULL, ImplicitList1, Barriers1, OperandInfo210 },  // Inst #2318 = SHRD32mri8
  { 2319,	3,	1,	0,	"SHRD32rrCL", 0, 0xad000103ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #2319 = SHRD32rrCL
  { 2320,	4,	1,	0,	"SHRD32rri8", 0|(1<<TID::Commutable), 0xac002103ULL, NULL, ImplicitList1, Barriers1, OperandInfo211 },  // Inst #2320 = SHRD32rri8
  { 2321,	6,	0,	0,	"SHRD64mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xad001104ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #2321 = SHRD64mrCL
  { 2322,	7,	0,	0,	"SHRD64mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0xac003104ULL, NULL, ImplicitList1, Barriers1, OperandInfo212 },  // Inst #2322 = SHRD64mri8
  { 2323,	3,	1,	0,	"SHRD64rrCL", 0, 0xad001103ULL, ImplicitList44, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #2323 = SHRD64rrCL
  { 2324,	4,	1,	0,	"SHRD64rri8", 0|(1<<TID::Commutable), 0xac003103ULL, NULL, ImplicitList1, Barriers1, OperandInfo213 },  // Inst #2324 = SHRD64rri8
  { 2325,	8,	1,	0,	"SHUFPDrmi", 0|(1<<TID::MayLoad), 0xc6802146ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #2325 = SHUFPDrmi
  { 2326,	4,	1,	0,	"SHUFPDrri", 0, 0xc6802145ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #2326 = SHUFPDrri
  { 2327,	8,	1,	0,	"SHUFPSrmi", 0|(1<<TID::MayLoad), 0xc6402106ULL, NULL, NULL, NULL, OperandInfo51 },  // Inst #2327 = SHUFPSrmi
  { 2328,	4,	1,	0,	"SHUFPSrri", 0|(1<<TID::ConvertibleTo3Addr), 0xc6402105ULL, NULL, NULL, NULL, OperandInfo52 },  // Inst #2328 = SHUFPSrri
  { 2329,	5,	1,	0,	"SIDTm", 0|(1<<TID::UnmodeledSideEffects), 0x1000119ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2329 = SIDTm
  { 2330,	0,	0,	0,	"SIN_F", 0|(1<<TID::UnmodeledSideEffects), 0xfe000401ULL, NULL, NULL, NULL, 0 },  // Inst #2330 = SIN_F
  { 2331,	2,	1,	0,	"SIN_Fp32", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #2331 = SIN_Fp32
  { 2332,	2,	1,	0,	"SIN_Fp64", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #2332 = SIN_Fp64
  { 2333,	2,	1,	0,	"SIN_Fp80", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #2333 = SIN_Fp80
  { 2334,	5,	1,	0,	"SLDT16m", 0|(1<<TID::UnmodeledSideEffects), 0x118ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2334 = SLDT16m
  { 2335,	1,	1,	0,	"SLDT16r", 0|(1<<TID::UnmodeledSideEffects), 0x110ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #2335 = SLDT16r
  { 2336,	5,	1,	0,	"SLDT64m", 0|(1<<TID::UnmodeledSideEffects), 0x1118ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2336 = SLDT64m
  { 2337,	1,	1,	0,	"SLDT64r", 0|(1<<TID::UnmodeledSideEffects), 0x1110ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #2337 = SLDT64r
  { 2338,	5,	1,	0,	"SMSW16m", 0|(1<<TID::UnmodeledSideEffects), 0x100011cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2338 = SMSW16m
  { 2339,	1,	1,	0,	"SMSW16r", 0|(1<<TID::UnmodeledSideEffects), 0x1000154ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #2339 = SMSW16r
  { 2340,	1,	1,	0,	"SMSW32r", 0|(1<<TID::UnmodeledSideEffects), 0x1000114ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #2340 = SMSW32r
  { 2341,	1,	1,	0,	"SMSW64r", 0|(1<<TID::UnmodeledSideEffects), 0x1001114ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #2341 = SMSW64r
  { 2342,	6,	1,	0,	"SQRTPDm", 0|(1<<TID::MayLoad), 0x51800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2342 = SQRTPDm
  { 2343,	6,	1,	0,	"SQRTPDm_Int", 0|(1<<TID::MayLoad), 0x51800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2343 = SQRTPDm_Int
  { 2344,	2,	1,	0,	"SQRTPDr", 0, 0x51800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2344 = SQRTPDr
  { 2345,	2,	1,	0,	"SQRTPDr_Int", 0, 0x51800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2345 = SQRTPDr_Int
  { 2346,	6,	1,	0,	"SQRTPSm", 0|(1<<TID::MayLoad), 0x51400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2346 = SQRTPSm
  { 2347,	6,	1,	0,	"SQRTPSm_Int", 0|(1<<TID::MayLoad), 0x51400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2347 = SQRTPSm_Int
  { 2348,	2,	1,	0,	"SQRTPSr", 0, 0x51400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2348 = SQRTPSr
  { 2349,	2,	1,	0,	"SQRTPSr_Int", 0, 0x51400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2349 = SQRTPSr_Int
  { 2350,	6,	1,	0,	"SQRTSDm", 0|(1<<TID::MayLoad), 0x51000b06ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #2350 = SQRTSDm
  { 2351,	6,	1,	0,	"SQRTSDm_Int", 0|(1<<TID::MayLoad), 0x51000b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2351 = SQRTSDm_Int
  { 2352,	2,	1,	0,	"SQRTSDr", 0, 0x51000b05ULL, NULL, NULL, NULL, OperandInfo116 },  // Inst #2352 = SQRTSDr
  { 2353,	2,	1,	0,	"SQRTSDr_Int", 0, 0x51000b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2353 = SQRTSDr_Int
  { 2354,	6,	1,	0,	"SQRTSSm", 0|(1<<TID::MayLoad), 0x51000c06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #2354 = SQRTSSm
  { 2355,	6,	1,	0,	"SQRTSSm_Int", 0|(1<<TID::MayLoad), 0x51000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2355 = SQRTSSm_Int
  { 2356,	2,	1,	0,	"SQRTSSr", 0, 0x51000c05ULL, NULL, NULL, NULL, OperandInfo117 },  // Inst #2356 = SQRTSSr
  { 2357,	2,	1,	0,	"SQRTSSr_Int", 0, 0x51000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2357 = SQRTSSr_Int
  { 2358,	0,	0,	0,	"SQRT_F", 0|(1<<TID::UnmodeledSideEffects), 0xfa000401ULL, NULL, NULL, NULL, 0 },  // Inst #2358 = SQRT_F
  { 2359,	2,	1,	0,	"SQRT_Fp32", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo7 },  // Inst #2359 = SQRT_Fp32
  { 2360,	2,	1,	0,	"SQRT_Fp64", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo8 },  // Inst #2360 = SQRT_Fp64
  { 2361,	2,	1,	0,	"SQRT_Fp80", 0, 0x30000ULL, NULL, NULL, NULL, OperandInfo9 },  // Inst #2361 = SQRT_Fp80
  { 2362,	0,	0,	0,	"SS_PREFIX", 0|(1<<TID::UnmodeledSideEffects), 0x36000001ULL, NULL, NULL, NULL, 0 },  // Inst #2362 = SS_PREFIX
  { 2363,	0,	0,	0,	"STC", 0|(1<<TID::UnmodeledSideEffects), 0xf9000001ULL, NULL, NULL, NULL, 0 },  // Inst #2363 = STC
  { 2364,	0,	0,	0,	"STD", 0|(1<<TID::UnmodeledSideEffects), 0xfd000001ULL, NULL, NULL, NULL, 0 },  // Inst #2364 = STD
  { 2365,	0,	0,	0,	"STI", 0|(1<<TID::UnmodeledSideEffects), 0xfb000001ULL, NULL, NULL, NULL, 0 },  // Inst #2365 = STI
  { 2366,	5,	0,	0,	"STMXCSR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xae40011bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2366 = STMXCSR
  { 2367,	0,	0,	0,	"STOSB", 0|(1<<TID::UnmodeledSideEffects), 0xaa000001ULL, ImplicitList54, ImplicitList34, NULL, 0 },  // Inst #2367 = STOSB
  { 2368,	0,	0,	0,	"STOSD", 0|(1<<TID::UnmodeledSideEffects), 0xab000001ULL, ImplicitList55, ImplicitList34, NULL, 0 },  // Inst #2368 = STOSD
  { 2369,	0,	0,	0,	"STOSQ", 0|(1<<TID::UnmodeledSideEffects), 0xab001001ULL, ImplicitList56, ImplicitList52, NULL, 0 },  // Inst #2369 = STOSQ
  { 2370,	0,	0,	0,	"STOSW", 0|(1<<TID::UnmodeledSideEffects), 0xab000041ULL, ImplicitList57, ImplicitList34, NULL, 0 },  // Inst #2370 = STOSW
  { 2371,	5,	1,	0,	"STRm", 0|(1<<TID::UnmodeledSideEffects), 0x119ULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2371 = STRm
  { 2372,	1,	1,	0,	"STRr", 0|(1<<TID::UnmodeledSideEffects), 0x111ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #2372 = STRr
  { 2373,	5,	0,	0,	"ST_F32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xd900001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2373 = ST_F32m
  { 2374,	5,	0,	0,	"ST_F64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdd00001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2374 = ST_F64m
  { 2375,	5,	0,	0,	"ST_FP32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xd900001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2375 = ST_FP32m
  { 2376,	5,	0,	0,	"ST_FP64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdd00001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2376 = ST_FP64m
  { 2377,	5,	0,	0,	"ST_FP80m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xdb00001fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2377 = ST_FP80m
  { 2378,	1,	0,	0,	"ST_FPrr", 0|(1<<TID::UnmodeledSideEffects), 0xd8000802ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2378 = ST_FPrr
  { 2379,	6,	0,	0,	"ST_Fp32m", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #2379 = ST_Fp32m
  { 2380,	6,	0,	0,	"ST_Fp64m", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #2380 = ST_Fp64m
  { 2381,	6,	0,	0,	"ST_Fp64m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #2381 = ST_Fp64m32
  { 2382,	6,	0,	0,	"ST_Fp80m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #2382 = ST_Fp80m32
  { 2383,	6,	0,	0,	"ST_Fp80m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #2383 = ST_Fp80m64
  { 2384,	6,	0,	0,	"ST_FpP32m", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo108 },  // Inst #2384 = ST_FpP32m
  { 2385,	6,	0,	0,	"ST_FpP64m", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #2385 = ST_FpP64m
  { 2386,	6,	0,	0,	"ST_FpP64m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo109 },  // Inst #2386 = ST_FpP64m32
  { 2387,	6,	0,	0,	"ST_FpP80m", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #2387 = ST_FpP80m
  { 2388,	6,	0,	0,	"ST_FpP80m32", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #2388 = ST_FpP80m32
  { 2389,	6,	0,	0,	"ST_FpP80m64", 0|(1<<TID::MayStore), 0x20000ULL, NULL, NULL, NULL, OperandInfo110 },  // Inst #2389 = ST_FpP80m64
  { 2390,	1,	0,	0,	"ST_Frr", 0|(1<<TID::UnmodeledSideEffects), 0xd0000802ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2390 = ST_Frr
  { 2391,	1,	0,	0,	"SUB16i16", 0|(1<<TID::UnmodeledSideEffects), 0x2d006041ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2391 = SUB16i16
  { 2392,	6,	0,	0,	"SUB16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100605dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2392 = SUB16mi
  { 2393,	6,	0,	0,	"SUB16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300205dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2393 = SUB16mi8
  { 2394,	6,	0,	0,	"SUB16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x29000044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #2394 = SUB16mr
  { 2395,	3,	1,	0,	"SUB16ri", 0, 0x81006055ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2395 = SUB16ri
  { 2396,	3,	1,	0,	"SUB16ri8", 0, 0x83002055ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2396 = SUB16ri8
  { 2397,	7,	1,	0,	"SUB16rm", 0|(1<<TID::MayLoad), 0x2b000046ULL, NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #2397 = SUB16rm
  { 2398,	3,	1,	0,	"SUB16rr", 0, 0x29000043ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #2398 = SUB16rr
  { 2399,	3,	1,	0,	"SUB16rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x2b000045ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #2399 = SUB16rr_REV
  { 2400,	1,	0,	0,	"SUB32i32", 0|(1<<TID::UnmodeledSideEffects), 0x2d00a001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2400 = SUB32i32
  { 2401,	6,	0,	0,	"SUB32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100a01dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2401 = SUB32mi
  { 2402,	6,	0,	0,	"SUB32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300201dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2402 = SUB32mi8
  { 2403,	6,	0,	0,	"SUB32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x29000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #2403 = SUB32mr
  { 2404,	3,	1,	0,	"SUB32ri", 0, 0x8100a015ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2404 = SUB32ri
  { 2405,	3,	1,	0,	"SUB32ri8", 0, 0x83002015ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2405 = SUB32ri8
  { 2406,	7,	1,	0,	"SUB32rm", 0|(1<<TID::MayLoad), 0x2b000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #2406 = SUB32rm
  { 2407,	3,	1,	0,	"SUB32rr", 0, 0x29000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #2407 = SUB32rr
  { 2408,	3,	1,	0,	"SUB32rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x2b000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #2408 = SUB32rr_REV
  { 2409,	1,	0,	0,	"SUB64i32", 0|(1<<TID::UnmodeledSideEffects), 0x2d00b001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2409 = SUB64i32
  { 2410,	6,	0,	0,	"SUB64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100b01dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2410 = SUB64mi32
  { 2411,	6,	0,	0,	"SUB64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300301dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2411 = SUB64mi8
  { 2412,	6,	0,	0,	"SUB64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x29001004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #2412 = SUB64mr
  { 2413,	3,	1,	0,	"SUB64ri32", 0, 0x8100b015ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2413 = SUB64ri32
  { 2414,	3,	1,	0,	"SUB64ri8", 0, 0x83003015ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2414 = SUB64ri8
  { 2415,	7,	1,	0,	"SUB64rm", 0|(1<<TID::MayLoad), 0x2b001006ULL, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #2415 = SUB64rm
  { 2416,	3,	1,	0,	"SUB64rr", 0, 0x29001003ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #2416 = SUB64rr
  { 2417,	3,	1,	0,	"SUB64rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x2b001005ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #2417 = SUB64rr_REV
  { 2418,	1,	0,	0,	"SUB8i8", 0|(1<<TID::UnmodeledSideEffects), 0x2c002001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2418 = SUB8i8
  { 2419,	6,	0,	0,	"SUB8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8000201dULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2419 = SUB8mi
  { 2420,	6,	0,	0,	"SUB8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x28000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #2420 = SUB8mr
  { 2421,	3,	1,	0,	"SUB8ri", 0, 0x80002015ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #2421 = SUB8ri
  { 2422,	7,	1,	0,	"SUB8rm", 0|(1<<TID::MayLoad), 0x2a000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #2422 = SUB8rm
  { 2423,	3,	1,	0,	"SUB8rr", 0, 0x28000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #2423 = SUB8rr
  { 2424,	3,	1,	0,	"SUB8rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x2a000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #2424 = SUB8rr_REV
  { 2425,	7,	1,	0,	"SUBPDrm", 0|(1<<TID::MayLoad), 0x5c800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2425 = SUBPDrm
  { 2426,	3,	1,	0,	"SUBPDrr", 0, 0x5c800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2426 = SUBPDrr
  { 2427,	7,	1,	0,	"SUBPSrm", 0|(1<<TID::MayLoad), 0x5c400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2427 = SUBPSrm
  { 2428,	3,	1,	0,	"SUBPSrr", 0, 0x5c400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2428 = SUBPSrr
  { 2429,	5,	0,	0,	"SUBR_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd800001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2429 = SUBR_F32m
  { 2430,	5,	0,	0,	"SUBR_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdc00001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2430 = SUBR_F64m
  { 2431,	5,	0,	0,	"SUBR_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xde00001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2431 = SUBR_FI16m
  { 2432,	5,	0,	0,	"SUBR_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xda00001dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2432 = SUBR_FI32m
  { 2433,	1,	0,	0,	"SUBR_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0xe0000902ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2433 = SUBR_FPrST0
  { 2434,	1,	0,	0,	"SUBR_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xe8000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2434 = SUBR_FST0r
  { 2435,	7,	1,	0,	"SUBR_Fp32m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #2435 = SUBR_Fp32m
  { 2436,	7,	1,	0,	"SUBR_Fp64m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2436 = SUBR_Fp64m
  { 2437,	7,	1,	0,	"SUBR_Fp64m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2437 = SUBR_Fp64m32
  { 2438,	7,	1,	0,	"SUBR_Fp80m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2438 = SUBR_Fp80m32
  { 2439,	7,	1,	0,	"SUBR_Fp80m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2439 = SUBR_Fp80m64
  { 2440,	7,	1,	0,	"SUBR_FpI16m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #2440 = SUBR_FpI16m32
  { 2441,	7,	1,	0,	"SUBR_FpI16m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2441 = SUBR_FpI16m64
  { 2442,	7,	1,	0,	"SUBR_FpI16m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2442 = SUBR_FpI16m80
  { 2443,	7,	1,	0,	"SUBR_FpI32m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #2443 = SUBR_FpI32m32
  { 2444,	7,	1,	0,	"SUBR_FpI32m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2444 = SUBR_FpI32m64
  { 2445,	7,	1,	0,	"SUBR_FpI32m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2445 = SUBR_FpI32m80
  { 2446,	1,	0,	0,	"SUBR_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0xe0000702ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2446 = SUBR_FrST0
  { 2447,	7,	1,	0,	"SUBSDrm", 0|(1<<TID::MayLoad), 0x5c000b06ULL, NULL, NULL, NULL, OperandInfo30 },  // Inst #2447 = SUBSDrm
  { 2448,	7,	1,	0,	"SUBSDrm_Int", 0|(1<<TID::MayLoad), 0x5c000b06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2448 = SUBSDrm_Int
  { 2449,	3,	1,	0,	"SUBSDrr", 0, 0x5c000b05ULL, NULL, NULL, NULL, OperandInfo31 },  // Inst #2449 = SUBSDrr
  { 2450,	3,	1,	0,	"SUBSDrr_Int", 0, 0x5c000b05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2450 = SUBSDrr_Int
  { 2451,	7,	1,	0,	"SUBSSrm", 0|(1<<TID::MayLoad), 0x5c000c06ULL, NULL, NULL, NULL, OperandInfo32 },  // Inst #2451 = SUBSSrm
  { 2452,	7,	1,	0,	"SUBSSrm_Int", 0|(1<<TID::MayLoad), 0x5c000c06ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2452 = SUBSSrm_Int
  { 2453,	3,	1,	0,	"SUBSSrr", 0, 0x5c000c05ULL, NULL, NULL, NULL, OperandInfo33 },  // Inst #2453 = SUBSSrr
  { 2454,	3,	1,	0,	"SUBSSrr_Int", 0, 0x5c000c05ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2454 = SUBSSrr_Int
  { 2455,	5,	0,	0,	"SUB_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xd800001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2455 = SUB_F32m
  { 2456,	5,	0,	0,	"SUB_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xdc00001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2456 = SUB_F64m
  { 2457,	5,	0,	0,	"SUB_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xde00001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2457 = SUB_FI16m
  { 2458,	5,	0,	0,	"SUB_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0xda00001cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2458 = SUB_FI32m
  { 2459,	1,	0,	0,	"SUB_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0xe8000902ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2459 = SUB_FPrST0
  { 2460,	1,	0,	0,	"SUB_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0xe0000302ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2460 = SUB_FST0r
  { 2461,	3,	1,	0,	"SUB_Fp32", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo36 },  // Inst #2461 = SUB_Fp32
  { 2462,	7,	1,	0,	"SUB_Fp32m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #2462 = SUB_Fp32m
  { 2463,	3,	1,	0,	"SUB_Fp64", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo38 },  // Inst #2463 = SUB_Fp64
  { 2464,	7,	1,	0,	"SUB_Fp64m", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2464 = SUB_Fp64m
  { 2465,	7,	1,	0,	"SUB_Fp64m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2465 = SUB_Fp64m32
  { 2466,	3,	1,	0,	"SUB_Fp80", 0, 0x40000ULL, NULL, NULL, NULL, OperandInfo40 },  // Inst #2466 = SUB_Fp80
  { 2467,	7,	1,	0,	"SUB_Fp80m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2467 = SUB_Fp80m32
  { 2468,	7,	1,	0,	"SUB_Fp80m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2468 = SUB_Fp80m64
  { 2469,	7,	1,	0,	"SUB_FpI16m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #2469 = SUB_FpI16m32
  { 2470,	7,	1,	0,	"SUB_FpI16m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2470 = SUB_FpI16m64
  { 2471,	7,	1,	0,	"SUB_FpI16m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2471 = SUB_FpI16m80
  { 2472,	7,	1,	0,	"SUB_FpI32m32", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo37 },  // Inst #2472 = SUB_FpI32m32
  { 2473,	7,	1,	0,	"SUB_FpI32m64", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo39 },  // Inst #2473 = SUB_FpI32m64
  { 2474,	7,	1,	0,	"SUB_FpI32m80", 0|(1<<TID::MayLoad), 0x30000ULL, NULL, NULL, NULL, OperandInfo41 },  // Inst #2474 = SUB_FpI32m80
  { 2475,	1,	0,	0,	"SUB_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0xe8000702ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #2475 = SUB_FrST0
  { 2476,	0,	0,	0,	"SWAPGS", 0|(1<<TID::UnmodeledSideEffects), 0x1000129ULL, NULL, NULL, NULL, 0 },  // Inst #2476 = SWAPGS
  { 2477,	0,	0,	0,	"SYSCALL", 0|(1<<TID::UnmodeledSideEffects), 0x5000101ULL, NULL, NULL, NULL, 0 },  // Inst #2477 = SYSCALL
  { 2478,	0,	0,	0,	"SYSENTER", 0|(1<<TID::UnmodeledSideEffects), 0x34000101ULL, NULL, NULL, NULL, 0 },  // Inst #2478 = SYSENTER
  { 2479,	0,	0,	0,	"SYSEXIT", 0|(1<<TID::UnmodeledSideEffects), 0x35000101ULL, NULL, NULL, NULL, 0 },  // Inst #2479 = SYSEXIT
  { 2480,	0,	0,	0,	"SYSEXIT64", 0|(1<<TID::UnmodeledSideEffects), 0x35001101ULL, NULL, NULL, NULL, 0 },  // Inst #2480 = SYSEXIT64
  { 2481,	0,	0,	0,	"SYSRET", 0|(1<<TID::UnmodeledSideEffects), 0x7000101ULL, NULL, NULL, NULL, 0 },  // Inst #2481 = SYSRET
  { 2482,	1,	0,	0,	"TAILJMPd", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xe900c001ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo2 },  // Inst #2482 = TAILJMPd
  { 2483,	1,	0,	0,	"TAILJMPd64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xe900c001ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo2 },  // Inst #2483 = TAILJMPd64
  { 2484,	5,	0,	0,	"TAILJMPm", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xff00001cULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo214 },  // Inst #2484 = TAILJMPm
  { 2485,	5,	0,	0,	"TAILJMPm64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xff00001cULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo215 },  // Inst #2485 = TAILJMPm64
  { 2486,	1,	0,	0,	"TAILJMPr", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xff000014ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo216 },  // Inst #2486 = TAILJMPr
  { 2487,	1,	0,	0,	"TAILJMPr64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xff000014ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo217 },  // Inst #2487 = TAILJMPr64
  { 2488,	2,	0,	0,	"TCRETURNdi", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo6 },  // Inst #2488 = TCRETURNdi
  { 2489,	2,	0,	0,	"TCRETURNdi64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo6 },  // Inst #2489 = TCRETURNdi64
  { 2490,	6,	0,	0,	"TCRETURNmi", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo218 },  // Inst #2490 = TCRETURNmi
  { 2491,	6,	0,	0,	"TCRETURNmi64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo219 },  // Inst #2491 = TCRETURNmi64
  { 2492,	2,	0,	0,	"TCRETURNri", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo220 },  // Inst #2492 = TCRETURNri
  { 2493,	2,	0,	0,	"TCRETURNri64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0x0ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo221 },  // Inst #2493 = TCRETURNri64
  { 2494,	1,	0,	0,	"TEST16i16", 0|(1<<TID::UnmodeledSideEffects), 0xa9006041ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2494 = TEST16i16
  { 2495,	6,	0,	0,	"TEST16mi", 0|(1<<TID::MayLoad), 0xf7006058ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2495 = TEST16mi
  { 2496,	2,	0,	0,	"TEST16ri", 0, 0xf7006050ULL, NULL, ImplicitList1, Barriers1, OperandInfo61 },  // Inst #2496 = TEST16ri
  { 2497,	6,	0,	0,	"TEST16rm", 0|(1<<TID::MayLoad), 0x85000046ULL, NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #2497 = TEST16rm
  { 2498,	2,	0,	0,	"TEST16rr", 0|(1<<TID::Commutable), 0x85000045ULL, NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #2498 = TEST16rr
  { 2499,	1,	0,	0,	"TEST32i32", 0|(1<<TID::UnmodeledSideEffects), 0xa900a001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2499 = TEST32i32
  { 2500,	6,	0,	0,	"TEST32mi", 0|(1<<TID::MayLoad), 0xf700a018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2500 = TEST32mi
  { 2501,	2,	0,	0,	"TEST32ri", 0, 0xf700a010ULL, NULL, ImplicitList1, Barriers1, OperandInfo62 },  // Inst #2501 = TEST32ri
  { 2502,	6,	0,	0,	"TEST32rm", 0|(1<<TID::MayLoad), 0x85000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #2502 = TEST32rm
  { 2503,	2,	0,	0,	"TEST32rr", 0|(1<<TID::Commutable), 0x85000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #2503 = TEST32rr
  { 2504,	1,	0,	0,	"TEST64i32", 0|(1<<TID::UnmodeledSideEffects), 0xa900b001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2504 = TEST64i32
  { 2505,	6,	0,	0,	"TEST64mi32", 0|(1<<TID::MayLoad), 0xf700b018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2505 = TEST64mi32
  { 2506,	2,	0,	0,	"TEST64ri32", 0, 0xf700b010ULL, NULL, ImplicitList1, Barriers1, OperandInfo63 },  // Inst #2506 = TEST64ri32
  { 2507,	6,	0,	0,	"TEST64rm", 0|(1<<TID::MayLoad), 0x85001006ULL, NULL, ImplicitList1, Barriers1, OperandInfo57 },  // Inst #2507 = TEST64rm
  { 2508,	2,	0,	0,	"TEST64rr", 0|(1<<TID::Commutable), 0x85001005ULL, NULL, ImplicitList1, Barriers1, OperandInfo58 },  // Inst #2508 = TEST64rr
  { 2509,	1,	0,	0,	"TEST8i8", 0|(1<<TID::UnmodeledSideEffects), 0xa8002001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2509 = TEST8i8
  { 2510,	6,	0,	0,	"TEST8mi", 0|(1<<TID::MayLoad), 0xf6002018ULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2510 = TEST8mi
  { 2511,	2,	0,	0,	"TEST8ri", 0, 0xf6002010ULL, NULL, ImplicitList1, Barriers1, OperandInfo79 },  // Inst #2511 = TEST8ri
  { 2512,	6,	0,	0,	"TEST8rm", 0|(1<<TID::MayLoad), 0x84000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo80 },  // Inst #2512 = TEST8rm
  { 2513,	2,	0,	0,	"TEST8rr", 0|(1<<TID::Commutable), 0x84000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo81 },  // Inst #2513 = TEST8rr
  { 2514,	5,	0,	0,	"TLSCall_32", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList2, ImplicitList58, NULL, OperandInfo34 },  // Inst #2514 = TLSCall_32
  { 2515,	5,	0,	0,	"TLSCall_64", 0|(1<<TID::UsesCustomInserter), 0x0ULL, ImplicitList35, ImplicitList15, NULL, OperandInfo34 },  // Inst #2515 = TLSCall_64
  { 2516,	5,	0,	0,	"TLS_addr32", 0, 0x0ULL, ImplicitList2, ImplicitList9, Barriers3, OperandInfo34 },  // Inst #2516 = TLS_addr32
  { 2517,	5,	0,	0,	"TLS_addr64", 0, 0x0ULL, ImplicitList4, ImplicitList10, Barriers4, OperandInfo34 },  // Inst #2517 = TLS_addr64
  { 2518,	0,	0,	0,	"TRAP", 0|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0xb000101ULL, NULL, NULL, NULL, 0 },  // Inst #2518 = TRAP
  { 2519,	0,	0,	0,	"TST_F", 0|(1<<TID::UnmodeledSideEffects), 0xe4000401ULL, NULL, NULL, NULL, 0 },  // Inst #2519 = TST_F
  { 2520,	1,	0,	0,	"TST_Fp32", 0, 0x20000ULL, NULL, NULL, NULL, OperandInfo111 },  // Inst #2520 = TST_Fp32
  { 2521,	1,	0,	0,	"TST_Fp64", 0, 0x20000ULL, NULL, NULL, NULL, OperandInfo112 },  // Inst #2521 = TST_Fp64
  { 2522,	1,	0,	0,	"TST_Fp80", 0, 0x20000ULL, NULL, NULL, NULL, OperandInfo113 },  // Inst #2522 = TST_Fp80
  { 2523,	6,	0,	0,	"UCOMISDrm", 0|(1<<TID::MayLoad), 0x2e800146ULL, NULL, ImplicitList1, Barriers1, OperandInfo92 },  // Inst #2523 = UCOMISDrm
  { 2524,	2,	0,	0,	"UCOMISDrr", 0, 0x2e800145ULL, NULL, ImplicitList1, Barriers1, OperandInfo116 },  // Inst #2524 = UCOMISDrr
  { 2525,	6,	0,	0,	"UCOMISSrm", 0|(1<<TID::MayLoad), 0x2e400106ULL, NULL, ImplicitList1, Barriers1, OperandInfo90 },  // Inst #2525 = UCOMISSrm
  { 2526,	2,	0,	0,	"UCOMISSrr", 0, 0x2e400105ULL, NULL, ImplicitList1, Barriers1, OperandInfo117 },  // Inst #2526 = UCOMISSrr
  { 2527,	1,	0,	0,	"UCOM_FIPr", 0|(1<<TID::UnmodeledSideEffects), 0xe8000a02ULL, ImplicitList23, ImplicitList1, Barriers1, OperandInfo35 },  // Inst #2527 = UCOM_FIPr
  { 2528,	1,	0,	0,	"UCOM_FIr", 0|(1<<TID::UnmodeledSideEffects), 0xe8000602ULL, ImplicitList23, ImplicitList1, Barriers1, OperandInfo35 },  // Inst #2528 = UCOM_FIr
  { 2529,	0,	0,	0,	"UCOM_FPPr", 0|(1<<TID::UnmodeledSideEffects), 0xe9000501ULL, ImplicitList23, ImplicitList1, Barriers1, 0 },  // Inst #2529 = UCOM_FPPr
  { 2530,	1,	0,	0,	"UCOM_FPr", 0|(1<<TID::UnmodeledSideEffects), 0xe8000802ULL, ImplicitList23, ImplicitList1, Barriers1, OperandInfo35 },  // Inst #2530 = UCOM_FPr
  { 2531,	2,	0,	0,	"UCOM_FpIr32", 0, 0x50000ULL, NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #2531 = UCOM_FpIr32
  { 2532,	2,	0,	0,	"UCOM_FpIr64", 0, 0x50000ULL, NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #2532 = UCOM_FpIr64
  { 2533,	2,	0,	0,	"UCOM_FpIr80", 0, 0x50000ULL, NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #2533 = UCOM_FpIr80
  { 2534,	2,	0,	0,	"UCOM_Fpr32", 0|(1<<TID::UnmodeledSideEffects), 0x50000ULL, NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #2534 = UCOM_Fpr32
  { 2535,	2,	0,	0,	"UCOM_Fpr64", 0|(1<<TID::UnmodeledSideEffects), 0x50000ULL, NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #2535 = UCOM_Fpr64
  { 2536,	2,	0,	0,	"UCOM_Fpr80", 0|(1<<TID::UnmodeledSideEffects), 0x50000ULL, NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #2536 = UCOM_Fpr80
  { 2537,	1,	0,	0,	"UCOM_Fr", 0|(1<<TID::UnmodeledSideEffects), 0xe0000802ULL, ImplicitList23, ImplicitList1, Barriers1, OperandInfo35 },  // Inst #2537 = UCOM_Fr
  { 2538,	7,	1,	0,	"UNPCKHPDrm", 0|(1<<TID::MayLoad), 0x15800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2538 = UNPCKHPDrm
  { 2539,	3,	1,	0,	"UNPCKHPDrr", 0, 0x15800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2539 = UNPCKHPDrr
  { 2540,	7,	1,	0,	"UNPCKHPSrm", 0|(1<<TID::MayLoad), 0x15400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2540 = UNPCKHPSrm
  { 2541,	3,	1,	0,	"UNPCKHPSrr", 0, 0x15400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2541 = UNPCKHPSrr
  { 2542,	7,	1,	0,	"UNPCKLPDrm", 0|(1<<TID::MayLoad), 0x14800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2542 = UNPCKLPDrm
  { 2543,	3,	1,	0,	"UNPCKLPDrr", 0, 0x14800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2543 = UNPCKLPDrr
  { 2544,	7,	1,	0,	"UNPCKLPSrm", 0|(1<<TID::MayLoad), 0x14400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #2544 = UNPCKLPSrm
  { 2545,	3,	1,	0,	"UNPCKLPSrr", 0, 0x14400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #2545 = UNPCKLPSrr
  { 2546,	7,	1,	0,	"VADDPDYrm", 0|(1<<TID::MayLoad), 0x558800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2546 = VADDPDYrm
  { 2547,	3,	1,	0,	"VADDPDYrr", 0|(1<<TID::Commutable), 0x558800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2547 = VADDPDYrr
  { 2548,	7,	1,	0,	"VADDPDrm", 0|(1<<TID::MayLoad), 0x558800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2548 = VADDPDrm
  { 2549,	3,	1,	0,	"VADDPDrr", 0|(1<<TID::Commutable), 0x558800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2549 = VADDPDrr
  { 2550,	7,	1,	0,	"VADDPSYrm", 0|(1<<TID::MayLoad), 0x558400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2550 = VADDPSYrm
  { 2551,	3,	1,	0,	"VADDPSYrr", 0|(1<<TID::Commutable), 0x558400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2551 = VADDPSYrr
  { 2552,	7,	1,	0,	"VADDPSrm", 0|(1<<TID::MayLoad), 0x558400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2552 = VADDPSrm
  { 2553,	3,	1,	0,	"VADDPSrr", 0|(1<<TID::Commutable), 0x558400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2553 = VADDPSrr
  { 2554,	7,	1,	0,	"VADDSDrm", 0|(1<<TID::MayLoad), 0x558000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2554 = VADDSDrm
  { 2555,	7,	1,	0,	"VADDSDrm_Int", 0|(1<<TID::MayLoad), 0x558000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2555 = VADDSDrm_Int
  { 2556,	3,	1,	0,	"VADDSDrr", 0|(1<<TID::Commutable), 0x558000b05ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2556 = VADDSDrr
  { 2557,	3,	1,	0,	"VADDSDrr_Int", 0, 0x558000b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2557 = VADDSDrr_Int
  { 2558,	7,	1,	0,	"VADDSSrm", 0|(1<<TID::MayLoad), 0x558000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2558 = VADDSSrm
  { 2559,	7,	1,	0,	"VADDSSrm_Int", 0|(1<<TID::MayLoad), 0x558000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2559 = VADDSSrm_Int
  { 2560,	3,	1,	0,	"VADDSSrr", 0|(1<<TID::Commutable), 0x558000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2560 = VADDSSrr
  { 2561,	3,	1,	0,	"VADDSSrr_Int", 0, 0x558000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2561 = VADDSSrr_Int
  { 2562,	7,	1,	0,	"VADDSUBPDYrm", 0|(1<<TID::MayLoad), 0x5d0800046ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2562 = VADDSUBPDYrm
  { 2563,	3,	1,	0,	"VADDSUBPDYrr", 0, 0x5d0800045ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2563 = VADDSUBPDYrr
  { 2564,	7,	1,	0,	"VADDSUBPDrm", 0|(1<<TID::MayLoad), 0x5d0800046ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2564 = VADDSUBPDrm
  { 2565,	3,	1,	0,	"VADDSUBPDrr", 0, 0x5d0800045ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2565 = VADDSUBPDrr
  { 2566,	7,	1,	0,	"VADDSUBPSYrm", 0|(1<<TID::MayLoad), 0x5d0800b06ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2566 = VADDSUBPSYrm
  { 2567,	3,	1,	0,	"VADDSUBPSYrr", 0, 0x5d0800b05ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2567 = VADDSUBPSYrr
  { 2568,	7,	1,	0,	"VADDSUBPSrm", 0|(1<<TID::MayLoad), 0x5d0800b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2568 = VADDSUBPSrm
  { 2569,	3,	1,	0,	"VADDSUBPSrr", 0, 0x5d0800b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2569 = VADDSUBPSrr
  { 2570,	7,	1,	0,	"VAESDECLASTrm", 0|(1<<TID::MayLoad), 0x5dfc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2570 = VAESDECLASTrm
  { 2571,	3,	1,	0,	"VAESDECLASTrr", 0, 0x5dfc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2571 = VAESDECLASTrr
  { 2572,	7,	1,	0,	"VAESDECrm", 0|(1<<TID::MayLoad), 0x5dec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2572 = VAESDECrm
  { 2573,	3,	1,	0,	"VAESDECrr", 0, 0x5dec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2573 = VAESDECrr
  { 2574,	7,	1,	0,	"VAESENCLASTrm", 0|(1<<TID::MayLoad), 0x5ddc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2574 = VAESENCLASTrm
  { 2575,	3,	1,	0,	"VAESENCLASTrr", 0, 0x5ddc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2575 = VAESENCLASTrr
  { 2576,	7,	1,	0,	"VAESENCrm", 0|(1<<TID::MayLoad), 0x5dcc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2576 = VAESENCrm
  { 2577,	3,	1,	0,	"VAESENCrr", 0, 0x5dcc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2577 = VAESENCrr
  { 2578,	6,	1,	0,	"VAESIMCrm", 0|(1<<TID::MayLoad), 0x1dbc00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2578 = VAESIMCrm
  { 2579,	2,	1,	0,	"VAESIMCrr", 0, 0x1dbc00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2579 = VAESIMCrr
  { 2580,	7,	1,	0,	"VAESKEYGENASSIST128rm", 0|(1<<TID::MayLoad), 0x1dfc02e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #2580 = VAESKEYGENASSIST128rm
  { 2581,	3,	1,	0,	"VAESKEYGENASSIST128rr", 0, 0x1dfc02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #2581 = VAESKEYGENASSIST128rr
  { 2582,	7,	1,	0,	"VANDNPDYrm", 0|(1<<TID::UnmodeledSideEffects), 0x555800046ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2582 = VANDNPDYrm
  { 2583,	3,	1,	0,	"VANDNPDYrr", 0|(1<<TID::UnmodeledSideEffects), 0x555800045ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2583 = VANDNPDYrr
  { 2584,	7,	1,	0,	"VANDNPDrm", 0|(1<<TID::UnmodeledSideEffects), 0x555800046ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2584 = VANDNPDrm
  { 2585,	3,	1,	0,	"VANDNPDrr", 0|(1<<TID::UnmodeledSideEffects), 0x555800045ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2585 = VANDNPDrr
  { 2586,	7,	1,	0,	"VANDNPSYrm", 0|(1<<TID::UnmodeledSideEffects), 0x555400006ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2586 = VANDNPSYrm
  { 2587,	3,	1,	0,	"VANDNPSYrr", 0|(1<<TID::UnmodeledSideEffects), 0x555400005ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2587 = VANDNPSYrr
  { 2588,	7,	1,	0,	"VANDNPSrm", 0|(1<<TID::UnmodeledSideEffects), 0x555400006ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2588 = VANDNPSrm
  { 2589,	3,	1,	0,	"VANDNPSrr", 0|(1<<TID::UnmodeledSideEffects), 0x555400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2589 = VANDNPSrr
  { 2590,	7,	1,	0,	"VANDPDYrm", 0|(1<<TID::UnmodeledSideEffects), 0x554800046ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2590 = VANDPDYrm
  { 2591,	3,	1,	0,	"VANDPDYrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x554800045ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2591 = VANDPDYrr
  { 2592,	7,	1,	0,	"VANDPDrm", 0|(1<<TID::UnmodeledSideEffects), 0x554800046ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2592 = VANDPDrm
  { 2593,	3,	1,	0,	"VANDPDrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x554800045ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2593 = VANDPDrr
  { 2594,	7,	1,	0,	"VANDPSYrm", 0|(1<<TID::UnmodeledSideEffects), 0x554400006ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2594 = VANDPSYrm
  { 2595,	3,	1,	0,	"VANDPSYrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x554400005ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2595 = VANDPSYrr
  { 2596,	7,	1,	0,	"VANDPSrm", 0|(1<<TID::UnmodeledSideEffects), 0x554400006ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2596 = VANDPSrm
  { 2597,	3,	1,	0,	"VANDPSrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x554400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2597 = VANDPSrr
  { 2598,	3,	0,	0,	"VASTART_SAVE_XMM_REGS", 0|(1<<TID::UsesCustomInserter)|(1<<TID::Variadic), 0x0ULL, NULL, NULL, NULL, OperandInfo228 },  // Inst #2598 = VASTART_SAVE_XMM_REGS
  { 2599,	8,	1,	0,	"VBLENDPDYrmi", 0|(1<<TID::MayLoad), 0x50dc02e46ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2599 = VBLENDPDYrmi
  { 2600,	4,	1,	0,	"VBLENDPDYrri", 0, 0x50dc02e45ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #2600 = VBLENDPDYrri
  { 2601,	8,	1,	0,	"VBLENDPDrmi", 0|(1<<TID::MayLoad), 0x50dc02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2601 = VBLENDPDrmi
  { 2602,	4,	1,	0,	"VBLENDPDrri", 0, 0x50dc02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2602 = VBLENDPDrri
  { 2603,	8,	1,	0,	"VBLENDPSYrmi", 0|(1<<TID::MayLoad), 0x50cc02e46ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2603 = VBLENDPSYrmi
  { 2604,	4,	1,	0,	"VBLENDPSYrri", 0, 0x50cc02e45ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #2604 = VBLENDPSYrri
  { 2605,	8,	1,	0,	"VBLENDPSrmi", 0|(1<<TID::MayLoad), 0x50cc02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2605 = VBLENDPSrmi
  { 2606,	4,	1,	0,	"VBLENDPSrri", 0, 0x50cc02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2606 = VBLENDPSrri
  { 2607,	8,	1,	0,	"VBLENDVPDYrm", 0|(1<<TID::MayLoad), 0xd4bc00e46ULL, NULL, NULL, NULL, OperandInfo231 },  // Inst #2607 = VBLENDVPDYrm
  { 2608,	4,	1,	0,	"VBLENDVPDYrr", 0, 0xd4bc00e45ULL, NULL, NULL, NULL, OperandInfo232 },  // Inst #2608 = VBLENDVPDYrr
  { 2609,	8,	1,	0,	"VBLENDVPDrm", 0|(1<<TID::MayLoad), 0xd4bc00e46ULL, NULL, NULL, NULL, OperandInfo233 },  // Inst #2609 = VBLENDVPDrm
  { 2610,	4,	1,	0,	"VBLENDVPDrr", 0, 0xd4bc00e45ULL, NULL, NULL, NULL, OperandInfo234 },  // Inst #2610 = VBLENDVPDrr
  { 2611,	8,	1,	0,	"VBLENDVPSYrm", 0|(1<<TID::MayLoad), 0xd4ac00e46ULL, NULL, NULL, NULL, OperandInfo231 },  // Inst #2611 = VBLENDVPSYrm
  { 2612,	4,	1,	0,	"VBLENDVPSYrr", 0, 0xd4ac00e45ULL, NULL, NULL, NULL, OperandInfo232 },  // Inst #2612 = VBLENDVPSYrr
  { 2613,	8,	1,	0,	"VBLENDVPSrm", 0|(1<<TID::MayLoad), 0xd4ac00e46ULL, NULL, NULL, NULL, OperandInfo233 },  // Inst #2613 = VBLENDVPSrm
  { 2614,	4,	1,	0,	"VBLENDVPSrr", 0, 0xd4ac00e45ULL, NULL, NULL, NULL, OperandInfo234 },  // Inst #2614 = VBLENDVPSrr
  { 2615,	6,	1,	0,	"VBROADCASTF128", 0|(1<<TID::MayLoad), 0x11ac00d46ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2615 = VBROADCASTF128
  { 2616,	6,	1,	0,	"VBROADCASTSD", 0|(1<<TID::MayLoad), 0x119c00d46ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2616 = VBROADCASTSD
  { 2617,	6,	1,	0,	"VBROADCASTSS", 0|(1<<TID::MayLoad), 0x118c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2617 = VBROADCASTSS
  { 2618,	6,	1,	0,	"VBROADCASTSSY", 0|(1<<TID::MayLoad), 0x118c00d46ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2618 = VBROADCASTSSY
  { 2619,	8,	1,	0,	"VCMPPDYrmi", 0|(1<<TID::MayLoad), 0x5c2802046ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2619 = VCMPPDYrmi
  { 2620,	8,	1,	0,	"VCMPPDYrmi_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2802046ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2620 = VCMPPDYrmi_alt
  { 2621,	4,	1,	0,	"VCMPPDYrri", 0, 0x5c2802045ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #2621 = VCMPPDYrri
  { 2622,	4,	1,	0,	"VCMPPDYrri_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2802045ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #2622 = VCMPPDYrri_alt
  { 2623,	8,	1,	0,	"VCMPPDrmi", 0|(1<<TID::MayLoad), 0x5c2802046ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2623 = VCMPPDrmi
  { 2624,	8,	1,	0,	"VCMPPDrmi_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2802046ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2624 = VCMPPDrmi_alt
  { 2625,	4,	1,	0,	"VCMPPDrri", 0, 0x5c2802045ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2625 = VCMPPDrri
  { 2626,	4,	1,	0,	"VCMPPDrri_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2802045ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2626 = VCMPPDrri_alt
  { 2627,	8,	1,	0,	"VCMPPSYrmi", 0|(1<<TID::MayLoad), 0x5c2402006ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2627 = VCMPPSYrmi
  { 2628,	8,	1,	0,	"VCMPPSYrmi_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2402006ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2628 = VCMPPSYrmi_alt
  { 2629,	4,	1,	0,	"VCMPPSYrri", 0, 0x5c2402005ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #2629 = VCMPPSYrri
  { 2630,	4,	1,	0,	"VCMPPSYrri_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2402005ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #2630 = VCMPPSYrri_alt
  { 2631,	8,	1,	0,	"VCMPPSrmi", 0|(1<<TID::MayLoad), 0x5c2402006ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2631 = VCMPPSrmi
  { 2632,	8,	1,	0,	"VCMPPSrmi_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2402006ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2632 = VCMPPSrmi_alt
  { 2633,	4,	1,	0,	"VCMPPSrri", 0, 0x5c2402005ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2633 = VCMPPSrri
  { 2634,	4,	1,	0,	"VCMPPSrri_alt", 0|(1<<TID::UnmodeledSideEffects), 0x5c2402005ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2634 = VCMPPSrri_alt
  { 2635,	8,	1,	0,	"VCMPSDrm", 0|(1<<TID::MayLoad), 0x5c2002b06ULL, NULL, NULL, NULL, OperandInfo236 },  // Inst #2635 = VCMPSDrm
  { 2636,	8,	1,	0,	"VCMPSDrm_alt", 0|(1<<TID::MayLoad), 0x5c2002b06ULL, NULL, NULL, NULL, OperandInfo236 },  // Inst #2636 = VCMPSDrm_alt
  { 2637,	4,	1,	0,	"VCMPSDrr", 0, 0x5c2002b05ULL, NULL, NULL, NULL, OperandInfo70 },  // Inst #2637 = VCMPSDrr
  { 2638,	4,	1,	0,	"VCMPSDrr_alt", 0, 0x5c2002b05ULL, NULL, NULL, NULL, OperandInfo70 },  // Inst #2638 = VCMPSDrr_alt
  { 2639,	8,	1,	0,	"VCMPSSrm", 0|(1<<TID::MayLoad), 0x5c2002c06ULL, NULL, NULL, NULL, OperandInfo237 },  // Inst #2639 = VCMPSSrm
  { 2640,	8,	1,	0,	"VCMPSSrm_alt", 0|(1<<TID::MayLoad), 0x5c2002c06ULL, NULL, NULL, NULL, OperandInfo237 },  // Inst #2640 = VCMPSSrm_alt
  { 2641,	4,	1,	0,	"VCMPSSrr", 0, 0x5c2002c05ULL, NULL, NULL, NULL, OperandInfo69 },  // Inst #2641 = VCMPSSrr
  { 2642,	4,	1,	0,	"VCMPSSrr_alt", 0, 0x5c2002c05ULL, NULL, NULL, NULL, OperandInfo69 },  // Inst #2642 = VCMPSSrr_alt
  { 2643,	6,	0,	0,	"VCOMISDrm", 0|(1<<TID::UnmodeledSideEffects), 0x12f800046ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #2643 = VCOMISDrm
  { 2644,	2,	0,	0,	"VCOMISDrr", 0|(1<<TID::UnmodeledSideEffects), 0x12f800045ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #2644 = VCOMISDrr
  { 2645,	6,	0,	0,	"VCOMISSrm", 0|(1<<TID::UnmodeledSideEffects), 0x12f400006ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #2645 = VCOMISSrm
  { 2646,	2,	0,	0,	"VCOMISSrr", 0|(1<<TID::UnmodeledSideEffects), 0x12f400005ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #2646 = VCOMISSrr
  { 2647,	6,	1,	0,	"VCVTDQ2PDYrm", 0|(1<<TID::UnmodeledSideEffects), 0x1e6400c06ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2647 = VCVTDQ2PDYrm
  { 2648,	2,	1,	0,	"VCVTDQ2PDYrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6400c05ULL, NULL, NULL, NULL, OperandInfo238 },  // Inst #2648 = VCVTDQ2PDYrr
  { 2649,	6,	1,	0,	"VCVTDQ2PDrm", 0|(1<<TID::UnmodeledSideEffects), 0x1e6400c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2649 = VCVTDQ2PDrm
  { 2650,	2,	1,	0,	"VCVTDQ2PDrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6400c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2650 = VCVTDQ2PDrr
  { 2651,	6,	1,	0,	"VCVTDQ2PSYrm", 0|(1<<TID::UnmodeledSideEffects), 0x15b400106ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2651 = VCVTDQ2PSYrm
  { 2652,	2,	1,	0,	"VCVTDQ2PSYrr", 0|(1<<TID::UnmodeledSideEffects), 0x15b400105ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #2652 = VCVTDQ2PSYrr
  { 2653,	6,	1,	0,	"VCVTDQ2PSrm", 0|(1<<TID::UnmodeledSideEffects), 0x15b400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2653 = VCVTDQ2PSrm
  { 2654,	2,	1,	0,	"VCVTDQ2PSrr", 0|(1<<TID::UnmodeledSideEffects), 0x15b400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2654 = VCVTDQ2PSrr
  { 2655,	2,	1,	0,	"VCVTPD2DQXrYr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800b05ULL, NULL, NULL, NULL, OperandInfo240 },  // Inst #2655 = VCVTPD2DQXrYr
  { 2656,	6,	1,	0,	"VCVTPD2DQXrm", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2656 = VCVTPD2DQXrm
  { 2657,	2,	1,	0,	"VCVTPD2DQXrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2657 = VCVTPD2DQXrr
  { 2658,	6,	1,	0,	"VCVTPD2DQYrm", 0|(1<<TID::UnmodeledSideEffects), 0x11e6800b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2658 = VCVTPD2DQYrm
  { 2659,	2,	1,	0,	"VCVTPD2DQYrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800b05ULL, NULL, NULL, NULL, OperandInfo240 },  // Inst #2659 = VCVTPD2DQYrr
  { 2660,	2,	1,	0,	"VCVTPD2DQrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2660 = VCVTPD2DQrr
  { 2661,	2,	1,	0,	"VCVTPD2PSXrYr", 0|(1<<TID::UnmodeledSideEffects), 0x15a800045ULL, NULL, NULL, NULL, OperandInfo240 },  // Inst #2661 = VCVTPD2PSXrYr
  { 2662,	6,	1,	0,	"VCVTPD2PSXrm", 0|(1<<TID::UnmodeledSideEffects), 0x15a800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2662 = VCVTPD2PSXrm
  { 2663,	2,	1,	0,	"VCVTPD2PSXrr", 0|(1<<TID::UnmodeledSideEffects), 0x15a800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2663 = VCVTPD2PSXrr
  { 2664,	6,	1,	0,	"VCVTPD2PSYrm", 0|(1<<TID::UnmodeledSideEffects), 0x115a800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2664 = VCVTPD2PSYrm
  { 2665,	2,	1,	0,	"VCVTPD2PSYrr", 0|(1<<TID::UnmodeledSideEffects), 0x15a800045ULL, NULL, NULL, NULL, OperandInfo240 },  // Inst #2665 = VCVTPD2PSYrr
  { 2666,	2,	1,	0,	"VCVTPD2PSrr", 0|(1<<TID::UnmodeledSideEffects), 0x15a800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2666 = VCVTPD2PSrr
  { 2667,	6,	1,	0,	"VCVTPS2DQYrm", 0|(1<<TID::UnmodeledSideEffects), 0x15b800046ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2667 = VCVTPS2DQYrm
  { 2668,	2,	1,	0,	"VCVTPS2DQYrr", 0|(1<<TID::UnmodeledSideEffects), 0x15b800045ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #2668 = VCVTPS2DQYrr
  { 2669,	6,	1,	0,	"VCVTPS2DQrm", 0|(1<<TID::UnmodeledSideEffects), 0x15b800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2669 = VCVTPS2DQrm
  { 2670,	2,	1,	0,	"VCVTPS2DQrr", 0|(1<<TID::UnmodeledSideEffects), 0x15b800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2670 = VCVTPS2DQrr
  { 2671,	6,	1,	0,	"VCVTPS2PDYrm", 0|(1<<TID::UnmodeledSideEffects), 0x15a000006ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2671 = VCVTPS2PDYrm
  { 2672,	2,	1,	0,	"VCVTPS2PDYrr", 0|(1<<TID::UnmodeledSideEffects), 0x15a000005ULL, NULL, NULL, NULL, OperandInfo238 },  // Inst #2672 = VCVTPS2PDYrr
  { 2673,	6,	1,	0,	"VCVTPS2PDrm", 0|(1<<TID::UnmodeledSideEffects), 0x15a000006ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2673 = VCVTPS2PDrm
  { 2674,	2,	1,	0,	"VCVTPS2PDrr", 0|(1<<TID::UnmodeledSideEffects), 0x15a000005ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2674 = VCVTPS2PDrr
  { 2675,	6,	1,	0,	"VCVTSD2SI64rm", 0|(1<<TID::UnmodeledSideEffects), 0x32d000b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #2675 = VCVTSD2SI64rm
  { 2676,	2,	1,	0,	"VCVTSD2SI64rr", 0|(1<<TID::UnmodeledSideEffects), 0x32d000b05ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #2676 = VCVTSD2SI64rr
  { 2677,	6,	1,	0,	"VCVTSD2SI_altrm", 0|(1<<TID::UnmodeledSideEffects), 0x12d000b06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #2677 = VCVTSD2SI_altrm
  { 2678,	2,	1,	0,	"VCVTSD2SI_altrr", 0|(1<<TID::UnmodeledSideEffects), 0x12d000b05ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #2678 = VCVTSD2SI_altrr
  { 2679,	7,	1,	0,	"VCVTSD2SSrm", 0|(1<<TID::UnmodeledSideEffects), 0x55a000b06ULL, NULL, NULL, NULL, OperandInfo241 },  // Inst #2679 = VCVTSD2SSrm
  { 2680,	3,	1,	0,	"VCVTSD2SSrr", 0|(1<<TID::UnmodeledSideEffects), 0x55a000b05ULL, NULL, NULL, NULL, OperandInfo242 },  // Inst #2680 = VCVTSD2SSrr
  { 2681,	7,	1,	0,	"VCVTSI2SD64rm", 0|(1<<TID::UnmodeledSideEffects), 0x72a000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2681 = VCVTSI2SD64rm
  { 2682,	3,	1,	0,	"VCVTSI2SD64rr", 0|(1<<TID::UnmodeledSideEffects), 0x72a000b05ULL, NULL, NULL, NULL, OperandInfo243 },  // Inst #2682 = VCVTSI2SD64rr
  { 2683,	7,	1,	0,	"VCVTSI2SDLrm", 0|(1<<TID::UnmodeledSideEffects), 0x52a000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2683 = VCVTSI2SDLrm
  { 2684,	3,	1,	0,	"VCVTSI2SDLrr", 0|(1<<TID::UnmodeledSideEffects), 0x52a000b05ULL, NULL, NULL, NULL, OperandInfo244 },  // Inst #2684 = VCVTSI2SDLrr
  { 2685,	7,	1,	0,	"VCVTSI2SDrm", 0|(1<<TID::UnmodeledSideEffects), 0x52a000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2685 = VCVTSI2SDrm
  { 2686,	3,	1,	0,	"VCVTSI2SDrr", 0|(1<<TID::UnmodeledSideEffects), 0x52a000b05ULL, NULL, NULL, NULL, OperandInfo244 },  // Inst #2686 = VCVTSI2SDrr
  { 2687,	7,	1,	0,	"VCVTSI2SS64rm", 0|(1<<TID::UnmodeledSideEffects), 0x72a000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2687 = VCVTSI2SS64rm
  { 2688,	3,	1,	0,	"VCVTSI2SS64rr", 0|(1<<TID::UnmodeledSideEffects), 0x72a000c05ULL, NULL, NULL, NULL, OperandInfo245 },  // Inst #2688 = VCVTSI2SS64rr
  { 2689,	7,	1,	0,	"VCVTSI2SSrm", 0|(1<<TID::UnmodeledSideEffects), 0x52a000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2689 = VCVTSI2SSrm
  { 2690,	3,	1,	0,	"VCVTSI2SSrr", 0|(1<<TID::UnmodeledSideEffects), 0x52a000c05ULL, NULL, NULL, NULL, OperandInfo246 },  // Inst #2690 = VCVTSI2SSrr
  { 2691,	7,	1,	0,	"VCVTSS2SDrm", 0|(1<<TID::UnmodeledSideEffects), 0x55a000c06ULL, NULL, NULL, NULL, OperandInfo247 },  // Inst #2691 = VCVTSS2SDrm
  { 2692,	3,	1,	0,	"VCVTSS2SDrr", 0|(1<<TID::UnmodeledSideEffects), 0x55a000c05ULL, NULL, NULL, NULL, OperandInfo248 },  // Inst #2692 = VCVTSS2SDrr
  { 2693,	6,	1,	0,	"VCVTSS2SI64rm", 0|(1<<TID::UnmodeledSideEffects), 0x32d000c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #2693 = VCVTSS2SI64rm
  { 2694,	2,	1,	0,	"VCVTSS2SI64rr", 0|(1<<TID::UnmodeledSideEffects), 0x32d000c05ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #2694 = VCVTSS2SI64rr
  { 2695,	6,	1,	0,	"VCVTSS2SIrm", 0|(1<<TID::UnmodeledSideEffects), 0x12d000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #2695 = VCVTSS2SIrm
  { 2696,	2,	1,	0,	"VCVTSS2SIrr", 0|(1<<TID::UnmodeledSideEffects), 0x12d000c05ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #2696 = VCVTSS2SIrr
  { 2697,	2,	1,	0,	"VCVTTPD2DQXrYr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800045ULL, NULL, NULL, NULL, OperandInfo240 },  // Inst #2697 = VCVTTPD2DQXrYr
  { 2698,	6,	1,	0,	"VCVTTPD2DQXrm", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2698 = VCVTTPD2DQXrm
  { 2699,	2,	1,	0,	"VCVTTPD2DQXrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2699 = VCVTTPD2DQXrr
  { 2700,	6,	1,	0,	"VCVTTPD2DQYrm", 0|(1<<TID::UnmodeledSideEffects), 0x11e6800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2700 = VCVTTPD2DQYrm
  { 2701,	2,	1,	0,	"VCVTTPD2DQYrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800045ULL, NULL, NULL, NULL, OperandInfo240 },  // Inst #2701 = VCVTTPD2DQYrr
  { 2702,	2,	1,	0,	"VCVTTPD2DQrr", 0|(1<<TID::UnmodeledSideEffects), 0x1e6800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2702 = VCVTTPD2DQrr
  { 2703,	6,	1,	0,	"VCVTTPS2DQYrm", 0|(1<<TID::UnmodeledSideEffects), 0x15b000c06ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2703 = VCVTTPS2DQYrm
  { 2704,	2,	1,	0,	"VCVTTPS2DQYrr", 0|(1<<TID::UnmodeledSideEffects), 0x15b000c05ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #2704 = VCVTTPS2DQYrr
  { 2705,	6,	1,	0,	"VCVTTPS2DQrm", 0|(1<<TID::UnmodeledSideEffects), 0x15b000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2705 = VCVTTPS2DQrm
  { 2706,	2,	1,	0,	"VCVTTPS2DQrr", 0|(1<<TID::UnmodeledSideEffects), 0x15b000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2706 = VCVTTPS2DQrr
  { 2707,	6,	1,	0,	"VCVTTSD2SI64rm", 0|(1<<TID::MayLoad), 0x32c000b06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #2707 = VCVTTSD2SI64rm
  { 2708,	2,	1,	0,	"VCVTTSD2SI64rr", 0, 0x32c000b05ULL, NULL, NULL, NULL, OperandInfo100 },  // Inst #2708 = VCVTTSD2SI64rr
  { 2709,	6,	1,	0,	"VCVTTSD2SIrm", 0|(1<<TID::MayLoad), 0x12c000b06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #2709 = VCVTTSD2SIrm
  { 2710,	2,	1,	0,	"VCVTTSD2SIrr", 0, 0x12c000b05ULL, NULL, NULL, NULL, OperandInfo101 },  // Inst #2710 = VCVTTSD2SIrr
  { 2711,	6,	1,	0,	"VCVTTSS2SI64rm", 0|(1<<TID::MayLoad), 0x32c000c06ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #2711 = VCVTTSS2SI64rm
  { 2712,	2,	1,	0,	"VCVTTSS2SI64rr", 0, 0x32c000c05ULL, NULL, NULL, NULL, OperandInfo98 },  // Inst #2712 = VCVTTSS2SI64rr
  { 2713,	6,	1,	0,	"VCVTTSS2SIrm", 0|(1<<TID::MayLoad), 0x12c000c06ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #2713 = VCVTTSS2SIrm
  { 2714,	2,	1,	0,	"VCVTTSS2SIrr", 0, 0x12c000c05ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #2714 = VCVTTSS2SIrr
  { 2715,	7,	1,	0,	"VDIVPDYrm", 0|(1<<TID::MayLoad), 0x55e800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2715 = VDIVPDYrm
  { 2716,	3,	1,	0,	"VDIVPDYrr", 0, 0x55e800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2716 = VDIVPDYrr
  { 2717,	7,	1,	0,	"VDIVPDrm", 0|(1<<TID::MayLoad), 0x55e800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2717 = VDIVPDrm
  { 2718,	3,	1,	0,	"VDIVPDrr", 0, 0x55e800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2718 = VDIVPDrr
  { 2719,	7,	1,	0,	"VDIVPSYrm", 0|(1<<TID::MayLoad), 0x55e400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2719 = VDIVPSYrm
  { 2720,	3,	1,	0,	"VDIVPSYrr", 0, 0x55e400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2720 = VDIVPSYrr
  { 2721,	7,	1,	0,	"VDIVPSrm", 0|(1<<TID::MayLoad), 0x55e400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2721 = VDIVPSrm
  { 2722,	3,	1,	0,	"VDIVPSrr", 0, 0x55e400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2722 = VDIVPSrr
  { 2723,	7,	1,	0,	"VDIVSDrm", 0|(1<<TID::MayLoad), 0x55e000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2723 = VDIVSDrm
  { 2724,	7,	1,	0,	"VDIVSDrm_Int", 0|(1<<TID::MayLoad), 0x55e000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2724 = VDIVSDrm_Int
  { 2725,	3,	1,	0,	"VDIVSDrr", 0, 0x55e000b05ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2725 = VDIVSDrr
  { 2726,	3,	1,	0,	"VDIVSDrr_Int", 0, 0x55e000b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2726 = VDIVSDrr_Int
  { 2727,	7,	1,	0,	"VDIVSSrm", 0|(1<<TID::MayLoad), 0x55e000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2727 = VDIVSSrm
  { 2728,	7,	1,	0,	"VDIVSSrm_Int", 0|(1<<TID::MayLoad), 0x55e000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2728 = VDIVSSrm_Int
  { 2729,	3,	1,	0,	"VDIVSSrr", 0, 0x55e000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2729 = VDIVSSrr
  { 2730,	3,	1,	0,	"VDIVSSrr_Int", 0, 0x55e000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2730 = VDIVSSrr_Int
  { 2731,	8,	1,	0,	"VDPPDrmi", 0|(1<<TID::MayLoad), 0x541c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2731 = VDPPDrmi
  { 2732,	4,	1,	0,	"VDPPDrri", 0|(1<<TID::Commutable), 0x541c02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2732 = VDPPDrri
  { 2733,	8,	1,	0,	"VDPPSYrmi", 0|(1<<TID::MayLoad), 0x540c02e46ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2733 = VDPPSYrmi
  { 2734,	4,	1,	0,	"VDPPSYrri", 0|(1<<TID::Commutable), 0x540c02e45ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #2734 = VDPPSYrri
  { 2735,	8,	1,	0,	"VDPPSrmi", 0|(1<<TID::MayLoad), 0x540c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2735 = VDPPSrmi
  { 2736,	4,	1,	0,	"VDPPSrri", 0|(1<<TID::Commutable), 0x540c02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2736 = VDPPSrri
  { 2737,	5,	0,	0,	"VERRm", 0|(1<<TID::UnmodeledSideEffects), 0x11cULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2737 = VERRm
  { 2738,	1,	0,	0,	"VERRr", 0|(1<<TID::UnmodeledSideEffects), 0x114ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #2738 = VERRr
  { 2739,	5,	0,	0,	"VERWm", 0|(1<<TID::UnmodeledSideEffects), 0x11dULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2739 = VERWm
  { 2740,	1,	0,	0,	"VERWr", 0|(1<<TID::UnmodeledSideEffects), 0x115ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #2740 = VERWr
  { 2741,	7,	0,	0,	"VEXTRACTF128mr", 0|(1<<TID::UnmodeledSideEffects), 0x119c02e44ULL, NULL, NULL, NULL, OperandInfo249 },  // Inst #2741 = VEXTRACTF128mr
  { 2742,	3,	1,	0,	"VEXTRACTF128rr", 0|(1<<TID::UnmodeledSideEffects), 0x119c02e43ULL, NULL, NULL, NULL, OperandInfo250 },  // Inst #2742 = VEXTRACTF128rr
  { 2743,	7,	0,	0,	"VEXTRACTPSmr", 0|(1<<TID::MayStore), 0x117c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #2743 = VEXTRACTPSmr
  { 2744,	3,	1,	0,	"VEXTRACTPSrr", 0, 0x117c02e43ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #2744 = VEXTRACTPSrr
  { 2745,	3,	1,	0,	"VEXTRACTPSrr64", 0|(1<<TID::UnmodeledSideEffects), 0x117c02e43ULL, NULL, NULL, NULL, OperandInfo204 },  // Inst #2745 = VEXTRACTPSrr64
  { 2746,	7,	1,	0,	"VFMADDPDr132m", 0|(1<<TID::UnmodeledSideEffects), 0x798c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2746 = VFMADDPDr132m
  { 2747,	7,	1,	0,	"VFMADDPDr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x798c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2747 = VFMADDPDr132mY
  { 2748,	3,	1,	0,	"VFMADDPDr132r", 0|(1<<TID::UnmodeledSideEffects), 0x798c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2748 = VFMADDPDr132r
  { 2749,	3,	1,	0,	"VFMADDPDr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x798c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2749 = VFMADDPDr132rY
  { 2750,	7,	1,	0,	"VFMADDPDr213m", 0|(1<<TID::UnmodeledSideEffects), 0x7a8c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2750 = VFMADDPDr213m
  { 2751,	7,	1,	0,	"VFMADDPDr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x7a8c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2751 = VFMADDPDr213mY
  { 2752,	3,	1,	0,	"VFMADDPDr213r", 0|(1<<TID::UnmodeledSideEffects), 0x7a8c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2752 = VFMADDPDr213r
  { 2753,	3,	1,	0,	"VFMADDPDr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x7a8c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2753 = VFMADDPDr213rY
  { 2754,	7,	1,	0,	"VFMADDPDr231m", 0|(1<<TID::UnmodeledSideEffects), 0x7b8c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2754 = VFMADDPDr231m
  { 2755,	7,	1,	0,	"VFMADDPDr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x7b8c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2755 = VFMADDPDr231mY
  { 2756,	3,	1,	0,	"VFMADDPDr231r", 0|(1<<TID::UnmodeledSideEffects), 0x7b8c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2756 = VFMADDPDr231r
  { 2757,	3,	1,	0,	"VFMADDPDr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x7b8c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2757 = VFMADDPDr231rY
  { 2758,	7,	1,	0,	"VFMADDPSr132m", 0|(1<<TID::UnmodeledSideEffects), 0x598c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2758 = VFMADDPSr132m
  { 2759,	7,	1,	0,	"VFMADDPSr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x598c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2759 = VFMADDPSr132mY
  { 2760,	3,	1,	0,	"VFMADDPSr132r", 0|(1<<TID::UnmodeledSideEffects), 0x598c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2760 = VFMADDPSr132r
  { 2761,	3,	1,	0,	"VFMADDPSr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x598c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2761 = VFMADDPSr132rY
  { 2762,	7,	1,	0,	"VFMADDPSr213m", 0|(1<<TID::UnmodeledSideEffects), 0x5a8c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2762 = VFMADDPSr213m
  { 2763,	7,	1,	0,	"VFMADDPSr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x5a8c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2763 = VFMADDPSr213mY
  { 2764,	3,	1,	0,	"VFMADDPSr213r", 0|(1<<TID::UnmodeledSideEffects), 0x5a8c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2764 = VFMADDPSr213r
  { 2765,	3,	1,	0,	"VFMADDPSr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x5a8c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2765 = VFMADDPSr213rY
  { 2766,	7,	1,	0,	"VFMADDPSr231m", 0|(1<<TID::UnmodeledSideEffects), 0x5b8c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2766 = VFMADDPSr231m
  { 2767,	7,	1,	0,	"VFMADDPSr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x5b8c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2767 = VFMADDPSr231mY
  { 2768,	3,	1,	0,	"VFMADDPSr231r", 0|(1<<TID::UnmodeledSideEffects), 0x5b8c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2768 = VFMADDPSr231r
  { 2769,	3,	1,	0,	"VFMADDPSr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x5b8c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2769 = VFMADDPSr231rY
  { 2770,	7,	1,	0,	"VFMADDSUBPDr132m", 0|(1<<TID::UnmodeledSideEffects), 0x796c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2770 = VFMADDSUBPDr132m
  { 2771,	7,	1,	0,	"VFMADDSUBPDr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x796c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2771 = VFMADDSUBPDr132mY
  { 2772,	3,	1,	0,	"VFMADDSUBPDr132r", 0|(1<<TID::UnmodeledSideEffects), 0x796c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2772 = VFMADDSUBPDr132r
  { 2773,	3,	1,	0,	"VFMADDSUBPDr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x796c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2773 = VFMADDSUBPDr132rY
  { 2774,	7,	1,	0,	"VFMADDSUBPDr213m", 0|(1<<TID::UnmodeledSideEffects), 0x7a6c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2774 = VFMADDSUBPDr213m
  { 2775,	7,	1,	0,	"VFMADDSUBPDr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x7a6c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2775 = VFMADDSUBPDr213mY
  { 2776,	3,	1,	0,	"VFMADDSUBPDr213r", 0|(1<<TID::UnmodeledSideEffects), 0x7a6c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2776 = VFMADDSUBPDr213r
  { 2777,	3,	1,	0,	"VFMADDSUBPDr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x7a6c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2777 = VFMADDSUBPDr213rY
  { 2778,	7,	1,	0,	"VFMADDSUBPDr231m", 0|(1<<TID::UnmodeledSideEffects), 0x7b6c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2778 = VFMADDSUBPDr231m
  { 2779,	7,	1,	0,	"VFMADDSUBPDr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x7b6c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2779 = VFMADDSUBPDr231mY
  { 2780,	3,	1,	0,	"VFMADDSUBPDr231r", 0|(1<<TID::UnmodeledSideEffects), 0x7b6c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2780 = VFMADDSUBPDr231r
  { 2781,	3,	1,	0,	"VFMADDSUBPDr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x7b6c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2781 = VFMADDSUBPDr231rY
  { 2782,	7,	1,	0,	"VFMADDSUBPSr132m", 0|(1<<TID::UnmodeledSideEffects), 0x596c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2782 = VFMADDSUBPSr132m
  { 2783,	7,	1,	0,	"VFMADDSUBPSr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x596c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2783 = VFMADDSUBPSr132mY
  { 2784,	3,	1,	0,	"VFMADDSUBPSr132r", 0|(1<<TID::UnmodeledSideEffects), 0x596c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2784 = VFMADDSUBPSr132r
  { 2785,	3,	1,	0,	"VFMADDSUBPSr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x596c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2785 = VFMADDSUBPSr132rY
  { 2786,	7,	1,	0,	"VFMADDSUBPSr213m", 0|(1<<TID::UnmodeledSideEffects), 0x5a6c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2786 = VFMADDSUBPSr213m
  { 2787,	7,	1,	0,	"VFMADDSUBPSr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x5a6c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2787 = VFMADDSUBPSr213mY
  { 2788,	3,	1,	0,	"VFMADDSUBPSr213r", 0|(1<<TID::UnmodeledSideEffects), 0x5a6c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2788 = VFMADDSUBPSr213r
  { 2789,	3,	1,	0,	"VFMADDSUBPSr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x5a6c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2789 = VFMADDSUBPSr213rY
  { 2790,	7,	1,	0,	"VFMADDSUBPSr231m", 0|(1<<TID::UnmodeledSideEffects), 0x5b6c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2790 = VFMADDSUBPSr231m
  { 2791,	7,	1,	0,	"VFMADDSUBPSr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x5b6c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2791 = VFMADDSUBPSr231mY
  { 2792,	3,	1,	0,	"VFMADDSUBPSr231r", 0|(1<<TID::UnmodeledSideEffects), 0x5b6c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2792 = VFMADDSUBPSr231r
  { 2793,	3,	1,	0,	"VFMADDSUBPSr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x5b6c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2793 = VFMADDSUBPSr231rY
  { 2794,	7,	1,	0,	"VFMSUBADDPDr132m", 0|(1<<TID::UnmodeledSideEffects), 0x797c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2794 = VFMSUBADDPDr132m
  { 2795,	7,	1,	0,	"VFMSUBADDPDr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x797c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2795 = VFMSUBADDPDr132mY
  { 2796,	3,	1,	0,	"VFMSUBADDPDr132r", 0|(1<<TID::UnmodeledSideEffects), 0x797c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2796 = VFMSUBADDPDr132r
  { 2797,	3,	1,	0,	"VFMSUBADDPDr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x797c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2797 = VFMSUBADDPDr132rY
  { 2798,	7,	1,	0,	"VFMSUBADDPDr213m", 0|(1<<TID::UnmodeledSideEffects), 0x7a7c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2798 = VFMSUBADDPDr213m
  { 2799,	7,	1,	0,	"VFMSUBADDPDr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x7a7c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2799 = VFMSUBADDPDr213mY
  { 2800,	3,	1,	0,	"VFMSUBADDPDr213r", 0|(1<<TID::UnmodeledSideEffects), 0x7a7c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2800 = VFMSUBADDPDr213r
  { 2801,	3,	1,	0,	"VFMSUBADDPDr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x7a7c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2801 = VFMSUBADDPDr213rY
  { 2802,	7,	1,	0,	"VFMSUBADDPDr231m", 0|(1<<TID::UnmodeledSideEffects), 0x7b7c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2802 = VFMSUBADDPDr231m
  { 2803,	7,	1,	0,	"VFMSUBADDPDr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x7b7c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2803 = VFMSUBADDPDr231mY
  { 2804,	3,	1,	0,	"VFMSUBADDPDr231r", 0|(1<<TID::UnmodeledSideEffects), 0x7b7c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2804 = VFMSUBADDPDr231r
  { 2805,	3,	1,	0,	"VFMSUBADDPDr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x7b7c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2805 = VFMSUBADDPDr231rY
  { 2806,	7,	1,	0,	"VFMSUBADDPSr132m", 0|(1<<TID::UnmodeledSideEffects), 0x597c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2806 = VFMSUBADDPSr132m
  { 2807,	7,	1,	0,	"VFMSUBADDPSr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x597c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2807 = VFMSUBADDPSr132mY
  { 2808,	3,	1,	0,	"VFMSUBADDPSr132r", 0|(1<<TID::UnmodeledSideEffects), 0x597c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2808 = VFMSUBADDPSr132r
  { 2809,	3,	1,	0,	"VFMSUBADDPSr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x597c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2809 = VFMSUBADDPSr132rY
  { 2810,	7,	1,	0,	"VFMSUBADDPSr213m", 0|(1<<TID::UnmodeledSideEffects), 0x5a7c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2810 = VFMSUBADDPSr213m
  { 2811,	7,	1,	0,	"VFMSUBADDPSr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x5a7c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2811 = VFMSUBADDPSr213mY
  { 2812,	3,	1,	0,	"VFMSUBADDPSr213r", 0|(1<<TID::UnmodeledSideEffects), 0x5a7c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2812 = VFMSUBADDPSr213r
  { 2813,	3,	1,	0,	"VFMSUBADDPSr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x5a7c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2813 = VFMSUBADDPSr213rY
  { 2814,	7,	1,	0,	"VFMSUBADDPSr231m", 0|(1<<TID::UnmodeledSideEffects), 0x5b7c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2814 = VFMSUBADDPSr231m
  { 2815,	7,	1,	0,	"VFMSUBADDPSr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x5b7c00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2815 = VFMSUBADDPSr231mY
  { 2816,	3,	1,	0,	"VFMSUBADDPSr231r", 0|(1<<TID::UnmodeledSideEffects), 0x5b7c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2816 = VFMSUBADDPSr231r
  { 2817,	3,	1,	0,	"VFMSUBADDPSr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x5b7c00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2817 = VFMSUBADDPSr231rY
  { 2818,	7,	1,	0,	"VFMSUBPDr132m", 0|(1<<TID::UnmodeledSideEffects), 0x79ac00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2818 = VFMSUBPDr132m
  { 2819,	7,	1,	0,	"VFMSUBPDr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x79ac00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2819 = VFMSUBPDr132mY
  { 2820,	3,	1,	0,	"VFMSUBPDr132r", 0|(1<<TID::UnmodeledSideEffects), 0x79ac00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2820 = VFMSUBPDr132r
  { 2821,	3,	1,	0,	"VFMSUBPDr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x79ac00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2821 = VFMSUBPDr132rY
  { 2822,	7,	1,	0,	"VFMSUBPDr213m", 0|(1<<TID::UnmodeledSideEffects), 0x7aac00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2822 = VFMSUBPDr213m
  { 2823,	7,	1,	0,	"VFMSUBPDr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x7aac00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2823 = VFMSUBPDr213mY
  { 2824,	3,	1,	0,	"VFMSUBPDr213r", 0|(1<<TID::UnmodeledSideEffects), 0x7aac00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2824 = VFMSUBPDr213r
  { 2825,	3,	1,	0,	"VFMSUBPDr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x7aac00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2825 = VFMSUBPDr213rY
  { 2826,	7,	1,	0,	"VFMSUBPDr231m", 0|(1<<TID::UnmodeledSideEffects), 0x7bac00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2826 = VFMSUBPDr231m
  { 2827,	7,	1,	0,	"VFMSUBPDr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x7bac00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2827 = VFMSUBPDr231mY
  { 2828,	3,	1,	0,	"VFMSUBPDr231r", 0|(1<<TID::UnmodeledSideEffects), 0x7bac00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2828 = VFMSUBPDr231r
  { 2829,	3,	1,	0,	"VFMSUBPDr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x7bac00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2829 = VFMSUBPDr231rY
  { 2830,	7,	1,	0,	"VFMSUBPSr132m", 0|(1<<TID::UnmodeledSideEffects), 0x59ac00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2830 = VFMSUBPSr132m
  { 2831,	7,	1,	0,	"VFMSUBPSr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x59ac00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2831 = VFMSUBPSr132mY
  { 2832,	3,	1,	0,	"VFMSUBPSr132r", 0|(1<<TID::UnmodeledSideEffects), 0x59ac00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2832 = VFMSUBPSr132r
  { 2833,	3,	1,	0,	"VFMSUBPSr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x59ac00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2833 = VFMSUBPSr132rY
  { 2834,	7,	1,	0,	"VFMSUBPSr213m", 0|(1<<TID::UnmodeledSideEffects), 0x5aac00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2834 = VFMSUBPSr213m
  { 2835,	7,	1,	0,	"VFMSUBPSr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x5aac00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2835 = VFMSUBPSr213mY
  { 2836,	3,	1,	0,	"VFMSUBPSr213r", 0|(1<<TID::UnmodeledSideEffects), 0x5aac00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2836 = VFMSUBPSr213r
  { 2837,	3,	1,	0,	"VFMSUBPSr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x5aac00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2837 = VFMSUBPSr213rY
  { 2838,	7,	1,	0,	"VFMSUBPSr231m", 0|(1<<TID::UnmodeledSideEffects), 0x5bac00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2838 = VFMSUBPSr231m
  { 2839,	7,	1,	0,	"VFMSUBPSr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x5bac00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2839 = VFMSUBPSr231mY
  { 2840,	3,	1,	0,	"VFMSUBPSr231r", 0|(1<<TID::UnmodeledSideEffects), 0x5bac00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2840 = VFMSUBPSr231r
  { 2841,	3,	1,	0,	"VFMSUBPSr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x5bac00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2841 = VFMSUBPSr231rY
  { 2842,	7,	1,	0,	"VFNMADDPDr132m", 0|(1<<TID::UnmodeledSideEffects), 0x79cc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2842 = VFNMADDPDr132m
  { 2843,	7,	1,	0,	"VFNMADDPDr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x79cc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2843 = VFNMADDPDr132mY
  { 2844,	3,	1,	0,	"VFNMADDPDr132r", 0|(1<<TID::UnmodeledSideEffects), 0x79cc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2844 = VFNMADDPDr132r
  { 2845,	3,	1,	0,	"VFNMADDPDr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x79cc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2845 = VFNMADDPDr132rY
  { 2846,	7,	1,	0,	"VFNMADDPDr213m", 0|(1<<TID::UnmodeledSideEffects), 0x7acc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2846 = VFNMADDPDr213m
  { 2847,	7,	1,	0,	"VFNMADDPDr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x7acc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2847 = VFNMADDPDr213mY
  { 2848,	3,	1,	0,	"VFNMADDPDr213r", 0|(1<<TID::UnmodeledSideEffects), 0x7acc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2848 = VFNMADDPDr213r
  { 2849,	3,	1,	0,	"VFNMADDPDr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x7acc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2849 = VFNMADDPDr213rY
  { 2850,	7,	1,	0,	"VFNMADDPDr231m", 0|(1<<TID::UnmodeledSideEffects), 0x7bcc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2850 = VFNMADDPDr231m
  { 2851,	7,	1,	0,	"VFNMADDPDr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x7bcc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2851 = VFNMADDPDr231mY
  { 2852,	3,	1,	0,	"VFNMADDPDr231r", 0|(1<<TID::UnmodeledSideEffects), 0x7bcc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2852 = VFNMADDPDr231r
  { 2853,	3,	1,	0,	"VFNMADDPDr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x7bcc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2853 = VFNMADDPDr231rY
  { 2854,	7,	1,	0,	"VFNMADDPSr132m", 0|(1<<TID::UnmodeledSideEffects), 0x59cc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2854 = VFNMADDPSr132m
  { 2855,	7,	1,	0,	"VFNMADDPSr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x59cc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2855 = VFNMADDPSr132mY
  { 2856,	3,	1,	0,	"VFNMADDPSr132r", 0|(1<<TID::UnmodeledSideEffects), 0x59cc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2856 = VFNMADDPSr132r
  { 2857,	3,	1,	0,	"VFNMADDPSr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x59cc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2857 = VFNMADDPSr132rY
  { 2858,	7,	1,	0,	"VFNMADDPSr213m", 0|(1<<TID::UnmodeledSideEffects), 0x5acc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2858 = VFNMADDPSr213m
  { 2859,	7,	1,	0,	"VFNMADDPSr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x5acc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2859 = VFNMADDPSr213mY
  { 2860,	3,	1,	0,	"VFNMADDPSr213r", 0|(1<<TID::UnmodeledSideEffects), 0x5acc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2860 = VFNMADDPSr213r
  { 2861,	3,	1,	0,	"VFNMADDPSr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x5acc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2861 = VFNMADDPSr213rY
  { 2862,	7,	1,	0,	"VFNMADDPSr231m", 0|(1<<TID::UnmodeledSideEffects), 0x5bcc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2862 = VFNMADDPSr231m
  { 2863,	7,	1,	0,	"VFNMADDPSr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x5bcc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2863 = VFNMADDPSr231mY
  { 2864,	3,	1,	0,	"VFNMADDPSr231r", 0|(1<<TID::UnmodeledSideEffects), 0x5bcc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2864 = VFNMADDPSr231r
  { 2865,	3,	1,	0,	"VFNMADDPSr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x5bcc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2865 = VFNMADDPSr231rY
  { 2866,	7,	1,	0,	"VFNMSUBPDr132m", 0|(1<<TID::UnmodeledSideEffects), 0x79ec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2866 = VFNMSUBPDr132m
  { 2867,	7,	1,	0,	"VFNMSUBPDr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x79ec00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2867 = VFNMSUBPDr132mY
  { 2868,	3,	1,	0,	"VFNMSUBPDr132r", 0|(1<<TID::UnmodeledSideEffects), 0x79ec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2868 = VFNMSUBPDr132r
  { 2869,	3,	1,	0,	"VFNMSUBPDr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x79ec00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2869 = VFNMSUBPDr132rY
  { 2870,	7,	1,	0,	"VFNMSUBPDr213m", 0|(1<<TID::UnmodeledSideEffects), 0x7aec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2870 = VFNMSUBPDr213m
  { 2871,	7,	1,	0,	"VFNMSUBPDr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x7aec00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2871 = VFNMSUBPDr213mY
  { 2872,	3,	1,	0,	"VFNMSUBPDr213r", 0|(1<<TID::UnmodeledSideEffects), 0x7aec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2872 = VFNMSUBPDr213r
  { 2873,	3,	1,	0,	"VFNMSUBPDr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x7aec00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2873 = VFNMSUBPDr213rY
  { 2874,	7,	1,	0,	"VFNMSUBPDr231m", 0|(1<<TID::UnmodeledSideEffects), 0x7bec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2874 = VFNMSUBPDr231m
  { 2875,	7,	1,	0,	"VFNMSUBPDr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x7bec00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2875 = VFNMSUBPDr231mY
  { 2876,	3,	1,	0,	"VFNMSUBPDr231r", 0|(1<<TID::UnmodeledSideEffects), 0x7bec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2876 = VFNMSUBPDr231r
  { 2877,	3,	1,	0,	"VFNMSUBPDr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x7bec00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2877 = VFNMSUBPDr231rY
  { 2878,	7,	1,	0,	"VFNMSUBPSr132m", 0|(1<<TID::UnmodeledSideEffects), 0x59ec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2878 = VFNMSUBPSr132m
  { 2879,	7,	1,	0,	"VFNMSUBPSr132mY", 0|(1<<TID::UnmodeledSideEffects), 0x59ec00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2879 = VFNMSUBPSr132mY
  { 2880,	3,	1,	0,	"VFNMSUBPSr132r", 0|(1<<TID::UnmodeledSideEffects), 0x59ec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2880 = VFNMSUBPSr132r
  { 2881,	3,	1,	0,	"VFNMSUBPSr132rY", 0|(1<<TID::UnmodeledSideEffects), 0x59ec00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2881 = VFNMSUBPSr132rY
  { 2882,	7,	1,	0,	"VFNMSUBPSr213m", 0|(1<<TID::UnmodeledSideEffects), 0x5aec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2882 = VFNMSUBPSr213m
  { 2883,	7,	1,	0,	"VFNMSUBPSr213mY", 0|(1<<TID::UnmodeledSideEffects), 0x5aec00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2883 = VFNMSUBPSr213mY
  { 2884,	3,	1,	0,	"VFNMSUBPSr213r", 0|(1<<TID::UnmodeledSideEffects), 0x5aec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2884 = VFNMSUBPSr213r
  { 2885,	3,	1,	0,	"VFNMSUBPSr213rY", 0|(1<<TID::UnmodeledSideEffects), 0x5aec00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2885 = VFNMSUBPSr213rY
  { 2886,	7,	1,	0,	"VFNMSUBPSr231m", 0|(1<<TID::UnmodeledSideEffects), 0x5bec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2886 = VFNMSUBPSr231m
  { 2887,	7,	1,	0,	"VFNMSUBPSr231mY", 0|(1<<TID::UnmodeledSideEffects), 0x5bec00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2887 = VFNMSUBPSr231mY
  { 2888,	3,	1,	0,	"VFNMSUBPSr231r", 0|(1<<TID::UnmodeledSideEffects), 0x5bec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2888 = VFNMSUBPSr231r
  { 2889,	3,	1,	0,	"VFNMSUBPSr231rY", 0|(1<<TID::UnmodeledSideEffects), 0x5bec00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2889 = VFNMSUBPSr231rY
  { 2890,	7,	1,	0,	"VFsANDNPDrm", 0|(1<<TID::MayLoad), 0x555800046ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2890 = VFsANDNPDrm
  { 2891,	3,	1,	0,	"VFsANDNPDrr", 0, 0x555800045ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2891 = VFsANDNPDrr
  { 2892,	7,	1,	0,	"VFsANDNPSrm", 0|(1<<TID::MayLoad), 0x555400006ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2892 = VFsANDNPSrm
  { 2893,	3,	1,	0,	"VFsANDNPSrr", 0, 0x555400005ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2893 = VFsANDNPSrr
  { 2894,	7,	1,	0,	"VFsANDPDrm", 0|(1<<TID::MayLoad), 0x554800046ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2894 = VFsANDPDrm
  { 2895,	3,	1,	0,	"VFsANDPDrr", 0|(1<<TID::Commutable), 0x554800045ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2895 = VFsANDPDrr
  { 2896,	7,	1,	0,	"VFsANDPSrm", 0|(1<<TID::MayLoad), 0x554400006ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2896 = VFsANDPSrm
  { 2897,	3,	1,	0,	"VFsANDPSrr", 0|(1<<TID::Commutable), 0x554400005ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2897 = VFsANDPSrr
  { 2898,	7,	1,	0,	"VFsORPDrm", 0|(1<<TID::MayLoad), 0x556800046ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2898 = VFsORPDrm
  { 2899,	3,	1,	0,	"VFsORPDrr", 0|(1<<TID::Commutable), 0x556800045ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2899 = VFsORPDrr
  { 2900,	7,	1,	0,	"VFsORPSrm", 0|(1<<TID::MayLoad), 0x556400006ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2900 = VFsORPSrm
  { 2901,	3,	1,	0,	"VFsORPSrr", 0|(1<<TID::Commutable), 0x556400005ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2901 = VFsORPSrr
  { 2902,	7,	1,	0,	"VFsXORPDrm", 0|(1<<TID::MayLoad), 0x557800046ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2902 = VFsXORPDrm
  { 2903,	3,	1,	0,	"VFsXORPDrr", 0|(1<<TID::Commutable), 0x557800045ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2903 = VFsXORPDrr
  { 2904,	7,	1,	0,	"VFsXORPSrm", 0|(1<<TID::MayLoad), 0x557400006ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2904 = VFsXORPSrm
  { 2905,	3,	1,	0,	"VFsXORPSrr", 0|(1<<TID::Commutable), 0x557400005ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2905 = VFsXORPSrr
  { 2906,	7,	1,	0,	"VHADDPDYrm", 0|(1<<TID::MayLoad), 0x57c800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2906 = VHADDPDYrm
  { 2907,	3,	1,	0,	"VHADDPDYrr", 0, 0x57c800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2907 = VHADDPDYrr
  { 2908,	7,	1,	0,	"VHADDPDrm", 0|(1<<TID::MayLoad), 0x57c800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2908 = VHADDPDrm
  { 2909,	3,	1,	0,	"VHADDPDrr", 0, 0x57c800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2909 = VHADDPDrr
  { 2910,	7,	1,	0,	"VHADDPSYrm", 0|(1<<TID::MayLoad), 0x57c800b06ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2910 = VHADDPSYrm
  { 2911,	3,	1,	0,	"VHADDPSYrr", 0, 0x57c800b05ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2911 = VHADDPSYrr
  { 2912,	7,	1,	0,	"VHADDPSrm", 0|(1<<TID::MayLoad), 0x57c800b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2912 = VHADDPSrm
  { 2913,	3,	1,	0,	"VHADDPSrr", 0, 0x57c800b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2913 = VHADDPSrr
  { 2914,	7,	1,	0,	"VHSUBPDYrm", 0|(1<<TID::MayLoad), 0x57d800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2914 = VHSUBPDYrm
  { 2915,	3,	1,	0,	"VHSUBPDYrr", 0, 0x57d800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2915 = VHSUBPDYrr
  { 2916,	7,	1,	0,	"VHSUBPDrm", 0|(1<<TID::MayLoad), 0x57d800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2916 = VHSUBPDrm
  { 2917,	3,	1,	0,	"VHSUBPDrr", 0, 0x57d800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2917 = VHSUBPDrr
  { 2918,	7,	1,	0,	"VHSUBPSYrm", 0|(1<<TID::MayLoad), 0x57d800b06ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2918 = VHSUBPSYrm
  { 2919,	3,	1,	0,	"VHSUBPSYrr", 0, 0x57d800b05ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2919 = VHSUBPSYrr
  { 2920,	7,	1,	0,	"VHSUBPSrm", 0|(1<<TID::MayLoad), 0x57d800b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2920 = VHSUBPSrm
  { 2921,	3,	1,	0,	"VHSUBPSrr", 0, 0x57d800b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2921 = VHSUBPSrr
  { 2922,	8,	1,	0,	"VINSERTF128rm", 0|(1<<TID::UnmodeledSideEffects), 0x518c02e46ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #2922 = VINSERTF128rm
  { 2923,	4,	1,	0,	"VINSERTF128rr", 0|(1<<TID::UnmodeledSideEffects), 0x518c02e45ULL, NULL, NULL, NULL, OperandInfo251 },  // Inst #2923 = VINSERTF128rr
  { 2924,	8,	1,	0,	"VINSERTPSrm", 0|(1<<TID::MayLoad), 0x521c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #2924 = VINSERTPSrm
  { 2925,	4,	1,	0,	"VINSERTPSrr", 0, 0x521c02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #2925 = VINSERTPSrr
  { 2926,	6,	1,	0,	"VLDDQUYrm", 0|(1<<TID::MayLoad), 0x1f0800b06ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2926 = VLDDQUYrm
  { 2927,	6,	1,	0,	"VLDDQUrm", 0|(1<<TID::MayLoad), 0x1f0800b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2927 = VLDDQUrm
  { 2928,	5,	0,	0,	"VLDMXCSR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1ae40001aULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2928 = VLDMXCSR
  { 2929,	2,	0,	0,	"VMASKMOVDQU", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1f7c00045ULL, ImplicitList34, NULL, NULL, OperandInfo43 },  // Inst #2929 = VMASKMOVDQU
  { 2930,	2,	0,	0,	"VMASKMOVDQU64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1f7c00045ULL, ImplicitList35, NULL, NULL, OperandInfo43 },  // Inst #2930 = VMASKMOVDQU64
  { 2931,	7,	0,	0,	"VMASKMOVPDYmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x52fc00d44ULL, NULL, NULL, NULL, OperandInfo252 },  // Inst #2931 = VMASKMOVPDYmr
  { 2932,	7,	1,	0,	"VMASKMOVPDYrm", 0|(1<<TID::MayLoad), 0x52dc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2932 = VMASKMOVPDYrm
  { 2933,	7,	0,	0,	"VMASKMOVPDmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x52fc00d44ULL, NULL, NULL, NULL, OperandInfo253 },  // Inst #2933 = VMASKMOVPDmr
  { 2934,	7,	1,	0,	"VMASKMOVPDrm", 0|(1<<TID::MayLoad), 0x52dc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2934 = VMASKMOVPDrm
  { 2935,	7,	0,	0,	"VMASKMOVPSYmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x52ec00d44ULL, NULL, NULL, NULL, OperandInfo252 },  // Inst #2935 = VMASKMOVPSYmr
  { 2936,	7,	1,	0,	"VMASKMOVPSYrm", 0|(1<<TID::MayLoad), 0x52cc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2936 = VMASKMOVPSYrm
  { 2937,	7,	0,	0,	"VMASKMOVPSmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x52ec00d44ULL, NULL, NULL, NULL, OperandInfo253 },  // Inst #2937 = VMASKMOVPSmr
  { 2938,	7,	1,	0,	"VMASKMOVPSrm", 0|(1<<TID::MayLoad), 0x52cc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2938 = VMASKMOVPSrm
  { 2939,	7,	1,	0,	"VMAXPDYrm", 0|(1<<TID::MayLoad), 0x55f800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2939 = VMAXPDYrm
  { 2940,	7,	1,	0,	"VMAXPDYrm_Int", 0|(1<<TID::MayLoad), 0x55f800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2940 = VMAXPDYrm_Int
  { 2941,	3,	1,	0,	"VMAXPDYrr", 0, 0x55f800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2941 = VMAXPDYrr
  { 2942,	3,	1,	0,	"VMAXPDYrr_Int", 0, 0x55f800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2942 = VMAXPDYrr_Int
  { 2943,	7,	1,	0,	"VMAXPDrm", 0|(1<<TID::MayLoad), 0x55f800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2943 = VMAXPDrm
  { 2944,	7,	1,	0,	"VMAXPDrm_Int", 0|(1<<TID::MayLoad), 0x55f800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2944 = VMAXPDrm_Int
  { 2945,	3,	1,	0,	"VMAXPDrr", 0, 0x55f800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2945 = VMAXPDrr
  { 2946,	3,	1,	0,	"VMAXPDrr_Int", 0, 0x55f800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2946 = VMAXPDrr_Int
  { 2947,	7,	1,	0,	"VMAXPSYrm", 0|(1<<TID::MayLoad), 0x55f400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2947 = VMAXPSYrm
  { 2948,	7,	1,	0,	"VMAXPSYrm_Int", 0|(1<<TID::MayLoad), 0x55f400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2948 = VMAXPSYrm_Int
  { 2949,	3,	1,	0,	"VMAXPSYrr", 0, 0x55f400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2949 = VMAXPSYrr
  { 2950,	3,	1,	0,	"VMAXPSYrr_Int", 0, 0x55f400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2950 = VMAXPSYrr_Int
  { 2951,	7,	1,	0,	"VMAXPSrm", 0|(1<<TID::MayLoad), 0x55f400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2951 = VMAXPSrm
  { 2952,	7,	1,	0,	"VMAXPSrm_Int", 0|(1<<TID::MayLoad), 0x55f400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2952 = VMAXPSrm_Int
  { 2953,	3,	1,	0,	"VMAXPSrr", 0, 0x55f400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2953 = VMAXPSrr
  { 2954,	3,	1,	0,	"VMAXPSrr_Int", 0, 0x55f400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2954 = VMAXPSrr_Int
  { 2955,	7,	1,	0,	"VMAXSDrm", 0|(1<<TID::MayLoad), 0x55f000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2955 = VMAXSDrm
  { 2956,	7,	1,	0,	"VMAXSDrm_Int", 0|(1<<TID::MayLoad), 0x55f000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2956 = VMAXSDrm_Int
  { 2957,	3,	1,	0,	"VMAXSDrr", 0, 0x55f000b05ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2957 = VMAXSDrr
  { 2958,	3,	1,	0,	"VMAXSDrr_Int", 0, 0x55f000b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2958 = VMAXSDrr_Int
  { 2959,	7,	1,	0,	"VMAXSSrm", 0|(1<<TID::MayLoad), 0x55f000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2959 = VMAXSSrm
  { 2960,	7,	1,	0,	"VMAXSSrm_Int", 0|(1<<TID::MayLoad), 0x55f000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2960 = VMAXSSrm_Int
  { 2961,	3,	1,	0,	"VMAXSSrr", 0, 0x55f000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2961 = VMAXSSrr
  { 2962,	3,	1,	0,	"VMAXSSrr_Int", 0, 0x55f000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2962 = VMAXSSrr_Int
  { 2963,	0,	0,	0,	"VMCALL", 0|(1<<TID::UnmodeledSideEffects), 0x1000121ULL, NULL, NULL, NULL, 0 },  // Inst #2963 = VMCALL
  { 2964,	5,	0,	0,	"VMCLEARm", 0|(1<<TID::UnmodeledSideEffects), 0xc700015eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #2964 = VMCLEARm
  { 2965,	7,	1,	0,	"VMINPDYrm", 0|(1<<TID::MayLoad), 0x55d800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2965 = VMINPDYrm
  { 2966,	7,	1,	0,	"VMINPDYrm_Int", 0|(1<<TID::MayLoad), 0x55d800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2966 = VMINPDYrm_Int
  { 2967,	3,	1,	0,	"VMINPDYrr", 0, 0x55d800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2967 = VMINPDYrr
  { 2968,	3,	1,	0,	"VMINPDYrr_Int", 0, 0x55d800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2968 = VMINPDYrr_Int
  { 2969,	7,	1,	0,	"VMINPDrm", 0|(1<<TID::MayLoad), 0x55d800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2969 = VMINPDrm
  { 2970,	7,	1,	0,	"VMINPDrm_Int", 0|(1<<TID::MayLoad), 0x55d800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2970 = VMINPDrm_Int
  { 2971,	3,	1,	0,	"VMINPDrr", 0, 0x55d800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2971 = VMINPDrr
  { 2972,	3,	1,	0,	"VMINPDrr_Int", 0, 0x55d800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2972 = VMINPDrr_Int
  { 2973,	7,	1,	0,	"VMINPSYrm", 0|(1<<TID::MayLoad), 0x55d400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2973 = VMINPSYrm
  { 2974,	7,	1,	0,	"VMINPSYrm_Int", 0|(1<<TID::MayLoad), 0x55d400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #2974 = VMINPSYrm_Int
  { 2975,	3,	1,	0,	"VMINPSYrr", 0, 0x55d400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2975 = VMINPSYrr
  { 2976,	3,	1,	0,	"VMINPSYrr_Int", 0, 0x55d400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #2976 = VMINPSYrr_Int
  { 2977,	7,	1,	0,	"VMINPSrm", 0|(1<<TID::MayLoad), 0x55d400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2977 = VMINPSrm
  { 2978,	7,	1,	0,	"VMINPSrm_Int", 0|(1<<TID::MayLoad), 0x55d400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2978 = VMINPSrm_Int
  { 2979,	3,	1,	0,	"VMINPSrr", 0, 0x55d400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2979 = VMINPSrr
  { 2980,	3,	1,	0,	"VMINPSrr_Int", 0, 0x55d400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2980 = VMINPSrr_Int
  { 2981,	7,	1,	0,	"VMINSDrm", 0|(1<<TID::MayLoad), 0x55d000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #2981 = VMINSDrm
  { 2982,	7,	1,	0,	"VMINSDrm_Int", 0|(1<<TID::MayLoad), 0x55d000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2982 = VMINSDrm_Int
  { 2983,	3,	1,	0,	"VMINSDrr", 0, 0x55d000b05ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #2983 = VMINSDrr
  { 2984,	3,	1,	0,	"VMINSDrr_Int", 0, 0x55d000b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2984 = VMINSDrr_Int
  { 2985,	7,	1,	0,	"VMINSSrm", 0|(1<<TID::MayLoad), 0x55d000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #2985 = VMINSSrm
  { 2986,	7,	1,	0,	"VMINSSrm_Int", 0|(1<<TID::MayLoad), 0x55d000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #2986 = VMINSSrm_Int
  { 2987,	3,	1,	0,	"VMINSSrr", 0, 0x55d000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #2987 = VMINSSrr
  { 2988,	3,	1,	0,	"VMINSSrr_Int", 0, 0x55d000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #2988 = VMINSSrr_Int
  { 2989,	0,	0,	0,	"VMLAUNCH", 0|(1<<TID::UnmodeledSideEffects), 0x1000122ULL, NULL, NULL, NULL, 0 },  // Inst #2989 = VMLAUNCH
  { 2990,	6,	0,	0,	"VMOVAPDYmr", 0|(1<<TID::MayStore), 0x129800044ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #2990 = VMOVAPDYmr
  { 2991,	6,	1,	0,	"VMOVAPDYrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x128800046ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2991 = VMOVAPDYrm
  { 2992,	2,	1,	0,	"VMOVAPDYrr", 0, 0x128800045ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #2992 = VMOVAPDYrr
  { 2993,	6,	0,	0,	"VMOVAPDmr", 0|(1<<TID::MayStore), 0x129800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #2993 = VMOVAPDmr
  { 2994,	6,	1,	0,	"VMOVAPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x128800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #2994 = VMOVAPDrm
  { 2995,	2,	1,	0,	"VMOVAPDrr", 0, 0x128800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #2995 = VMOVAPDrr
  { 2996,	6,	0,	0,	"VMOVAPSYmr", 0|(1<<TID::MayStore), 0x129400004ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #2996 = VMOVAPSYmr
  { 2997,	6,	1,	0,	"VMOVAPSYrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x128400006ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #2997 = VMOVAPSYrm
  { 2998,	2,	1,	0,	"VMOVAPSYrr", 0, 0x128400005ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #2998 = VMOVAPSYrr
  { 2999,	6,	0,	0,	"VMOVAPSmr", 0|(1<<TID::MayStore), 0x129400004ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #2999 = VMOVAPSmr
  { 3000,	6,	1,	0,	"VMOVAPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x128400006ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3000 = VMOVAPSrm
  { 3001,	2,	1,	0,	"VMOVAPSrr", 0, 0x128400005ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3001 = VMOVAPSrr
  { 3002,	6,	1,	0,	"VMOVDDUPYrm", 0|(1<<TID::UnmodeledSideEffects), 0x112800b06ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3002 = VMOVDDUPYrm
  { 3003,	2,	1,	0,	"VMOVDDUPYrr", 0|(1<<TID::UnmodeledSideEffects), 0x112800b05ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3003 = VMOVDDUPYrr
  { 3004,	6,	1,	0,	"VMOVDDUPrm", 0|(1<<TID::MayLoad), 0x112800b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3004 = VMOVDDUPrm
  { 3005,	2,	1,	0,	"VMOVDDUPrr", 0, 0x112800b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3005 = VMOVDDUPrr
  { 3006,	6,	1,	0,	"VMOVDI2PDIrm", 0|(1<<TID::MayLoad), 0x16e800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3006 = VMOVDI2PDIrm
  { 3007,	2,	1,	0,	"VMOVDI2PDIrr", 0, 0x16e800045ULL, NULL, NULL, NULL, OperandInfo185 },  // Inst #3007 = VMOVDI2PDIrr
  { 3008,	6,	1,	0,	"VMOVDI2SSrm", 0|(1<<TID::MayLoad), 0x16e800046ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #3008 = VMOVDI2SSrm
  { 3009,	2,	1,	0,	"VMOVDI2SSrr", 0, 0x16e800045ULL, NULL, NULL, NULL, OperandInfo96 },  // Inst #3009 = VMOVDI2SSrr
  { 3010,	6,	0,	0,	"VMOVDQAYmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x17fc00044ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3010 = VMOVDQAYmr
  { 3011,	6,	1,	0,	"VMOVDQAYrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x16fc00046ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3011 = VMOVDQAYrm
  { 3012,	2,	1,	0,	"VMOVDQAYrr", 0, 0x16fc00045ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3012 = VMOVDQAYrr
  { 3013,	6,	0,	0,	"VMOVDQAmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x17fc00044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3013 = VMOVDQAmr
  { 3014,	6,	1,	0,	"VMOVDQArm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x16fc00046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3014 = VMOVDQArm
  { 3015,	2,	1,	0,	"VMOVDQArr", 0, 0x16fc00045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3015 = VMOVDQArr
  { 3016,	6,	0,	0,	"VMOVDQUYmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x17fc00c04ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3016 = VMOVDQUYmr
  { 3017,	6,	1,	0,	"VMOVDQUYrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x16fc00c06ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3017 = VMOVDQUYrm
  { 3018,	2,	1,	0,	"VMOVDQUYrr", 0|(1<<TID::UnmodeledSideEffects), 0x16fc00c45ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3018 = VMOVDQUYrr
  { 3019,	6,	0,	0,	"VMOVDQUmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x17fc00c04ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3019 = VMOVDQUmr
  { 3020,	6,	0,	0,	"VMOVDQUmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x17fc00c04ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3020 = VMOVDQUmr_Int
  { 3021,	6,	1,	0,	"VMOVDQUrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0x16fc00c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3021 = VMOVDQUrm
  { 3022,	6,	1,	0,	"VMOVDQUrm_Int", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x16fc00c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3022 = VMOVDQUrm_Int
  { 3023,	2,	1,	0,	"VMOVDQUrr", 0|(1<<TID::UnmodeledSideEffects), 0x16fc00c45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3023 = VMOVDQUrr
  { 3024,	3,	1,	0,	"VMOVHLPSrr", 0, 0x512400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3024 = VMOVHLPSrr
  { 3025,	6,	0,	0,	"VMOVHPDmr", 0|(1<<TID::MayStore), 0x117800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3025 = VMOVHPDmr
  { 3026,	7,	1,	0,	"VMOVHPDrm", 0|(1<<TID::MayLoad), 0x516800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3026 = VMOVHPDrm
  { 3027,	6,	0,	0,	"VMOVHPSmr", 0|(1<<TID::MayStore), 0x117400004ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3027 = VMOVHPSmr
  { 3028,	7,	1,	0,	"VMOVHPSrm", 0|(1<<TID::MayLoad), 0x516400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3028 = VMOVHPSrm
  { 3029,	3,	1,	0,	"VMOVLHPSrr", 0, 0x516400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3029 = VMOVLHPSrr
  { 3030,	6,	0,	0,	"VMOVLPDmr", 0|(1<<TID::MayStore), 0x113800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3030 = VMOVLPDmr
  { 3031,	7,	1,	0,	"VMOVLPDrm", 0|(1<<TID::MayLoad), 0x512800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3031 = VMOVLPDrm
  { 3032,	6,	0,	0,	"VMOVLPSmr", 0|(1<<TID::MayStore), 0x113400004ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3032 = VMOVLPSmr
  { 3033,	7,	1,	0,	"VMOVLPSrm", 0|(1<<TID::MayLoad), 0x512400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3033 = VMOVLPSrm
  { 3034,	6,	0,	0,	"VMOVLQ128mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1d6800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3034 = VMOVLQ128mr
  { 3035,	2,	1,	0,	"VMOVMSKPDYr64r", 0|(1<<TID::UnmodeledSideEffects), 0x150800045ULL, NULL, NULL, NULL, OperandInfo255 },  // Inst #3035 = VMOVMSKPDYr64r
  { 3036,	2,	1,	0,	"VMOVMSKPDYrr", 0, 0x150800045ULL, NULL, NULL, NULL, OperandInfo256 },  // Inst #3036 = VMOVMSKPDYrr
  { 3037,	2,	1,	0,	"VMOVMSKPDr64r", 0|(1<<TID::UnmodeledSideEffects), 0x150800045ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #3037 = VMOVMSKPDr64r
  { 3038,	2,	1,	0,	"VMOVMSKPDrr", 0, 0x150800045ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #3038 = VMOVMSKPDrr
  { 3039,	2,	1,	0,	"VMOVMSKPSYr64r", 0|(1<<TID::UnmodeledSideEffects), 0x150400005ULL, NULL, NULL, NULL, OperandInfo255 },  // Inst #3039 = VMOVMSKPSYr64r
  { 3040,	2,	1,	0,	"VMOVMSKPSYrr", 0, 0x150400005ULL, NULL, NULL, NULL, OperandInfo256 },  // Inst #3040 = VMOVMSKPSYrr
  { 3041,	2,	1,	0,	"VMOVMSKPSr64r", 0|(1<<TID::UnmodeledSideEffects), 0x150400005ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #3041 = VMOVMSKPSr64r
  { 3042,	2,	1,	0,	"VMOVMSKPSrr", 0, 0x150400005ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #3042 = VMOVMSKPSrr
  { 3043,	6,	1,	0,	"VMOVNTDQArm", 0|(1<<TID::MayLoad), 0x12ac00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3043 = VMOVNTDQArm
  { 3044,	6,	0,	0,	"VMOVNTDQY_64mr", 0|(1<<TID::MayStore), 0x1e7800044ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3044 = VMOVNTDQY_64mr
  { 3045,	6,	0,	0,	"VMOVNTDQYmr", 0|(1<<TID::MayStore), 0x1e7c00044ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3045 = VMOVNTDQYmr
  { 3046,	6,	0,	0,	"VMOVNTDQ_64mr", 0|(1<<TID::MayStore), 0x1e7800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3046 = VMOVNTDQ_64mr
  { 3047,	6,	0,	0,	"VMOVNTDQmr", 0|(1<<TID::MayStore), 0x1e7c00044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3047 = VMOVNTDQmr
  { 3048,	6,	0,	0,	"VMOVNTDQmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1e7c00044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3048 = VMOVNTDQmr_Int
  { 3049,	6,	0,	0,	"VMOVNTPDYmr", 0|(1<<TID::MayStore), 0x12b800044ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3049 = VMOVNTPDYmr
  { 3050,	6,	0,	0,	"VMOVNTPDmr", 0|(1<<TID::MayStore), 0x12b800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3050 = VMOVNTPDmr
  { 3051,	6,	0,	0,	"VMOVNTPDmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x12b800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3051 = VMOVNTPDmr_Int
  { 3052,	6,	0,	0,	"VMOVNTPSYmr", 0|(1<<TID::MayStore), 0x12b400004ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3052 = VMOVNTPSYmr
  { 3053,	6,	0,	0,	"VMOVNTPSmr", 0|(1<<TID::MayStore), 0x12b400004ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3053 = VMOVNTPSmr
  { 3054,	6,	0,	0,	"VMOVNTPSmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x12b400004ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3054 = VMOVNTPSmr_Int
  { 3055,	6,	0,	0,	"VMOVPDI2DImr", 0|(1<<TID::MayStore), 0x17e800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3055 = VMOVPDI2DImr
  { 3056,	2,	1,	0,	"VMOVPDI2DIrr", 0, 0x17e800043ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #3056 = VMOVPDI2DIrr
  { 3057,	6,	0,	0,	"VMOVPQI2QImr", 0|(1<<TID::MayStore), 0x1d6800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3057 = VMOVPQI2QImr
  { 3058,	6,	1,	0,	"VMOVQI2PQIrm", 0|(1<<TID::MayLoad), 0x17e000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3058 = VMOVQI2PQIrm
  { 3059,	2,	1,	0,	"VMOVQd64rr", 0|(1<<TID::UnmodeledSideEffects), 0x37e800043ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #3059 = VMOVQd64rr
  { 3060,	2,	1,	0,	"VMOVQd64rr_alt", 0|(1<<TID::UnmodeledSideEffects), 0x37e800043ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #3060 = VMOVQd64rr_alt
  { 3061,	2,	1,	0,	"VMOVQs64rr", 0|(1<<TID::UnmodeledSideEffects), 0x36e800045ULL, NULL, NULL, NULL, OperandInfo180 },  // Inst #3061 = VMOVQs64rr
  { 3062,	2,	1,	0,	"VMOVQxrxr", 0|(1<<TID::UnmodeledSideEffects), 0x17e000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3062 = VMOVQxrxr
  { 3063,	6,	0,	0,	"VMOVSDmr", 0|(1<<TID::MayStore), 0x111000b04ULL, NULL, NULL, NULL, OperandInfo186 },  // Inst #3063 = VMOVSDmr
  { 3064,	6,	1,	0,	"VMOVSDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x110000b06ULL, NULL, NULL, NULL, OperandInfo92 },  // Inst #3064 = VMOVSDrm
  { 3065,	3,	1,	0,	"VMOVSDrr", 0, 0x510000b05ULL, NULL, NULL, NULL, OperandInfo257 },  // Inst #3065 = VMOVSDrr
  { 3066,	6,	1,	0,	"VMOVSHDUPYrm", 0|(1<<TID::UnmodeledSideEffects), 0x116400c06ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3066 = VMOVSHDUPYrm
  { 3067,	2,	1,	0,	"VMOVSHDUPYrr", 0|(1<<TID::UnmodeledSideEffects), 0x116400c05ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3067 = VMOVSHDUPYrr
  { 3068,	6,	1,	0,	"VMOVSHDUPrm", 0|(1<<TID::MayLoad), 0x116400c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3068 = VMOVSHDUPrm
  { 3069,	2,	1,	0,	"VMOVSHDUPrr", 0, 0x116400c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3069 = VMOVSHDUPrr
  { 3070,	6,	1,	0,	"VMOVSLDUPYrm", 0|(1<<TID::UnmodeledSideEffects), 0x112400c06ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3070 = VMOVSLDUPYrm
  { 3071,	2,	1,	0,	"VMOVSLDUPYrr", 0|(1<<TID::UnmodeledSideEffects), 0x112400c05ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3071 = VMOVSLDUPYrr
  { 3072,	6,	1,	0,	"VMOVSLDUPrm", 0|(1<<TID::MayLoad), 0x112400c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3072 = VMOVSLDUPrm
  { 3073,	2,	1,	0,	"VMOVSLDUPrr", 0, 0x112400c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3073 = VMOVSLDUPrr
  { 3074,	6,	0,	0,	"VMOVSS2DImr", 0|(1<<TID::MayStore), 0x17e800044ULL, NULL, NULL, NULL, OperandInfo188 },  // Inst #3074 = VMOVSS2DImr
  { 3075,	2,	1,	0,	"VMOVSS2DIrr", 0, 0x17e800043ULL, NULL, NULL, NULL, OperandInfo99 },  // Inst #3075 = VMOVSS2DIrr
  { 3076,	6,	0,	0,	"VMOVSSmr", 0|(1<<TID::MayStore), 0x111000c04ULL, NULL, NULL, NULL, OperandInfo188 },  // Inst #3076 = VMOVSSmr
  { 3077,	6,	1,	0,	"VMOVSSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x110000c06ULL, NULL, NULL, NULL, OperandInfo90 },  // Inst #3077 = VMOVSSrm
  { 3078,	3,	1,	0,	"VMOVSSrr", 0, 0x510000c05ULL, NULL, NULL, NULL, OperandInfo258 },  // Inst #3078 = VMOVSSrr
  { 3079,	6,	0,	0,	"VMOVUPDYmr", 0|(1<<TID::MayStore), 0x111800044ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3079 = VMOVUPDYmr
  { 3080,	6,	1,	0,	"VMOVUPDYrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x110800046ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3080 = VMOVUPDYrm
  { 3081,	2,	1,	0,	"VMOVUPDYrr", 0, 0x110800045ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3081 = VMOVUPDYrr
  { 3082,	6,	0,	0,	"VMOVUPDmr", 0|(1<<TID::MayStore), 0x111800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3082 = VMOVUPDmr
  { 3083,	6,	0,	0,	"VMOVUPDmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x111800044ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3083 = VMOVUPDmr_Int
  { 3084,	6,	1,	0,	"VMOVUPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0x110800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3084 = VMOVUPDrm
  { 3085,	6,	1,	0,	"VMOVUPDrm_Int", 0|(1<<TID::MayLoad), 0x110800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3085 = VMOVUPDrm_Int
  { 3086,	2,	1,	0,	"VMOVUPDrr", 0, 0x110800045ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3086 = VMOVUPDrr
  { 3087,	6,	0,	0,	"VMOVUPSYmr", 0|(1<<TID::MayStore), 0x111400004ULL, NULL, NULL, NULL, OperandInfo254 },  // Inst #3087 = VMOVUPSYmr
  { 3088,	6,	1,	0,	"VMOVUPSYrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x110400006ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3088 = VMOVUPSYrm
  { 3089,	2,	1,	0,	"VMOVUPSYrr", 0, 0x110400005ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3089 = VMOVUPSYrr
  { 3090,	6,	0,	0,	"VMOVUPSmr", 0|(1<<TID::MayStore), 0x111400004ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3090 = VMOVUPSmr
  { 3091,	6,	0,	0,	"VMOVUPSmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x111400004ULL, NULL, NULL, NULL, OperandInfo184 },  // Inst #3091 = VMOVUPSmr_Int
  { 3092,	6,	1,	0,	"VMOVUPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x110400006ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3092 = VMOVUPSrm
  { 3093,	6,	1,	0,	"VMOVUPSrm_Int", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0x110400006ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3093 = VMOVUPSrm_Int
  { 3094,	2,	1,	0,	"VMOVUPSrr", 0, 0x110400005ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3094 = VMOVUPSrr
  { 3095,	6,	1,	0,	"VMOVZDI2PDIrm", 0|(1<<TID::MayLoad), 0x16e800046ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3095 = VMOVZDI2PDIrm
  { 3096,	2,	1,	0,	"VMOVZDI2PDIrr", 0, 0x16e800045ULL, NULL, NULL, NULL, OperandInfo185 },  // Inst #3096 = VMOVZDI2PDIrr
  { 3097,	6,	1,	0,	"VMOVZPQILo2PQIrm", 0|(1<<TID::MayLoad), 0x17e000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3097 = VMOVZPQILo2PQIrm
  { 3098,	2,	1,	0,	"VMOVZPQILo2PQIrr", 0, 0x17e000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3098 = VMOVZPQILo2PQIrr
  { 3099,	6,	1,	0,	"VMOVZQI2PQIrm", 0|(1<<TID::MayLoad), 0x17e000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3099 = VMOVZQI2PQIrm
  { 3100,	2,	1,	0,	"VMOVZQI2PQIrr", 0, 0x36e800045ULL, NULL, NULL, NULL, OperandInfo180 },  // Inst #3100 = VMOVZQI2PQIrr
  { 3101,	8,	1,	0,	"VMPSADBWrmi", 0|(1<<TID::MayLoad), 0x542c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3101 = VMPSADBWrmi
  { 3102,	4,	1,	0,	"VMPSADBWrri", 0, 0x542c02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3102 = VMPSADBWrri
  { 3103,	5,	0,	0,	"VMPTRLDm", 0|(1<<TID::UnmodeledSideEffects), 0xc700011eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #3103 = VMPTRLDm
  { 3104,	5,	1,	0,	"VMPTRSTm", 0|(1<<TID::UnmodeledSideEffects), 0xc700011fULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #3104 = VMPTRSTm
  { 3105,	6,	1,	0,	"VMREAD32rm", 0|(1<<TID::UnmodeledSideEffects), 0x78000104ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #3105 = VMREAD32rm
  { 3106,	2,	1,	0,	"VMREAD32rr", 0|(1<<TID::UnmodeledSideEffects), 0x78000103ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #3106 = VMREAD32rr
  { 3107,	6,	1,	0,	"VMREAD64rm", 0|(1<<TID::UnmodeledSideEffects), 0x78000104ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #3107 = VMREAD64rm
  { 3108,	2,	1,	0,	"VMREAD64rr", 0|(1<<TID::UnmodeledSideEffects), 0x78000103ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #3108 = VMREAD64rr
  { 3109,	0,	0,	0,	"VMRESUME", 0|(1<<TID::UnmodeledSideEffects), 0x1000123ULL, NULL, NULL, NULL, 0 },  // Inst #3109 = VMRESUME
  { 3110,	7,	1,	0,	"VMULPDYrm", 0|(1<<TID::MayLoad), 0x559800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3110 = VMULPDYrm
  { 3111,	3,	1,	0,	"VMULPDYrr", 0|(1<<TID::Commutable), 0x559800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3111 = VMULPDYrr
  { 3112,	7,	1,	0,	"VMULPDrm", 0|(1<<TID::MayLoad), 0x559800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3112 = VMULPDrm
  { 3113,	3,	1,	0,	"VMULPDrr", 0|(1<<TID::Commutable), 0x559800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3113 = VMULPDrr
  { 3114,	7,	1,	0,	"VMULPSYrm", 0|(1<<TID::MayLoad), 0x559400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3114 = VMULPSYrm
  { 3115,	3,	1,	0,	"VMULPSYrr", 0|(1<<TID::Commutable), 0x559400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3115 = VMULPSYrr
  { 3116,	7,	1,	0,	"VMULPSrm", 0|(1<<TID::MayLoad), 0x559400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3116 = VMULPSrm
  { 3117,	3,	1,	0,	"VMULPSrr", 0|(1<<TID::Commutable), 0x559400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3117 = VMULPSrr
  { 3118,	7,	1,	0,	"VMULSDrm", 0|(1<<TID::MayLoad), 0x559000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #3118 = VMULSDrm
  { 3119,	7,	1,	0,	"VMULSDrm_Int", 0|(1<<TID::MayLoad), 0x559000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3119 = VMULSDrm_Int
  { 3120,	3,	1,	0,	"VMULSDrr", 0|(1<<TID::Commutable), 0x559000b05ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #3120 = VMULSDrr
  { 3121,	3,	1,	0,	"VMULSDrr_Int", 0, 0x559000b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3121 = VMULSDrr_Int
  { 3122,	7,	1,	0,	"VMULSSrm", 0|(1<<TID::MayLoad), 0x559000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #3122 = VMULSSrm
  { 3123,	7,	1,	0,	"VMULSSrm_Int", 0|(1<<TID::MayLoad), 0x559000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3123 = VMULSSrm_Int
  { 3124,	3,	1,	0,	"VMULSSrr", 0|(1<<TID::Commutable), 0x559000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #3124 = VMULSSrr
  { 3125,	3,	1,	0,	"VMULSSrr_Int", 0, 0x559000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3125 = VMULSSrr_Int
  { 3126,	6,	1,	0,	"VMWRITE32rm", 0|(1<<TID::UnmodeledSideEffects), 0x79000106ULL, NULL, NULL, NULL, OperandInfo55 },  // Inst #3126 = VMWRITE32rm
  { 3127,	2,	1,	0,	"VMWRITE32rr", 0|(1<<TID::UnmodeledSideEffects), 0x79000105ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #3127 = VMWRITE32rr
  { 3128,	6,	1,	0,	"VMWRITE64rm", 0|(1<<TID::UnmodeledSideEffects), 0x79000106ULL, NULL, NULL, NULL, OperandInfo57 },  // Inst #3128 = VMWRITE64rm
  { 3129,	2,	1,	0,	"VMWRITE64rr", 0|(1<<TID::UnmodeledSideEffects), 0x79000105ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #3129 = VMWRITE64rr
  { 3130,	0,	0,	0,	"VMXOFF", 0|(1<<TID::UnmodeledSideEffects), 0x1000124ULL, NULL, NULL, NULL, 0 },  // Inst #3130 = VMXOFF
  { 3131,	5,	0,	0,	"VMXON", 0|(1<<TID::UnmodeledSideEffects), 0xc7000c1eULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #3131 = VMXON
  { 3132,	7,	1,	0,	"VORPDYrm", 0|(1<<TID::UnmodeledSideEffects), 0x556800046ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3132 = VORPDYrm
  { 3133,	3,	1,	0,	"VORPDYrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x556800045ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3133 = VORPDYrr
  { 3134,	7,	1,	0,	"VORPDrm", 0|(1<<TID::UnmodeledSideEffects), 0x556800046ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3134 = VORPDrm
  { 3135,	3,	1,	0,	"VORPDrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x556800045ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3135 = VORPDrr
  { 3136,	7,	1,	0,	"VORPSYrm", 0|(1<<TID::UnmodeledSideEffects), 0x556400006ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3136 = VORPSYrm
  { 3137,	3,	1,	0,	"VORPSYrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x556400005ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3137 = VORPSYrr
  { 3138,	7,	1,	0,	"VORPSrm", 0|(1<<TID::UnmodeledSideEffects), 0x556400006ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3138 = VORPSrm
  { 3139,	3,	1,	0,	"VORPSrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x556400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3139 = VORPSrr
  { 3140,	6,	1,	0,	"VPABSBrm128", 0|(1<<TID::MayLoad), 0x11cc02d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3140 = VPABSBrm128
  { 3141,	6,	1,	0,	"VPABSBrm64", 0|(1<<TID::MayLoad), 0x11cc02d06ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #3141 = VPABSBrm64
  { 3142,	2,	1,	0,	"VPABSBrr128", 0, 0x11cc02d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3142 = VPABSBrr128
  { 3143,	2,	1,	0,	"VPABSBrr64", 0, 0x11cc02d05ULL, NULL, NULL, NULL, OperandInfo141 },  // Inst #3143 = VPABSBrr64
  { 3144,	6,	1,	0,	"VPABSDrm128", 0|(1<<TID::MayLoad), 0x11ec02d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3144 = VPABSDrm128
  { 3145,	6,	1,	0,	"VPABSDrm64", 0|(1<<TID::MayLoad), 0x11ec02d06ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #3145 = VPABSDrm64
  { 3146,	2,	1,	0,	"VPABSDrr128", 0, 0x11ec02d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3146 = VPABSDrr128
  { 3147,	2,	1,	0,	"VPABSDrr64", 0, 0x11ec02d05ULL, NULL, NULL, NULL, OperandInfo141 },  // Inst #3147 = VPABSDrr64
  { 3148,	6,	1,	0,	"VPABSWrm128", 0|(1<<TID::MayLoad), 0x11dc02d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3148 = VPABSWrm128
  { 3149,	6,	1,	0,	"VPABSWrm64", 0|(1<<TID::MayLoad), 0x11dc02d06ULL, NULL, NULL, NULL, OperandInfo127 },  // Inst #3149 = VPABSWrm64
  { 3150,	2,	1,	0,	"VPABSWrr128", 0, 0x11dc02d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3150 = VPABSWrr128
  { 3151,	2,	1,	0,	"VPABSWrr64", 0, 0x11dc02d05ULL, NULL, NULL, NULL, OperandInfo141 },  // Inst #3151 = VPABSWrr64
  { 3152,	7,	1,	0,	"VPACKSSDWrm", 0|(1<<TID::MayLoad), 0x56bc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3152 = VPACKSSDWrm
  { 3153,	3,	1,	0,	"VPACKSSDWrr", 0, 0x56bc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3153 = VPACKSSDWrr
  { 3154,	7,	1,	0,	"VPACKSSWBrm", 0|(1<<TID::MayLoad), 0x563c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3154 = VPACKSSWBrm
  { 3155,	3,	1,	0,	"VPACKSSWBrr", 0, 0x563c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3155 = VPACKSSWBrr
  { 3156,	7,	1,	0,	"VPACKUSDWrm", 0|(1<<TID::MayLoad), 0x52bc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3156 = VPACKUSDWrm
  { 3157,	3,	1,	0,	"VPACKUSDWrr", 0, 0x52bc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3157 = VPACKUSDWrr
  { 3158,	7,	1,	0,	"VPACKUSWBrm", 0|(1<<TID::MayLoad), 0x567c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3158 = VPACKUSWBrm
  { 3159,	3,	1,	0,	"VPACKUSWBrr", 0, 0x567c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3159 = VPACKUSWBrr
  { 3160,	7,	1,	0,	"VPADDBrm", 0|(1<<TID::MayLoad), 0x5fcc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3160 = VPADDBrm
  { 3161,	3,	1,	0,	"VPADDBrr", 0|(1<<TID::Commutable), 0x5fcc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3161 = VPADDBrr
  { 3162,	7,	1,	0,	"VPADDDrm", 0|(1<<TID::MayLoad), 0x5fec00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3162 = VPADDDrm
  { 3163,	3,	1,	0,	"VPADDDrr", 0|(1<<TID::Commutable), 0x5fec00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3163 = VPADDDrr
  { 3164,	7,	1,	0,	"VPADDQrm", 0|(1<<TID::MayLoad), 0x5d4c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3164 = VPADDQrm
  { 3165,	3,	1,	0,	"VPADDQrr", 0|(1<<TID::Commutable), 0x5d4c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3165 = VPADDQrr
  { 3166,	7,	1,	0,	"VPADDSBrm", 0|(1<<TID::MayLoad), 0x5ecc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3166 = VPADDSBrm
  { 3167,	3,	1,	0,	"VPADDSBrr", 0|(1<<TID::Commutable), 0x5ecc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3167 = VPADDSBrr
  { 3168,	7,	1,	0,	"VPADDSWrm", 0|(1<<TID::MayLoad), 0x5edc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3168 = VPADDSWrm
  { 3169,	3,	1,	0,	"VPADDSWrr", 0|(1<<TID::Commutable), 0x5edc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3169 = VPADDSWrr
  { 3170,	7,	1,	0,	"VPADDUSBrm", 0|(1<<TID::MayLoad), 0x5dcc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3170 = VPADDUSBrm
  { 3171,	3,	1,	0,	"VPADDUSBrr", 0|(1<<TID::Commutable), 0x5dcc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3171 = VPADDUSBrr
  { 3172,	7,	1,	0,	"VPADDUSWrm", 0|(1<<TID::MayLoad), 0x5ddc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3172 = VPADDUSWrm
  { 3173,	3,	1,	0,	"VPADDUSWrr", 0|(1<<TID::Commutable), 0x5ddc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3173 = VPADDUSWrr
  { 3174,	7,	1,	0,	"VPADDWrm", 0|(1<<TID::MayLoad), 0x5fdc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3174 = VPADDWrm
  { 3175,	3,	1,	0,	"VPADDWrr", 0|(1<<TID::Commutable), 0x5fdc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3175 = VPADDWrr
  { 3176,	8,	1,	0,	"VPALIGNR128rm", 0|(1<<TID::UnmodeledSideEffects), 0x50fc02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3176 = VPALIGNR128rm
  { 3177,	4,	1,	0,	"VPALIGNR128rr", 0|(1<<TID::UnmodeledSideEffects), 0x50fc02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3177 = VPALIGNR128rr
  { 3178,	8,	1,	0,	"VPALIGNR64rm", 0|(1<<TID::UnmodeledSideEffects), 0x50fc02e06ULL, NULL, NULL, NULL, OperandInfo259 },  // Inst #3178 = VPALIGNR64rm
  { 3179,	4,	1,	0,	"VPALIGNR64rr", 0|(1<<TID::UnmodeledSideEffects), 0x50fc02e05ULL, NULL, NULL, NULL, OperandInfo77 },  // Inst #3179 = VPALIGNR64rr
  { 3180,	7,	1,	0,	"VPANDNrm", 0|(1<<TID::MayLoad), 0x5dfc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3180 = VPANDNrm
  { 3181,	3,	1,	0,	"VPANDNrr", 0, 0x5dfc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3181 = VPANDNrr
  { 3182,	7,	1,	0,	"VPANDrm", 0|(1<<TID::MayLoad), 0x5dbc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3182 = VPANDrm
  { 3183,	3,	1,	0,	"VPANDrr", 0|(1<<TID::Commutable), 0x5dbc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3183 = VPANDrr
  { 3184,	7,	1,	0,	"VPAVGBrm", 0|(1<<TID::MayLoad), 0x5e0c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3184 = VPAVGBrm
  { 3185,	3,	1,	0,	"VPAVGBrr", 0|(1<<TID::Commutable), 0x5e0c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3185 = VPAVGBrr
  { 3186,	7,	1,	0,	"VPAVGWrm", 0|(1<<TID::MayLoad), 0x5e3c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3186 = VPAVGWrm
  { 3187,	3,	1,	0,	"VPAVGWrr", 0|(1<<TID::Commutable), 0x5e3c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3187 = VPAVGWrr
  { 3188,	8,	1,	0,	"VPBLENDVBrm", 0|(1<<TID::MayLoad), 0xd4cc00e46ULL, NULL, NULL, NULL, OperandInfo233 },  // Inst #3188 = VPBLENDVBrm
  { 3189,	4,	1,	0,	"VPBLENDVBrr", 0, 0xd4cc00e45ULL, NULL, NULL, NULL, OperandInfo234 },  // Inst #3189 = VPBLENDVBrr
  { 3190,	8,	1,	0,	"VPBLENDWrmi", 0|(1<<TID::MayLoad), 0x50ec02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3190 = VPBLENDWrmi
  { 3191,	4,	1,	0,	"VPBLENDWrri", 0, 0x50ec02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3191 = VPBLENDWrri
  { 3192,	7,	1,	0,	"VPCLMULHQHQDQrm", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3192 = VPCLMULHQHQDQrm
  { 3193,	3,	1,	0,	"VPCLMULHQHQDQrr", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3193 = VPCLMULHQHQDQrr
  { 3194,	7,	1,	0,	"VPCLMULHQLQDQrm", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3194 = VPCLMULHQLQDQrm
  { 3195,	3,	1,	0,	"VPCLMULHQLQDQrr", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3195 = VPCLMULHQLQDQrr
  { 3196,	7,	1,	0,	"VPCLMULLQHQDQrm", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3196 = VPCLMULLQHQDQrm
  { 3197,	3,	1,	0,	"VPCLMULLQHQDQrr", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3197 = VPCLMULLQHQDQrr
  { 3198,	7,	1,	0,	"VPCLMULLQLQDQrm", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3198 = VPCLMULLQLQDQrm
  { 3199,	3,	1,	0,	"VPCLMULLQLQDQrr", 0|(1<<TID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3199 = VPCLMULLQLQDQrr
  { 3200,	8,	1,	0,	"VPCLMULQDQrm", 0|(1<<TID::UnmodeledSideEffects), 0x544c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3200 = VPCLMULQDQrm
  { 3201,	4,	1,	0,	"VPCLMULQDQrr", 0|(1<<TID::UnmodeledSideEffects), 0x544c02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3201 = VPCLMULQDQrr
  { 3202,	7,	1,	0,	"VPCMPEQBrm", 0|(1<<TID::MayLoad), 0x574c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3202 = VPCMPEQBrm
  { 3203,	3,	1,	0,	"VPCMPEQBrr", 0|(1<<TID::Commutable), 0x574c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3203 = VPCMPEQBrr
  { 3204,	7,	1,	0,	"VPCMPEQDrm", 0|(1<<TID::MayLoad), 0x576c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3204 = VPCMPEQDrm
  { 3205,	3,	1,	0,	"VPCMPEQDrr", 0|(1<<TID::Commutable), 0x576c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3205 = VPCMPEQDrr
  { 3206,	7,	1,	0,	"VPCMPEQQrm", 0|(1<<TID::MayLoad), 0x529c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3206 = VPCMPEQQrm
  { 3207,	3,	1,	0,	"VPCMPEQQrr", 0|(1<<TID::Commutable), 0x529c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3207 = VPCMPEQQrr
  { 3208,	7,	1,	0,	"VPCMPEQWrm", 0|(1<<TID::MayLoad), 0x575c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3208 = VPCMPEQWrm
  { 3209,	3,	1,	0,	"VPCMPEQWrr", 0|(1<<TID::Commutable), 0x575c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3209 = VPCMPEQWrr
  { 3210,	7,	0,	0,	"VPCMPESTRIArm", 0|(1<<TID::MayLoad), 0x161c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3210 = VPCMPESTRIArm
  { 3211,	3,	0,	0,	"VPCMPESTRIArr", 0, 0x161c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3211 = VPCMPESTRIArr
  { 3212,	7,	0,	0,	"VPCMPESTRICrm", 0|(1<<TID::MayLoad), 0x161c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3212 = VPCMPESTRICrm
  { 3213,	3,	0,	0,	"VPCMPESTRICrr", 0, 0x161c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3213 = VPCMPESTRICrr
  { 3214,	7,	0,	0,	"VPCMPESTRIOrm", 0|(1<<TID::MayLoad), 0x161c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3214 = VPCMPESTRIOrm
  { 3215,	3,	0,	0,	"VPCMPESTRIOrr", 0, 0x161c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3215 = VPCMPESTRIOrr
  { 3216,	7,	0,	0,	"VPCMPESTRISrm", 0|(1<<TID::MayLoad), 0x161c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3216 = VPCMPESTRISrm
  { 3217,	3,	0,	0,	"VPCMPESTRISrr", 0, 0x161c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3217 = VPCMPESTRISrr
  { 3218,	7,	0,	0,	"VPCMPESTRIZrm", 0|(1<<TID::MayLoad), 0x161c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3218 = VPCMPESTRIZrm
  { 3219,	3,	0,	0,	"VPCMPESTRIZrr", 0, 0x161c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3219 = VPCMPESTRIZrr
  { 3220,	7,	0,	0,	"VPCMPESTRIrm", 0|(1<<TID::MayLoad), 0x161c02e46ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3220 = VPCMPESTRIrm
  { 3221,	3,	0,	0,	"VPCMPESTRIrr", 0, 0x161c02e45ULL, ImplicitList14, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3221 = VPCMPESTRIrr
  { 3222,	8,	1,	0,	"VPCMPESTRM128MEM", 0|(1<<TID::MayLoad)|(1<<TID::UsesCustomInserter), 0x2000ULL, ImplicitList14, ImplicitList1, Barriers1, OperandInfo134 },  // Inst #3222 = VPCMPESTRM128MEM
  { 3223,	4,	1,	0,	"VPCMPESTRM128REG", 0|(1<<TID::UsesCustomInserter), 0x2000ULL, ImplicitList14, ImplicitList1, Barriers1, OperandInfo78 },  // Inst #3223 = VPCMPESTRM128REG
  { 3224,	7,	0,	0,	"VPCMPESTRM128rm", 0|(1<<TID::UnmodeledSideEffects), 0x160c02e46ULL, ImplicitList14, ImplicitList42, Barriers1, OperandInfo44 },  // Inst #3224 = VPCMPESTRM128rm
  { 3225,	3,	0,	0,	"VPCMPESTRM128rr", 0|(1<<TID::UnmodeledSideEffects), 0x160c02e45ULL, ImplicitList14, ImplicitList42, Barriers1, OperandInfo45 },  // Inst #3225 = VPCMPESTRM128rr
  { 3226,	7,	1,	0,	"VPCMPGTBrm", 0|(1<<TID::MayLoad), 0x564c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3226 = VPCMPGTBrm
  { 3227,	3,	1,	0,	"VPCMPGTBrr", 0, 0x564c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3227 = VPCMPGTBrr
  { 3228,	7,	1,	0,	"VPCMPGTDrm", 0|(1<<TID::MayLoad), 0x566c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3228 = VPCMPGTDrm
  { 3229,	3,	1,	0,	"VPCMPGTDrr", 0, 0x566c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3229 = VPCMPGTDrr
  { 3230,	7,	1,	0,	"VPCMPGTQrm", 0|(1<<TID::MayLoad), 0x537c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3230 = VPCMPGTQrm
  { 3231,	3,	1,	0,	"VPCMPGTQrr", 0, 0x537c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3231 = VPCMPGTQrr
  { 3232,	7,	1,	0,	"VPCMPGTWrm", 0|(1<<TID::MayLoad), 0x565c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3232 = VPCMPGTWrm
  { 3233,	3,	1,	0,	"VPCMPGTWrr", 0, 0x565c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3233 = VPCMPGTWrr
  { 3234,	7,	0,	0,	"VPCMPISTRIArm", 0|(1<<TID::MayLoad), 0x163c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3234 = VPCMPISTRIArm
  { 3235,	3,	0,	0,	"VPCMPISTRIArr", 0, 0x163c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3235 = VPCMPISTRIArr
  { 3236,	7,	0,	0,	"VPCMPISTRICrm", 0|(1<<TID::MayLoad), 0x163c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3236 = VPCMPISTRICrm
  { 3237,	3,	0,	0,	"VPCMPISTRICrr", 0, 0x163c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3237 = VPCMPISTRICrr
  { 3238,	7,	0,	0,	"VPCMPISTRIOrm", 0|(1<<TID::MayLoad), 0x163c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3238 = VPCMPISTRIOrm
  { 3239,	3,	0,	0,	"VPCMPISTRIOrr", 0, 0x163c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3239 = VPCMPISTRIOrr
  { 3240,	7,	0,	0,	"VPCMPISTRISrm", 0|(1<<TID::MayLoad), 0x163c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3240 = VPCMPISTRISrm
  { 3241,	3,	0,	0,	"VPCMPISTRISrr", 0, 0x163c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3241 = VPCMPISTRISrr
  { 3242,	7,	0,	0,	"VPCMPISTRIZrm", 0|(1<<TID::MayLoad), 0x163c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3242 = VPCMPISTRIZrm
  { 3243,	3,	0,	0,	"VPCMPISTRIZrr", 0, 0x163c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3243 = VPCMPISTRIZrr
  { 3244,	7,	0,	0,	"VPCMPISTRIrm", 0|(1<<TID::MayLoad), 0x163c02e46ULL, NULL, ImplicitList41, Barriers1, OperandInfo44 },  // Inst #3244 = VPCMPISTRIrm
  { 3245,	3,	0,	0,	"VPCMPISTRIrr", 0, 0x163c02e45ULL, NULL, ImplicitList41, Barriers1, OperandInfo45 },  // Inst #3245 = VPCMPISTRIrr
  { 3246,	8,	1,	0,	"VPCMPISTRM128MEM", 0|(1<<TID::MayLoad)|(1<<TID::UsesCustomInserter), 0x2000ULL, NULL, ImplicitList1, Barriers1, OperandInfo134 },  // Inst #3246 = VPCMPISTRM128MEM
  { 3247,	4,	1,	0,	"VPCMPISTRM128REG", 0|(1<<TID::UsesCustomInserter), 0x2000ULL, NULL, ImplicitList1, Barriers1, OperandInfo78 },  // Inst #3247 = VPCMPISTRM128REG
  { 3248,	7,	0,	0,	"VPCMPISTRM128rm", 0|(1<<TID::UnmodeledSideEffects), 0x162c02e46ULL, NULL, ImplicitList42, Barriers1, OperandInfo44 },  // Inst #3248 = VPCMPISTRM128rm
  { 3249,	3,	0,	0,	"VPCMPISTRM128rr", 0|(1<<TID::UnmodeledSideEffects), 0x162c02e45ULL, NULL, ImplicitList42, Barriers1, OperandInfo45 },  // Inst #3249 = VPCMPISTRM128rr
  { 3250,	8,	1,	0,	"VPERM2F128rm", 0|(1<<TID::UnmodeledSideEffects), 0x506c02e46ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #3250 = VPERM2F128rm
  { 3251,	4,	1,	0,	"VPERM2F128rr", 0|(1<<TID::UnmodeledSideEffects), 0x506c02e45ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #3251 = VPERM2F128rr
  { 3252,	7,	1,	0,	"VPERMILPDYmi", 0|(1<<TID::MayLoad), 0x105c02e46ULL, NULL, NULL, NULL, OperandInfo260 },  // Inst #3252 = VPERMILPDYmi
  { 3253,	3,	1,	0,	"VPERMILPDYri", 0, 0x105c02e45ULL, NULL, NULL, NULL, OperandInfo261 },  // Inst #3253 = VPERMILPDYri
  { 3254,	7,	1,	0,	"VPERMILPDYrm", 0|(1<<TID::MayLoad), 0x50dc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3254 = VPERMILPDYrm
  { 3255,	3,	1,	0,	"VPERMILPDYrr", 0, 0x50dc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3255 = VPERMILPDYrr
  { 3256,	7,	1,	0,	"VPERMILPDmi", 0|(1<<TID::MayLoad), 0x105c02e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3256 = VPERMILPDmi
  { 3257,	3,	1,	0,	"VPERMILPDri", 0, 0x105c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3257 = VPERMILPDri
  { 3258,	7,	1,	0,	"VPERMILPDrm", 0|(1<<TID::MayLoad), 0x50dc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3258 = VPERMILPDrm
  { 3259,	3,	1,	0,	"VPERMILPDrr", 0, 0x50dc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3259 = VPERMILPDrr
  { 3260,	7,	1,	0,	"VPERMILPSYmi", 0|(1<<TID::MayLoad), 0x104c02e46ULL, NULL, NULL, NULL, OperandInfo260 },  // Inst #3260 = VPERMILPSYmi
  { 3261,	3,	1,	0,	"VPERMILPSYri", 0, 0x104c02e45ULL, NULL, NULL, NULL, OperandInfo261 },  // Inst #3261 = VPERMILPSYri
  { 3262,	7,	1,	0,	"VPERMILPSYrm", 0|(1<<TID::MayLoad), 0x50cc00d46ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3262 = VPERMILPSYrm
  { 3263,	3,	1,	0,	"VPERMILPSYrr", 0, 0x50cc00d45ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3263 = VPERMILPSYrr
  { 3264,	7,	1,	0,	"VPERMILPSmi", 0|(1<<TID::MayLoad), 0x104c02e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3264 = VPERMILPSmi
  { 3265,	3,	1,	0,	"VPERMILPSri", 0, 0x104c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3265 = VPERMILPSri
  { 3266,	7,	1,	0,	"VPERMILPSrm", 0|(1<<TID::MayLoad), 0x50cc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3266 = VPERMILPSrm
  { 3267,	3,	1,	0,	"VPERMILPSrr", 0, 0x50cc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3267 = VPERMILPSrr
  { 3268,	7,	0,	0,	"VPEXTRBmr", 0|(1<<TID::UnmodeledSideEffects), 0x114c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #3268 = VPEXTRBmr
  { 3269,	3,	1,	0,	"VPEXTRBrr", 0, 0x114c02e43ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #3269 = VPEXTRBrr
  { 3270,	3,	1,	0,	"VPEXTRBrr64", 0|(1<<TID::UnmodeledSideEffects), 0x114c02e43ULL, NULL, NULL, NULL, OperandInfo204 },  // Inst #3270 = VPEXTRBrr64
  { 3271,	7,	0,	0,	"VPEXTRDmr", 0|(1<<TID::MayStore), 0x116c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #3271 = VPEXTRDmr
  { 3272,	3,	1,	0,	"VPEXTRDrr", 0, 0x116c02e43ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #3272 = VPEXTRDrr
  { 3273,	7,	0,	0,	"VPEXTRQmr", 0|(1<<TID::MayStore), 0x316c03e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #3273 = VPEXTRQmr
  { 3274,	3,	1,	0,	"VPEXTRQrr", 0, 0x316c03e43ULL, NULL, NULL, NULL, OperandInfo204 },  // Inst #3274 = VPEXTRQrr
  { 3275,	7,	0,	0,	"VPEXTRWmr", 0|(1<<TID::UnmodeledSideEffects), 0x115c02e44ULL, NULL, NULL, NULL, OperandInfo106 },  // Inst #3275 = VPEXTRWmr
  { 3276,	3,	1,	0,	"VPEXTRWri", 0, 0x1c5c02045ULL, NULL, NULL, NULL, OperandInfo107 },  // Inst #3276 = VPEXTRWri
  { 3277,	7,	1,	0,	"VPHADDDrm128", 0|(1<<TID::MayLoad), 0x502c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3277 = VPHADDDrm128
  { 3278,	7,	1,	0,	"VPHADDDrm64", 0|(1<<TID::MayLoad), 0x502c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3278 = VPHADDDrm64
  { 3279,	3,	1,	0,	"VPHADDDrr128", 0, 0x502c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3279 = VPHADDDrr128
  { 3280,	3,	1,	0,	"VPHADDDrr64", 0, 0x502c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3280 = VPHADDDrr64
  { 3281,	7,	1,	0,	"VPHADDSWrm128", 0|(1<<TID::MayLoad), 0x503c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3281 = VPHADDSWrm128
  { 3282,	7,	1,	0,	"VPHADDSWrm64", 0|(1<<TID::MayLoad), 0x503c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3282 = VPHADDSWrm64
  { 3283,	3,	1,	0,	"VPHADDSWrr128", 0, 0x503c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3283 = VPHADDSWrr128
  { 3284,	3,	1,	0,	"VPHADDSWrr64", 0, 0x503c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3284 = VPHADDSWrr64
  { 3285,	7,	1,	0,	"VPHADDWrm128", 0|(1<<TID::MayLoad), 0x501c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3285 = VPHADDWrm128
  { 3286,	7,	1,	0,	"VPHADDWrm64", 0|(1<<TID::MayLoad), 0x501c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3286 = VPHADDWrm64
  { 3287,	3,	1,	0,	"VPHADDWrr128", 0, 0x501c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3287 = VPHADDWrr128
  { 3288,	3,	1,	0,	"VPHADDWrr64", 0, 0x501c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3288 = VPHADDWrr64
  { 3289,	6,	1,	0,	"VPHMINPOSUWrm128", 0|(1<<TID::MayLoad), 0x141c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3289 = VPHMINPOSUWrm128
  { 3290,	2,	1,	0,	"VPHMINPOSUWrr128", 0, 0x141c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3290 = VPHMINPOSUWrr128
  { 3291,	7,	1,	0,	"VPHSUBDrm128", 0|(1<<TID::MayLoad), 0x506c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3291 = VPHSUBDrm128
  { 3292,	7,	1,	0,	"VPHSUBDrm64", 0|(1<<TID::MayLoad), 0x506c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3292 = VPHSUBDrm64
  { 3293,	3,	1,	0,	"VPHSUBDrr128", 0, 0x506c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3293 = VPHSUBDrr128
  { 3294,	3,	1,	0,	"VPHSUBDrr64", 0, 0x506c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3294 = VPHSUBDrr64
  { 3295,	7,	1,	0,	"VPHSUBSWrm128", 0|(1<<TID::MayLoad), 0x507c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3295 = VPHSUBSWrm128
  { 3296,	7,	1,	0,	"VPHSUBSWrm64", 0|(1<<TID::MayLoad), 0x507c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3296 = VPHSUBSWrm64
  { 3297,	3,	1,	0,	"VPHSUBSWrr128", 0, 0x507c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3297 = VPHSUBSWrr128
  { 3298,	3,	1,	0,	"VPHSUBSWrr64", 0, 0x507c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3298 = VPHSUBSWrr64
  { 3299,	7,	1,	0,	"VPHSUBWrm128", 0|(1<<TID::MayLoad), 0x505c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3299 = VPHSUBWrm128
  { 3300,	7,	1,	0,	"VPHSUBWrm64", 0|(1<<TID::MayLoad), 0x505c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3300 = VPHSUBWrm64
  { 3301,	3,	1,	0,	"VPHSUBWrr128", 0, 0x505c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3301 = VPHSUBWrr128
  { 3302,	3,	1,	0,	"VPHSUBWrr64", 0, 0x505c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3302 = VPHSUBWrr64
  { 3303,	8,	1,	0,	"VPINSRBrm", 0|(1<<TID::MayLoad), 0x520c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3303 = VPINSRBrm
  { 3304,	4,	1,	0,	"VPINSRBrr", 0, 0x520c02e45ULL, NULL, NULL, NULL, OperandInfo264 },  // Inst #3304 = VPINSRBrr
  { 3305,	8,	1,	0,	"VPINSRDrm", 0|(1<<TID::MayLoad), 0x522c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3305 = VPINSRDrm
  { 3306,	4,	1,	0,	"VPINSRDrr", 0, 0x522c02e45ULL, NULL, NULL, NULL, OperandInfo264 },  // Inst #3306 = VPINSRDrr
  { 3307,	8,	1,	0,	"VPINSRQrm", 0|(1<<TID::MayLoad), 0x722c02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3307 = VPINSRQrm
  { 3308,	4,	1,	0,	"VPINSRQrr", 0, 0x722c02e45ULL, NULL, NULL, NULL, OperandInfo265 },  // Inst #3308 = VPINSRQrr
  { 3309,	8,	1,	0,	"VPINSRWrmi", 0|(1<<TID::MayLoad), 0x5c4c02046ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3309 = VPINSRWrmi
  { 3310,	4,	1,	0,	"VPINSRWrr64i", 0|(1<<TID::UnmodeledSideEffects), 0x5c4c02045ULL, NULL, NULL, NULL, OperandInfo265 },  // Inst #3310 = VPINSRWrr64i
  { 3311,	4,	1,	0,	"VPINSRWrri", 0, 0x5c4c02045ULL, NULL, NULL, NULL, OperandInfo264 },  // Inst #3311 = VPINSRWrri
  { 3312,	7,	1,	0,	"VPMADDUBSWrm128", 0|(1<<TID::MayLoad), 0x504c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3312 = VPMADDUBSWrm128
  { 3313,	7,	1,	0,	"VPMADDUBSWrm64", 0|(1<<TID::MayLoad), 0x504c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3313 = VPMADDUBSWrm64
  { 3314,	3,	1,	0,	"VPMADDUBSWrr128", 0, 0x504c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3314 = VPMADDUBSWrr128
  { 3315,	3,	1,	0,	"VPMADDUBSWrr64", 0, 0x504c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3315 = VPMADDUBSWrr64
  { 3316,	7,	1,	0,	"VPMADDWDrm", 0|(1<<TID::MayLoad), 0x5f5c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3316 = VPMADDWDrm
  { 3317,	3,	1,	0,	"VPMADDWDrr", 0|(1<<TID::Commutable), 0x5f5c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3317 = VPMADDWDrr
  { 3318,	7,	1,	0,	"VPMAXSBrm", 0|(1<<TID::MayLoad), 0x53cc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3318 = VPMAXSBrm
  { 3319,	3,	1,	0,	"VPMAXSBrr", 0|(1<<TID::Commutable), 0x53cc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3319 = VPMAXSBrr
  { 3320,	7,	1,	0,	"VPMAXSDrm", 0|(1<<TID::MayLoad), 0x53dc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3320 = VPMAXSDrm
  { 3321,	3,	1,	0,	"VPMAXSDrr", 0|(1<<TID::Commutable), 0x53dc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3321 = VPMAXSDrr
  { 3322,	7,	1,	0,	"VPMAXSWrm", 0|(1<<TID::MayLoad), 0x5eec00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3322 = VPMAXSWrm
  { 3323,	3,	1,	0,	"VPMAXSWrr", 0|(1<<TID::Commutable), 0x5eec00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3323 = VPMAXSWrr
  { 3324,	7,	1,	0,	"VPMAXUBrm", 0|(1<<TID::MayLoad), 0x5dec00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3324 = VPMAXUBrm
  { 3325,	3,	1,	0,	"VPMAXUBrr", 0|(1<<TID::Commutable), 0x5dec00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3325 = VPMAXUBrr
  { 3326,	7,	1,	0,	"VPMAXUDrm", 0|(1<<TID::MayLoad), 0x53fc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3326 = VPMAXUDrm
  { 3327,	3,	1,	0,	"VPMAXUDrr", 0|(1<<TID::Commutable), 0x53fc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3327 = VPMAXUDrr
  { 3328,	7,	1,	0,	"VPMAXUWrm", 0|(1<<TID::MayLoad), 0x53ec00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3328 = VPMAXUWrm
  { 3329,	3,	1,	0,	"VPMAXUWrr", 0|(1<<TID::Commutable), 0x53ec00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3329 = VPMAXUWrr
  { 3330,	7,	1,	0,	"VPMINSBrm", 0|(1<<TID::MayLoad), 0x538c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3330 = VPMINSBrm
  { 3331,	3,	1,	0,	"VPMINSBrr", 0|(1<<TID::Commutable), 0x538c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3331 = VPMINSBrr
  { 3332,	7,	1,	0,	"VPMINSDrm", 0|(1<<TID::MayLoad), 0x539c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3332 = VPMINSDrm
  { 3333,	3,	1,	0,	"VPMINSDrr", 0|(1<<TID::Commutable), 0x539c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3333 = VPMINSDrr
  { 3334,	7,	1,	0,	"VPMINSWrm", 0|(1<<TID::MayLoad), 0x5eac00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3334 = VPMINSWrm
  { 3335,	3,	1,	0,	"VPMINSWrr", 0|(1<<TID::Commutable), 0x5eac00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3335 = VPMINSWrr
  { 3336,	7,	1,	0,	"VPMINUBrm", 0|(1<<TID::MayLoad), 0x5dac00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3336 = VPMINUBrm
  { 3337,	3,	1,	0,	"VPMINUBrr", 0|(1<<TID::Commutable), 0x5dac00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3337 = VPMINUBrr
  { 3338,	7,	1,	0,	"VPMINUDrm", 0|(1<<TID::MayLoad), 0x53bc00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3338 = VPMINUDrm
  { 3339,	3,	1,	0,	"VPMINUDrr", 0|(1<<TID::Commutable), 0x53bc00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3339 = VPMINUDrr
  { 3340,	7,	1,	0,	"VPMINUWrm", 0|(1<<TID::MayLoad), 0x53ac00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3340 = VPMINUWrm
  { 3341,	3,	1,	0,	"VPMINUWrr", 0|(1<<TID::Commutable), 0x53ac00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3341 = VPMINUWrr
  { 3342,	2,	1,	0,	"VPMOVMSKBr64r", 0|(1<<TID::UnmodeledSideEffects), 0x1d7c00045ULL, NULL, NULL, NULL, OperandInfo89 },  // Inst #3342 = VPMOVMSKBr64r
  { 3343,	2,	1,	0,	"VPMOVMSKBrr", 0, 0x1d7c00045ULL, NULL, NULL, NULL, OperandInfo131 },  // Inst #3343 = VPMOVMSKBrr
  { 3344,	6,	1,	0,	"VPMOVSXBDrm", 0|(1<<TID::MayLoad), 0x121c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3344 = VPMOVSXBDrm
  { 3345,	2,	1,	0,	"VPMOVSXBDrr", 0, 0x121c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3345 = VPMOVSXBDrr
  { 3346,	6,	1,	0,	"VPMOVSXBQrm", 0|(1<<TID::MayLoad), 0x122c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3346 = VPMOVSXBQrm
  { 3347,	2,	1,	0,	"VPMOVSXBQrr", 0, 0x122c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3347 = VPMOVSXBQrr
  { 3348,	6,	1,	0,	"VPMOVSXBWrm", 0|(1<<TID::MayLoad), 0x120c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3348 = VPMOVSXBWrm
  { 3349,	2,	1,	0,	"VPMOVSXBWrr", 0, 0x120c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3349 = VPMOVSXBWrr
  { 3350,	6,	1,	0,	"VPMOVSXDQrm", 0|(1<<TID::MayLoad), 0x125c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3350 = VPMOVSXDQrm
  { 3351,	2,	1,	0,	"VPMOVSXDQrr", 0, 0x125c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3351 = VPMOVSXDQrr
  { 3352,	6,	1,	0,	"VPMOVSXWDrm", 0|(1<<TID::MayLoad), 0x123c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3352 = VPMOVSXWDrm
  { 3353,	2,	1,	0,	"VPMOVSXWDrr", 0, 0x123c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3353 = VPMOVSXWDrr
  { 3354,	6,	1,	0,	"VPMOVSXWQrm", 0|(1<<TID::MayLoad), 0x124c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3354 = VPMOVSXWQrm
  { 3355,	2,	1,	0,	"VPMOVSXWQrr", 0, 0x124c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3355 = VPMOVSXWQrr
  { 3356,	6,	1,	0,	"VPMOVZXBDrm", 0|(1<<TID::MayLoad), 0x131c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3356 = VPMOVZXBDrm
  { 3357,	2,	1,	0,	"VPMOVZXBDrr", 0, 0x131c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3357 = VPMOVZXBDrr
  { 3358,	6,	1,	0,	"VPMOVZXBQrm", 0|(1<<TID::MayLoad), 0x132c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3358 = VPMOVZXBQrm
  { 3359,	2,	1,	0,	"VPMOVZXBQrr", 0, 0x132c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3359 = VPMOVZXBQrr
  { 3360,	6,	1,	0,	"VPMOVZXBWrm", 0|(1<<TID::MayLoad), 0x130c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3360 = VPMOVZXBWrm
  { 3361,	2,	1,	0,	"VPMOVZXBWrr", 0, 0x130c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3361 = VPMOVZXBWrr
  { 3362,	6,	1,	0,	"VPMOVZXDQrm", 0|(1<<TID::MayLoad), 0x135c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3362 = VPMOVZXDQrm
  { 3363,	2,	1,	0,	"VPMOVZXDQrr", 0, 0x135c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3363 = VPMOVZXDQrr
  { 3364,	6,	1,	0,	"VPMOVZXWDrm", 0|(1<<TID::MayLoad), 0x133c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3364 = VPMOVZXWDrm
  { 3365,	2,	1,	0,	"VPMOVZXWDrr", 0, 0x133c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3365 = VPMOVZXWDrr
  { 3366,	6,	1,	0,	"VPMOVZXWQrm", 0|(1<<TID::MayLoad), 0x134c00d46ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3366 = VPMOVZXWQrm
  { 3367,	2,	1,	0,	"VPMOVZXWQrr", 0, 0x134c00d45ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3367 = VPMOVZXWQrr
  { 3368,	7,	1,	0,	"VPMULDQrm", 0|(1<<TID::MayLoad), 0x528c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3368 = VPMULDQrm
  { 3369,	3,	1,	0,	"VPMULDQrr", 0|(1<<TID::Commutable), 0x528c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3369 = VPMULDQrr
  { 3370,	7,	1,	0,	"VPMULHRSWrm128", 0|(1<<TID::MayLoad), 0x50bc02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3370 = VPMULHRSWrm128
  { 3371,	7,	1,	0,	"VPMULHRSWrm64", 0|(1<<TID::MayLoad), 0x50bc02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3371 = VPMULHRSWrm64
  { 3372,	3,	1,	0,	"VPMULHRSWrr128", 0|(1<<TID::Commutable), 0x50bc02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3372 = VPMULHRSWrr128
  { 3373,	3,	1,	0,	"VPMULHRSWrr64", 0|(1<<TID::Commutable), 0x50bc02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3373 = VPMULHRSWrr64
  { 3374,	7,	1,	0,	"VPMULHUWrm", 0|(1<<TID::MayLoad), 0x5e4c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3374 = VPMULHUWrm
  { 3375,	3,	1,	0,	"VPMULHUWrr", 0|(1<<TID::Commutable), 0x5e4c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3375 = VPMULHUWrr
  { 3376,	7,	1,	0,	"VPMULHWrm", 0|(1<<TID::MayLoad), 0x5e5c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3376 = VPMULHWrm
  { 3377,	3,	1,	0,	"VPMULHWrr", 0|(1<<TID::Commutable), 0x5e5c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3377 = VPMULHWrr
  { 3378,	7,	1,	0,	"VPMULLDrm", 0|(1<<TID::MayLoad), 0x540c00d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3378 = VPMULLDrm
  { 3379,	3,	1,	0,	"VPMULLDrr", 0|(1<<TID::Commutable), 0x540c00d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3379 = VPMULLDrr
  { 3380,	7,	1,	0,	"VPMULLWrm", 0|(1<<TID::MayLoad), 0x5d5c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3380 = VPMULLWrm
  { 3381,	3,	1,	0,	"VPMULLWrr", 0|(1<<TID::Commutable), 0x5d5c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3381 = VPMULLWrr
  { 3382,	7,	1,	0,	"VPMULUDQrm", 0|(1<<TID::MayLoad), 0x5f4c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3382 = VPMULUDQrm
  { 3383,	3,	1,	0,	"VPMULUDQrr", 0|(1<<TID::Commutable), 0x5f4c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3383 = VPMULUDQrr
  { 3384,	7,	1,	0,	"VPORrm", 0|(1<<TID::MayLoad), 0x5ebc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3384 = VPORrm
  { 3385,	3,	1,	0,	"VPORrr", 0|(1<<TID::Commutable), 0x5ebc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3385 = VPORrr
  { 3386,	7,	1,	0,	"VPSADBWrm", 0|(1<<TID::MayLoad), 0x5f6c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3386 = VPSADBWrm
  { 3387,	3,	1,	0,	"VPSADBWrr", 0|(1<<TID::Commutable), 0x5f6c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3387 = VPSADBWrr
  { 3388,	7,	1,	0,	"VPSHUFBrm128", 0|(1<<TID::MayLoad), 0x500c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3388 = VPSHUFBrm128
  { 3389,	7,	1,	0,	"VPSHUFBrm64", 0|(1<<TID::MayLoad), 0x500c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3389 = VPSHUFBrm64
  { 3390,	3,	1,	0,	"VPSHUFBrr128", 0, 0x500c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3390 = VPSHUFBrr128
  { 3391,	3,	1,	0,	"VPSHUFBrr64", 0, 0x500c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3391 = VPSHUFBrr64
  { 3392,	7,	1,	0,	"VPSHUFDmi", 0|(1<<TID::MayLoad), 0x170c02046ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3392 = VPSHUFDmi
  { 3393,	3,	1,	0,	"VPSHUFDri", 0, 0x170c02045ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3393 = VPSHUFDri
  { 3394,	7,	1,	0,	"VPSHUFHWmi", 0|(1<<TID::MayLoad), 0x170c02c06ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3394 = VPSHUFHWmi
  { 3395,	3,	1,	0,	"VPSHUFHWri", 0, 0x170c02c05ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3395 = VPSHUFHWri
  { 3396,	7,	1,	0,	"VPSHUFLWmi", 0|(1<<TID::MayLoad), 0x170c02b06ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3396 = VPSHUFLWmi
  { 3397,	3,	1,	0,	"VPSHUFLWri", 0, 0x170c02b05ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3397 = VPSHUFLWri
  { 3398,	7,	1,	0,	"VPSIGNBrm128", 0|(1<<TID::MayLoad), 0x508c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3398 = VPSIGNBrm128
  { 3399,	7,	1,	0,	"VPSIGNBrm64", 0|(1<<TID::MayLoad), 0x508c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3399 = VPSIGNBrm64
  { 3400,	3,	1,	0,	"VPSIGNBrr128", 0, 0x508c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3400 = VPSIGNBrr128
  { 3401,	3,	1,	0,	"VPSIGNBrr64", 0, 0x508c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3401 = VPSIGNBrr64
  { 3402,	7,	1,	0,	"VPSIGNDrm128", 0|(1<<TID::MayLoad), 0x50ac02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3402 = VPSIGNDrm128
  { 3403,	7,	1,	0,	"VPSIGNDrm64", 0|(1<<TID::MayLoad), 0x50ac02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3403 = VPSIGNDrm64
  { 3404,	3,	1,	0,	"VPSIGNDrr128", 0, 0x50ac02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3404 = VPSIGNDrr128
  { 3405,	3,	1,	0,	"VPSIGNDrr64", 0, 0x50ac02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3405 = VPSIGNDrr64
  { 3406,	7,	1,	0,	"VPSIGNWrm128", 0|(1<<TID::MayLoad), 0x509c02d46ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3406 = VPSIGNWrm128
  { 3407,	7,	1,	0,	"VPSIGNWrm64", 0|(1<<TID::MayLoad), 0x509c02d06ULL, NULL, NULL, NULL, OperandInfo262 },  // Inst #3407 = VPSIGNWrm64
  { 3408,	3,	1,	0,	"VPSIGNWrr128", 0, 0x509c02d45ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3408 = VPSIGNWrr128
  { 3409,	3,	1,	0,	"VPSIGNWrr64", 0, 0x509c02d05ULL, NULL, NULL, NULL, OperandInfo263 },  // Inst #3409 = VPSIGNWrr64
  { 3410,	3,	1,	0,	"VPSLLDQri", 0, 0x573c02157ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3410 = VPSLLDQri
  { 3411,	3,	1,	0,	"VPSLLDri", 0, 0x572c02156ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3411 = VPSLLDri
  { 3412,	7,	1,	0,	"VPSLLDrm", 0|(1<<TID::MayLoad), 0x5f2c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3412 = VPSLLDrm
  { 3413,	3,	1,	0,	"VPSLLDrr", 0, 0x5f2c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3413 = VPSLLDrr
  { 3414,	3,	1,	0,	"VPSLLQri", 0, 0x573c02156ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3414 = VPSLLQri
  { 3415,	7,	1,	0,	"VPSLLQrm", 0|(1<<TID::MayLoad), 0x5f3c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3415 = VPSLLQrm
  { 3416,	3,	1,	0,	"VPSLLQrr", 0, 0x5f3c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3416 = VPSLLQrr
  { 3417,	3,	1,	0,	"VPSLLWri", 0, 0x571c02156ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3417 = VPSLLWri
  { 3418,	7,	1,	0,	"VPSLLWrm", 0|(1<<TID::MayLoad), 0x5f1c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3418 = VPSLLWrm
  { 3419,	3,	1,	0,	"VPSLLWrr", 0, 0x5f1c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3419 = VPSLLWrr
  { 3420,	3,	1,	0,	"VPSRADri", 0, 0x572c02154ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3420 = VPSRADri
  { 3421,	7,	1,	0,	"VPSRADrm", 0|(1<<TID::MayLoad), 0x5e2c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3421 = VPSRADrm
  { 3422,	3,	1,	0,	"VPSRADrr", 0, 0x5e2c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3422 = VPSRADrr
  { 3423,	3,	1,	0,	"VPSRAWri", 0, 0x571c02154ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3423 = VPSRAWri
  { 3424,	7,	1,	0,	"VPSRAWrm", 0|(1<<TID::MayLoad), 0x5e1c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3424 = VPSRAWrm
  { 3425,	3,	1,	0,	"VPSRAWrr", 0, 0x5e1c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3425 = VPSRAWrr
  { 3426,	3,	1,	0,	"VPSRLDQri", 0, 0x573c02153ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3426 = VPSRLDQri
  { 3427,	3,	1,	0,	"VPSRLDri", 0, 0x572c02152ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3427 = VPSRLDri
  { 3428,	7,	1,	0,	"VPSRLDrm", 0|(1<<TID::MayLoad), 0x5d2c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3428 = VPSRLDrm
  { 3429,	3,	1,	0,	"VPSRLDrr", 0, 0x5d2c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3429 = VPSRLDrr
  { 3430,	3,	1,	0,	"VPSRLQri", 0, 0x573c02152ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3430 = VPSRLQri
  { 3431,	7,	1,	0,	"VPSRLQrm", 0|(1<<TID::MayLoad), 0x5d3c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3431 = VPSRLQrm
  { 3432,	3,	1,	0,	"VPSRLQrr", 0, 0x5d3c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3432 = VPSRLQrr
  { 3433,	3,	1,	0,	"VPSRLWri", 0, 0x571c02152ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3433 = VPSRLWri
  { 3434,	7,	1,	0,	"VPSRLWrm", 0|(1<<TID::MayLoad), 0x5d1c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3434 = VPSRLWrm
  { 3435,	3,	1,	0,	"VPSRLWrr", 0, 0x5d1c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3435 = VPSRLWrr
  { 3436,	7,	1,	0,	"VPSUBBrm", 0|(1<<TID::MayLoad), 0x5f8c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3436 = VPSUBBrm
  { 3437,	3,	1,	0,	"VPSUBBrr", 0, 0x5f8c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3437 = VPSUBBrr
  { 3438,	7,	1,	0,	"VPSUBDrm", 0|(1<<TID::MayLoad), 0x5fac00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3438 = VPSUBDrm
  { 3439,	3,	1,	0,	"VPSUBDrr", 0, 0x5fac00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3439 = VPSUBDrr
  { 3440,	7,	1,	0,	"VPSUBQrm", 0|(1<<TID::MayLoad), 0x5fbc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3440 = VPSUBQrm
  { 3441,	3,	1,	0,	"VPSUBQrr", 0, 0x5fbc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3441 = VPSUBQrr
  { 3442,	7,	1,	0,	"VPSUBSBrm", 0|(1<<TID::MayLoad), 0x5e8c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3442 = VPSUBSBrm
  { 3443,	3,	1,	0,	"VPSUBSBrr", 0, 0x5e8c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3443 = VPSUBSBrr
  { 3444,	7,	1,	0,	"VPSUBSWrm", 0|(1<<TID::MayLoad), 0x5e9c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3444 = VPSUBSWrm
  { 3445,	3,	1,	0,	"VPSUBSWrr", 0, 0x5e9c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3445 = VPSUBSWrr
  { 3446,	7,	1,	0,	"VPSUBUSBrm", 0|(1<<TID::MayLoad), 0x5d8c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3446 = VPSUBUSBrm
  { 3447,	3,	1,	0,	"VPSUBUSBrr", 0, 0x5d8c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3447 = VPSUBUSBrr
  { 3448,	7,	1,	0,	"VPSUBUSWrm", 0|(1<<TID::MayLoad), 0x5d9c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3448 = VPSUBUSWrm
  { 3449,	3,	1,	0,	"VPSUBUSWrr", 0, 0x5d9c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3449 = VPSUBUSWrr
  { 3450,	7,	1,	0,	"VPSUBWrm", 0|(1<<TID::MayLoad), 0x5f9c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3450 = VPSUBWrm
  { 3451,	3,	1,	0,	"VPSUBWrr", 0, 0x5f9c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3451 = VPSUBWrr
  { 3452,	6,	0,	0,	"VPTESTYrm", 0|(1<<TID::MayLoad), 0x117c00d46ULL, NULL, ImplicitList1, Barriers1, OperandInfo235 },  // Inst #3452 = VPTESTYrm
  { 3453,	2,	0,	0,	"VPTESTYrr", 0, 0x117c00d45ULL, NULL, ImplicitList1, Barriers1, OperandInfo239 },  // Inst #3453 = VPTESTYrr
  { 3454,	6,	0,	0,	"VPTESTrm", 0|(1<<TID::MayLoad), 0x117c00d46ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #3454 = VPTESTrm
  { 3455,	2,	0,	0,	"VPTESTrr", 0, 0x117c00d45ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #3455 = VPTESTrr
  { 3456,	7,	1,	0,	"VPUNPCKHBWrm", 0|(1<<TID::MayLoad), 0x568c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3456 = VPUNPCKHBWrm
  { 3457,	3,	1,	0,	"VPUNPCKHBWrr", 0, 0x568c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3457 = VPUNPCKHBWrr
  { 3458,	7,	1,	0,	"VPUNPCKHDQrm", 0|(1<<TID::MayLoad), 0x56ac00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3458 = VPUNPCKHDQrm
  { 3459,	3,	1,	0,	"VPUNPCKHDQrr", 0, 0x56ac00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3459 = VPUNPCKHDQrr
  { 3460,	7,	1,	0,	"VPUNPCKHQDQrm", 0|(1<<TID::MayLoad), 0x56dc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3460 = VPUNPCKHQDQrm
  { 3461,	3,	1,	0,	"VPUNPCKHQDQrr", 0, 0x56dc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3461 = VPUNPCKHQDQrr
  { 3462,	7,	1,	0,	"VPUNPCKHWDrm", 0|(1<<TID::MayLoad), 0x569c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3462 = VPUNPCKHWDrm
  { 3463,	3,	1,	0,	"VPUNPCKHWDrr", 0, 0x569c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3463 = VPUNPCKHWDrr
  { 3464,	7,	1,	0,	"VPUNPCKLBWrm", 0|(1<<TID::MayLoad), 0x560c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3464 = VPUNPCKLBWrm
  { 3465,	3,	1,	0,	"VPUNPCKLBWrr", 0, 0x560c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3465 = VPUNPCKLBWrr
  { 3466,	7,	1,	0,	"VPUNPCKLDQrm", 0|(1<<TID::MayLoad), 0x562c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3466 = VPUNPCKLDQrm
  { 3467,	3,	1,	0,	"VPUNPCKLDQrr", 0, 0x562c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3467 = VPUNPCKLDQrr
  { 3468,	7,	1,	0,	"VPUNPCKLQDQrm", 0|(1<<TID::MayLoad), 0x56cc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3468 = VPUNPCKLQDQrm
  { 3469,	3,	1,	0,	"VPUNPCKLQDQrr", 0, 0x56cc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3469 = VPUNPCKLQDQrr
  { 3470,	7,	1,	0,	"VPUNPCKLWDrm", 0|(1<<TID::MayLoad), 0x561c00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3470 = VPUNPCKLWDrm
  { 3471,	3,	1,	0,	"VPUNPCKLWDrr", 0, 0x561c00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3471 = VPUNPCKLWDrr
  { 3472,	7,	1,	0,	"VPXORrm", 0|(1<<TID::MayLoad), 0x5efc00146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3472 = VPXORrm
  { 3473,	3,	1,	0,	"VPXORrr", 0|(1<<TID::Commutable), 0x5efc00145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3473 = VPXORrr
  { 3474,	6,	1,	0,	"VRCPPSYm", 0|(1<<TID::MayLoad), 0x153400106ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3474 = VRCPPSYm
  { 3475,	6,	1,	0,	"VRCPPSYm_Int", 0|(1<<TID::MayLoad), 0x153400106ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3475 = VRCPPSYm_Int
  { 3476,	2,	1,	0,	"VRCPPSYr", 0, 0x153400105ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3476 = VRCPPSYr
  { 3477,	2,	1,	0,	"VRCPPSYr_Int", 0, 0x153400105ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3477 = VRCPPSYr_Int
  { 3478,	6,	1,	0,	"VRCPPSm", 0|(1<<TID::MayLoad), 0x153400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3478 = VRCPPSm
  { 3479,	6,	1,	0,	"VRCPPSm_Int", 0|(1<<TID::MayLoad), 0x153400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3479 = VRCPPSm_Int
  { 3480,	2,	1,	0,	"VRCPPSr", 0, 0x153400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3480 = VRCPPSr
  { 3481,	2,	1,	0,	"VRCPPSr_Int", 0, 0x153400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3481 = VRCPPSr_Int
  { 3482,	7,	1,	0,	"VRCPSSm", 0|(1<<TID::UnmodeledSideEffects), 0x553000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #3482 = VRCPSSm
  { 3483,	6,	1,	0,	"VRCPSSm_Int", 0|(1<<TID::MayLoad), 0x553000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3483 = VRCPSSm_Int
  { 3484,	3,	1,	0,	"VRCPSSr", 0|(1<<TID::UnmodeledSideEffects), 0x553000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #3484 = VRCPSSr
  { 3485,	2,	1,	0,	"VRCPSSr_Int", 0, 0x553000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3485 = VRCPSSr_Int
  { 3486,	7,	1,	0,	"VROUNDPDm", 0|(1<<TID::UnmodeledSideEffects), 0x109c02e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3486 = VROUNDPDm
  { 3487,	7,	1,	0,	"VROUNDPDm_Int", 0|(1<<TID::MayLoad), 0x109c02e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3487 = VROUNDPDm_Int
  { 3488,	3,	1,	0,	"VROUNDPDr", 0|(1<<TID::UnmodeledSideEffects), 0x109c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3488 = VROUNDPDr
  { 3489,	3,	1,	0,	"VROUNDPDr_Int", 0, 0x109c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3489 = VROUNDPDr_Int
  { 3490,	7,	1,	0,	"VROUNDPSm", 0|(1<<TID::UnmodeledSideEffects), 0x108002e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3490 = VROUNDPSm
  { 3491,	7,	1,	0,	"VROUNDPSm_Int", 0|(1<<TID::MayLoad), 0x108002e46ULL, NULL, NULL, NULL, OperandInfo44 },  // Inst #3491 = VROUNDPSm_Int
  { 3492,	3,	1,	0,	"VROUNDPSr", 0|(1<<TID::UnmodeledSideEffects), 0x108c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3492 = VROUNDPSr
  { 3493,	3,	1,	0,	"VROUNDPSr_Int", 0, 0x108c02e45ULL, NULL, NULL, NULL, OperandInfo45 },  // Inst #3493 = VROUNDPSr_Int
  { 3494,	8,	1,	0,	"VROUNDSDm", 0|(1<<TID::UnmodeledSideEffects), 0x50bc02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3494 = VROUNDSDm
  { 3495,	8,	1,	0,	"VROUNDSDm_Int", 0|(1<<TID::MayLoad), 0x50bc02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3495 = VROUNDSDm_Int
  { 3496,	4,	1,	0,	"VROUNDSDr", 0|(1<<TID::UnmodeledSideEffects), 0x50bc02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3496 = VROUNDSDr
  { 3497,	4,	1,	0,	"VROUNDSDr_Int", 0, 0x50bc02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3497 = VROUNDSDr_Int
  { 3498,	8,	1,	0,	"VROUNDSSm", 0|(1<<TID::UnmodeledSideEffects), 0x50ac02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3498 = VROUNDSSm
  { 3499,	8,	1,	0,	"VROUNDSSm_Int", 0|(1<<TID::MayLoad), 0x50ac02e46ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3499 = VROUNDSSm_Int
  { 3500,	4,	1,	0,	"VROUNDSSr", 0|(1<<TID::UnmodeledSideEffects), 0x50ac02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3500 = VROUNDSSr
  { 3501,	4,	1,	0,	"VROUNDSSr_Int", 0, 0x50ac02e45ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3501 = VROUNDSSr_Int
  { 3502,	7,	1,	0,	"VROUNDYPDm", 0|(1<<TID::UnmodeledSideEffects), 0x109c02e46ULL, NULL, NULL, NULL, OperandInfo260 },  // Inst #3502 = VROUNDYPDm
  { 3503,	7,	1,	0,	"VROUNDYPDm_Int", 0|(1<<TID::MayLoad), 0x109c02e46ULL, NULL, NULL, NULL, OperandInfo260 },  // Inst #3503 = VROUNDYPDm_Int
  { 3504,	3,	1,	0,	"VROUNDYPDr", 0|(1<<TID::UnmodeledSideEffects), 0x109c02e45ULL, NULL, NULL, NULL, OperandInfo261 },  // Inst #3504 = VROUNDYPDr
  { 3505,	3,	1,	0,	"VROUNDYPDr_Int", 0, 0x109c02e45ULL, NULL, NULL, NULL, OperandInfo261 },  // Inst #3505 = VROUNDYPDr_Int
  { 3506,	7,	1,	0,	"VROUNDYPSm", 0|(1<<TID::UnmodeledSideEffects), 0x108002e46ULL, NULL, NULL, NULL, OperandInfo260 },  // Inst #3506 = VROUNDYPSm
  { 3507,	7,	1,	0,	"VROUNDYPSm_Int", 0|(1<<TID::MayLoad), 0x108002e46ULL, NULL, NULL, NULL, OperandInfo260 },  // Inst #3507 = VROUNDYPSm_Int
  { 3508,	3,	1,	0,	"VROUNDYPSr", 0|(1<<TID::UnmodeledSideEffects), 0x108c02e45ULL, NULL, NULL, NULL, OperandInfo261 },  // Inst #3508 = VROUNDYPSr
  { 3509,	3,	1,	0,	"VROUNDYPSr_Int", 0, 0x108c02e45ULL, NULL, NULL, NULL, OperandInfo261 },  // Inst #3509 = VROUNDYPSr_Int
  { 3510,	6,	1,	0,	"VRSQRTPSYm", 0|(1<<TID::MayLoad), 0x152400106ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3510 = VRSQRTPSYm
  { 3511,	6,	1,	0,	"VRSQRTPSYm_Int", 0|(1<<TID::MayLoad), 0x152400106ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3511 = VRSQRTPSYm_Int
  { 3512,	2,	1,	0,	"VRSQRTPSYr", 0, 0x152400105ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3512 = VRSQRTPSYr
  { 3513,	2,	1,	0,	"VRSQRTPSYr_Int", 0, 0x152400105ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3513 = VRSQRTPSYr_Int
  { 3514,	6,	1,	0,	"VRSQRTPSm", 0|(1<<TID::MayLoad), 0x152400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3514 = VRSQRTPSm
  { 3515,	6,	1,	0,	"VRSQRTPSm_Int", 0|(1<<TID::MayLoad), 0x152400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3515 = VRSQRTPSm_Int
  { 3516,	2,	1,	0,	"VRSQRTPSr", 0, 0x152400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3516 = VRSQRTPSr
  { 3517,	2,	1,	0,	"VRSQRTPSr_Int", 0, 0x152400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3517 = VRSQRTPSr_Int
  { 3518,	7,	1,	0,	"VRSQRTSSm", 0|(1<<TID::UnmodeledSideEffects), 0x552000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #3518 = VRSQRTSSm
  { 3519,	6,	1,	0,	"VRSQRTSSm_Int", 0|(1<<TID::MayLoad), 0x552000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3519 = VRSQRTSSm_Int
  { 3520,	3,	1,	0,	"VRSQRTSSr", 0|(1<<TID::UnmodeledSideEffects), 0x552000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #3520 = VRSQRTSSr
  { 3521,	2,	1,	0,	"VRSQRTSSr_Int", 0, 0x552000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3521 = VRSQRTSSr_Int
  { 3522,	8,	1,	0,	"VSHUFPDYrmi", 0|(1<<TID::MayLoad), 0x5c6802046ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #3522 = VSHUFPDYrmi
  { 3523,	4,	1,	0,	"VSHUFPDYrri", 0, 0x5c6802045ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #3523 = VSHUFPDYrri
  { 3524,	8,	1,	0,	"VSHUFPDrmi", 0|(1<<TID::MayLoad), 0x5c6802046ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3524 = VSHUFPDrmi
  { 3525,	4,	1,	0,	"VSHUFPDrri", 0, 0x5c6802045ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3525 = VSHUFPDrri
  { 3526,	8,	1,	0,	"VSHUFPSYrmi", 0|(1<<TID::MayLoad), 0x5c6402006ULL, NULL, NULL, NULL, OperandInfo229 },  // Inst #3526 = VSHUFPSYrmi
  { 3527,	4,	1,	0,	"VSHUFPSYrri", 0, 0x5c6402005ULL, NULL, NULL, NULL, OperandInfo230 },  // Inst #3527 = VSHUFPSYrri
  { 3528,	8,	1,	0,	"VSHUFPSrmi", 0|(1<<TID::MayLoad), 0x5c6402006ULL, NULL, NULL, NULL, OperandInfo134 },  // Inst #3528 = VSHUFPSrmi
  { 3529,	4,	1,	0,	"VSHUFPSrri", 0, 0x5c6402005ULL, NULL, NULL, NULL, OperandInfo78 },  // Inst #3529 = VSHUFPSrri
  { 3530,	6,	1,	0,	"VSQRTPDYm", 0|(1<<TID::MayLoad), 0x151800146ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3530 = VSQRTPDYm
  { 3531,	6,	1,	0,	"VSQRTPDYm_Int", 0|(1<<TID::MayLoad), 0x151800146ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3531 = VSQRTPDYm_Int
  { 3532,	2,	1,	0,	"VSQRTPDYr", 0, 0x151800145ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3532 = VSQRTPDYr
  { 3533,	2,	1,	0,	"VSQRTPDYr_Int", 0, 0x151800145ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3533 = VSQRTPDYr_Int
  { 3534,	6,	1,	0,	"VSQRTPDm", 0|(1<<TID::MayLoad), 0x151800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3534 = VSQRTPDm
  { 3535,	6,	1,	0,	"VSQRTPDm_Int", 0|(1<<TID::MayLoad), 0x151800146ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3535 = VSQRTPDm_Int
  { 3536,	2,	1,	0,	"VSQRTPDr", 0, 0x151800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3536 = VSQRTPDr
  { 3537,	2,	1,	0,	"VSQRTPDr_Int", 0, 0x151800145ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3537 = VSQRTPDr_Int
  { 3538,	6,	1,	0,	"VSQRTPSYm", 0|(1<<TID::MayLoad), 0x151400106ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3538 = VSQRTPSYm
  { 3539,	6,	1,	0,	"VSQRTPSYm_Int", 0|(1<<TID::MayLoad), 0x151400106ULL, NULL, NULL, NULL, OperandInfo235 },  // Inst #3539 = VSQRTPSYm_Int
  { 3540,	2,	1,	0,	"VSQRTPSYr", 0, 0x151400105ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3540 = VSQRTPSYr
  { 3541,	2,	1,	0,	"VSQRTPSYr_Int", 0, 0x151400105ULL, NULL, NULL, NULL, OperandInfo239 },  // Inst #3541 = VSQRTPSYr_Int
  { 3542,	6,	1,	0,	"VSQRTPSm", 0|(1<<TID::MayLoad), 0x151400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3542 = VSQRTPSm
  { 3543,	6,	1,	0,	"VSQRTPSm_Int", 0|(1<<TID::MayLoad), 0x151400106ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3543 = VSQRTPSm_Int
  { 3544,	2,	1,	0,	"VSQRTPSr", 0, 0x151400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3544 = VSQRTPSr
  { 3545,	2,	1,	0,	"VSQRTPSr_Int", 0, 0x151400105ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3545 = VSQRTPSr_Int
  { 3546,	7,	1,	0,	"VSQRTSDm", 0|(1<<TID::UnmodeledSideEffects), 0x551000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #3546 = VSQRTSDm
  { 3547,	6,	1,	0,	"VSQRTSDm_Int", 0|(1<<TID::MayLoad), 0x551000b06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3547 = VSQRTSDm_Int
  { 3548,	3,	1,	0,	"VSQRTSDr", 0|(1<<TID::UnmodeledSideEffects), 0x551000b05ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #3548 = VSQRTSDr
  { 3549,	2,	1,	0,	"VSQRTSDr_Int", 0, 0x551000b05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3549 = VSQRTSDr_Int
  { 3550,	7,	1,	0,	"VSQRTSSm", 0|(1<<TID::UnmodeledSideEffects), 0x551000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #3550 = VSQRTSSm
  { 3551,	6,	1,	0,	"VSQRTSSm_Int", 0|(1<<TID::MayLoad), 0x551000c06ULL, NULL, NULL, NULL, OperandInfo42 },  // Inst #3551 = VSQRTSSm_Int
  { 3552,	3,	1,	0,	"VSQRTSSr", 0|(1<<TID::UnmodeledSideEffects), 0x551000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #3552 = VSQRTSSr
  { 3553,	2,	1,	0,	"VSQRTSSr_Int", 0, 0x551000c05ULL, NULL, NULL, NULL, OperandInfo43 },  // Inst #3553 = VSQRTSSr_Int
  { 3554,	5,	0,	0,	"VSTMXCSR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1ae40001bULL, NULL, NULL, NULL, OperandInfo34 },  // Inst #3554 = VSTMXCSR
  { 3555,	7,	1,	0,	"VSUBPDYrm", 0|(1<<TID::MayLoad), 0x55c800146ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3555 = VSUBPDYrm
  { 3556,	3,	1,	0,	"VSUBPDYrr", 0, 0x55c800145ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3556 = VSUBPDYrr
  { 3557,	7,	1,	0,	"VSUBPDrm", 0|(1<<TID::MayLoad), 0x55c800146ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3557 = VSUBPDrm
  { 3558,	3,	1,	0,	"VSUBPDrr", 0, 0x55c800145ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3558 = VSUBPDrr
  { 3559,	7,	1,	0,	"VSUBPSYrm", 0|(1<<TID::MayLoad), 0x55c400106ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3559 = VSUBPSYrm
  { 3560,	3,	1,	0,	"VSUBPSYrr", 0, 0x55c400105ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3560 = VSUBPSYrr
  { 3561,	7,	1,	0,	"VSUBPSrm", 0|(1<<TID::MayLoad), 0x55c400106ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3561 = VSUBPSrm
  { 3562,	3,	1,	0,	"VSUBPSrr", 0, 0x55c400105ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3562 = VSUBPSrr
  { 3563,	7,	1,	0,	"VSUBSDrm", 0|(1<<TID::MayLoad), 0x55c000b06ULL, NULL, NULL, NULL, OperandInfo224 },  // Inst #3563 = VSUBSDrm
  { 3564,	7,	1,	0,	"VSUBSDrm_Int", 0|(1<<TID::MayLoad), 0x55c000b06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3564 = VSUBSDrm_Int
  { 3565,	3,	1,	0,	"VSUBSDrr", 0, 0x55c000b05ULL, NULL, NULL, NULL, OperandInfo225 },  // Inst #3565 = VSUBSDrr
  { 3566,	3,	1,	0,	"VSUBSDrr_Int", 0, 0x55c000b05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3566 = VSUBSDrr_Int
  { 3567,	7,	1,	0,	"VSUBSSrm", 0|(1<<TID::MayLoad), 0x55c000c06ULL, NULL, NULL, NULL, OperandInfo226 },  // Inst #3567 = VSUBSSrm
  { 3568,	7,	1,	0,	"VSUBSSrm_Int", 0|(1<<TID::MayLoad), 0x55c000c06ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3568 = VSUBSSrm_Int
  { 3569,	3,	1,	0,	"VSUBSSrr", 0, 0x55c000c05ULL, NULL, NULL, NULL, OperandInfo227 },  // Inst #3569 = VSUBSSrr
  { 3570,	3,	1,	0,	"VSUBSSrr_Int", 0, 0x55c000c05ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3570 = VSUBSSrr_Int
  { 3571,	6,	0,	0,	"VTESTPDYrm", 0|(1<<TID::MayLoad), 0x10fc00d46ULL, NULL, ImplicitList1, Barriers1, OperandInfo235 },  // Inst #3571 = VTESTPDYrm
  { 3572,	2,	0,	0,	"VTESTPDYrr", 0, 0x10fc00d45ULL, NULL, ImplicitList1, Barriers1, OperandInfo239 },  // Inst #3572 = VTESTPDYrr
  { 3573,	6,	0,	0,	"VTESTPDrm", 0|(1<<TID::MayLoad), 0x10fc00d46ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #3573 = VTESTPDrm
  { 3574,	2,	0,	0,	"VTESTPDrr", 0, 0x10fc00d45ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #3574 = VTESTPDrr
  { 3575,	6,	0,	0,	"VTESTPSYrm", 0|(1<<TID::MayLoad), 0x10ec00d46ULL, NULL, ImplicitList1, Barriers1, OperandInfo235 },  // Inst #3575 = VTESTPSYrm
  { 3576,	2,	0,	0,	"VTESTPSYrr", 0, 0x10ec00d45ULL, NULL, ImplicitList1, Barriers1, OperandInfo239 },  // Inst #3576 = VTESTPSYrr
  { 3577,	6,	0,	0,	"VTESTPSrm", 0|(1<<TID::MayLoad), 0x10ec00d46ULL, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #3577 = VTESTPSrm
  { 3578,	2,	0,	0,	"VTESTPSrr", 0, 0x10ec00d45ULL, NULL, ImplicitList1, Barriers1, OperandInfo43 },  // Inst #3578 = VTESTPSrr
  { 3579,	6,	0,	0,	"VUCOMISDrm", 0|(1<<TID::MayLoad), 0x12e800046ULL, NULL, ImplicitList1, Barriers1, OperandInfo92 },  // Inst #3579 = VUCOMISDrm
  { 3580,	2,	0,	0,	"VUCOMISDrr", 0, 0x12e800045ULL, NULL, ImplicitList1, Barriers1, OperandInfo116 },  // Inst #3580 = VUCOMISDrr
  { 3581,	6,	0,	0,	"VUCOMISSrm", 0|(1<<TID::MayLoad), 0x12e400006ULL, NULL, ImplicitList1, Barriers1, OperandInfo90 },  // Inst #3581 = VUCOMISSrm
  { 3582,	2,	0,	0,	"VUCOMISSrr", 0, 0x12e400005ULL, NULL, ImplicitList1, Barriers1, OperandInfo117 },  // Inst #3582 = VUCOMISSrr
  { 3583,	7,	1,	0,	"VUNPCKHPDYrm", 0|(1<<TID::MayLoad), 0x515800046ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3583 = VUNPCKHPDYrm
  { 3584,	3,	1,	0,	"VUNPCKHPDYrr", 0, 0x515800045ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3584 = VUNPCKHPDYrr
  { 3585,	7,	1,	0,	"VUNPCKHPDrm", 0|(1<<TID::MayLoad), 0x515800046ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3585 = VUNPCKHPDrm
  { 3586,	3,	1,	0,	"VUNPCKHPDrr", 0, 0x515800045ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3586 = VUNPCKHPDrr
  { 3587,	7,	1,	0,	"VUNPCKHPSYrm", 0|(1<<TID::MayLoad), 0x515400006ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3587 = VUNPCKHPSYrm
  { 3588,	3,	1,	0,	"VUNPCKHPSYrr", 0, 0x515400005ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3588 = VUNPCKHPSYrr
  { 3589,	7,	1,	0,	"VUNPCKHPSrm", 0|(1<<TID::MayLoad), 0x515400006ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3589 = VUNPCKHPSrm
  { 3590,	3,	1,	0,	"VUNPCKHPSrr", 0, 0x515400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3590 = VUNPCKHPSrr
  { 3591,	7,	1,	0,	"VUNPCKLPDYrm", 0|(1<<TID::MayLoad), 0x514800046ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3591 = VUNPCKLPDYrm
  { 3592,	3,	1,	0,	"VUNPCKLPDYrr", 0, 0x514800045ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3592 = VUNPCKLPDYrr
  { 3593,	7,	1,	0,	"VUNPCKLPDrm", 0|(1<<TID::MayLoad), 0x514800046ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3593 = VUNPCKLPDrm
  { 3594,	3,	1,	0,	"VUNPCKLPDrr", 0, 0x514800045ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3594 = VUNPCKLPDrr
  { 3595,	7,	1,	0,	"VUNPCKLPSYrm", 0|(1<<TID::MayLoad), 0x514400006ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3595 = VUNPCKLPSYrm
  { 3596,	3,	1,	0,	"VUNPCKLPSYrr", 0, 0x514400005ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3596 = VUNPCKLPSYrr
  { 3597,	7,	1,	0,	"VUNPCKLPSrm", 0|(1<<TID::MayLoad), 0x514400006ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3597 = VUNPCKLPSrm
  { 3598,	3,	1,	0,	"VUNPCKLPSrr", 0, 0x514400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3598 = VUNPCKLPSrr
  { 3599,	7,	1,	0,	"VXORPDYrm", 0|(1<<TID::UnmodeledSideEffects), 0x557800046ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3599 = VXORPDYrm
  { 3600,	3,	1,	0,	"VXORPDYrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x557800045ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3600 = VXORPDYrr
  { 3601,	7,	1,	0,	"VXORPDrm", 0|(1<<TID::UnmodeledSideEffects), 0x557800046ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3601 = VXORPDrm
  { 3602,	3,	1,	0,	"VXORPDrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x557800045ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3602 = VXORPDrr
  { 3603,	7,	1,	0,	"VXORPSYrm", 0|(1<<TID::UnmodeledSideEffects), 0x557400006ULL, NULL, NULL, NULL, OperandInfo222 },  // Inst #3603 = VXORPSYrm
  { 3604,	3,	1,	0,	"VXORPSYrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x557400005ULL, NULL, NULL, NULL, OperandInfo223 },  // Inst #3604 = VXORPSYrr
  { 3605,	7,	1,	0,	"VXORPSrm", 0|(1<<TID::UnmodeledSideEffects), 0x557400006ULL, NULL, NULL, NULL, OperandInfo135 },  // Inst #3605 = VXORPSrm
  { 3606,	3,	1,	0,	"VXORPSrr", 0|(1<<TID::Commutable)|(1<<TID::UnmodeledSideEffects), 0x557400005ULL, NULL, NULL, NULL, OperandInfo136 },  // Inst #3606 = VXORPSrr
  { 3607,	0,	0,	0,	"VZEROALL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x1177000001ULL, NULL, NULL, NULL, 0 },  // Inst #3607 = VZEROALL
  { 3608,	0,	0,	0,	"VZEROUPPER", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0x177000001ULL, NULL, NULL, NULL, 0 },  // Inst #3608 = VZEROUPPER
  { 3609,	1,	1,	0,	"V_SET0PD", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x57800160ULL, NULL, NULL, NULL, OperandInfo266 },  // Inst #3609 = V_SET0PD
  { 3610,	1,	1,	0,	"V_SET0PI", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0xefc00160ULL, NULL, NULL, NULL, OperandInfo266 },  // Inst #3610 = V_SET0PI
  { 3611,	1,	1,	0,	"V_SET0PS", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x57400120ULL, NULL, NULL, NULL, OperandInfo266 },  // Inst #3611 = V_SET0PS
  { 3612,	1,	1,	0,	"V_SETALLONES", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0x76c00160ULL, NULL, NULL, NULL, OperandInfo266 },  // Inst #3612 = V_SETALLONES
  { 3613,	0,	0,	0,	"WAIT", 0|(1<<TID::UnmodeledSideEffects), 0x9b000001ULL, NULL, NULL, NULL, 0 },  // Inst #3613 = WAIT
  { 3614,	0,	0,	0,	"WBINVD", 0|(1<<TID::UnmodeledSideEffects), 0x9000101ULL, NULL, NULL, NULL, 0 },  // Inst #3614 = WBINVD
  { 3615,	5,	0,	0,	"WINCALL64m", 0|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Variadic), 0xff00001aULL, ImplicitList4, ImplicitList59, Barriers8, OperandInfo34 },  // Inst #3615 = WINCALL64m
  { 3616,	1,	0,	0,	"WINCALL64pcrel32", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0xe800c001ULL, ImplicitList4, ImplicitList59, Barriers8, OperandInfo2 },  // Inst #3616 = WINCALL64pcrel32
  { 3617,	1,	0,	0,	"WINCALL64r", 0|(1<<TID::Call)|(1<<TID::Variadic), 0xff000012ULL, ImplicitList4, ImplicitList59, Barriers8, OperandInfo65 },  // Inst #3617 = WINCALL64r
  { 3618,	0,	0,	0,	"WRMSR", 0|(1<<TID::UnmodeledSideEffects), 0x30000101ULL, NULL, NULL, NULL, 0 },  // Inst #3618 = WRMSR
  { 3619,	6,	0,	0,	"XADD16rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xc1000144ULL, NULL, NULL, NULL, OperandInfo11 },  // Inst #3619 = XADD16rm
  { 3620,	2,	1,	0,	"XADD16rr", 0|(1<<TID::UnmodeledSideEffects), 0xc1000143ULL, NULL, NULL, NULL, OperandInfo54 },  // Inst #3620 = XADD16rr
  { 3621,	6,	0,	0,	"XADD32rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xc1000104ULL, NULL, NULL, NULL, OperandInfo15 },  // Inst #3621 = XADD32rm
  { 3622,	2,	1,	0,	"XADD32rr", 0|(1<<TID::UnmodeledSideEffects), 0xc1000103ULL, NULL, NULL, NULL, OperandInfo56 },  // Inst #3622 = XADD32rr
  { 3623,	6,	0,	0,	"XADD64rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xc1001104ULL, NULL, NULL, NULL, OperandInfo19 },  // Inst #3623 = XADD64rm
  { 3624,	2,	1,	0,	"XADD64rr", 0|(1<<TID::UnmodeledSideEffects), 0xc1001103ULL, NULL, NULL, NULL, OperandInfo58 },  // Inst #3624 = XADD64rr
  { 3625,	6,	0,	0,	"XADD8rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0xc0000104ULL, NULL, NULL, NULL, OperandInfo24 },  // Inst #3625 = XADD8rm
  { 3626,	2,	1,	0,	"XADD8rr", 0|(1<<TID::UnmodeledSideEffects), 0xc0000103ULL, NULL, NULL, NULL, OperandInfo81 },  // Inst #3626 = XADD8rr
  { 3627,	1,	0,	0,	"XCHG16ar", 0|(1<<TID::UnmodeledSideEffects), 0x90000042ULL, NULL, NULL, NULL, OperandInfo104 },  // Inst #3627 = XCHG16ar
  { 3628,	7,	1,	0,	"XCHG16rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x87000046ULL, NULL, NULL, NULL, OperandInfo13 },  // Inst #3628 = XCHG16rm
  { 3629,	3,	1,	0,	"XCHG16rr", 0|(1<<TID::UnmodeledSideEffects), 0x87000045ULL, NULL, NULL, NULL, OperandInfo14 },  // Inst #3629 = XCHG16rr
  { 3630,	1,	0,	0,	"XCHG32ar", 0|(1<<TID::UnmodeledSideEffects), 0x90000002ULL, NULL, NULL, NULL, OperandInfo64 },  // Inst #3630 = XCHG32ar
  { 3631,	7,	1,	0,	"XCHG32rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x87000006ULL, NULL, NULL, NULL, OperandInfo17 },  // Inst #3631 = XCHG32rm
  { 3632,	3,	1,	0,	"XCHG32rr", 0|(1<<TID::UnmodeledSideEffects), 0x87000005ULL, NULL, NULL, NULL, OperandInfo18 },  // Inst #3632 = XCHG32rr
  { 3633,	1,	0,	0,	"XCHG64ar", 0|(1<<TID::UnmodeledSideEffects), 0x90001002ULL, NULL, NULL, NULL, OperandInfo65 },  // Inst #3633 = XCHG64ar
  { 3634,	7,	1,	0,	"XCHG64rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x87001006ULL, NULL, NULL, NULL, OperandInfo21 },  // Inst #3634 = XCHG64rm
  { 3635,	3,	1,	0,	"XCHG64rr", 0|(1<<TID::UnmodeledSideEffects), 0x87001005ULL, NULL, NULL, NULL, OperandInfo22 },  // Inst #3635 = XCHG64rr
  { 3636,	7,	1,	0,	"XCHG8rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x86000006ULL, NULL, NULL, NULL, OperandInfo26 },  // Inst #3636 = XCHG8rm
  { 3637,	3,	1,	0,	"XCHG8rr", 0|(1<<TID::UnmodeledSideEffects), 0x86000005ULL, NULL, NULL, NULL, OperandInfo27 },  // Inst #3637 = XCHG8rr
  { 3638,	1,	0,	0,	"XCH_F", 0|(1<<TID::UnmodeledSideEffects), 0xc8000402ULL, NULL, NULL, NULL, OperandInfo35 },  // Inst #3638 = XCH_F
  { 3639,	0,	0,	0,	"XLAT", 0|(1<<TID::UnmodeledSideEffects), 0xd7000001ULL, NULL, NULL, NULL, 0 },  // Inst #3639 = XLAT
  { 3640,	1,	0,	0,	"XOR16i16", 0|(1<<TID::UnmodeledSideEffects), 0x35006041ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #3640 = XOR16i16
  { 3641,	6,	0,	0,	"XOR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100605eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #3641 = XOR16mi
  { 3642,	6,	0,	0,	"XOR16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300205eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #3642 = XOR16mi8
  { 3643,	6,	0,	0,	"XOR16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x31000044ULL, NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #3643 = XOR16mr
  { 3644,	3,	1,	0,	"XOR16ri", 0, 0x81006056ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #3644 = XOR16ri
  { 3645,	3,	1,	0,	"XOR16ri8", 0, 0x83002056ULL, NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #3645 = XOR16ri8
  { 3646,	7,	1,	0,	"XOR16rm", 0|(1<<TID::MayLoad), 0x33000046ULL, NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #3646 = XOR16rm
  { 3647,	3,	1,	0,	"XOR16rr", 0|(1<<TID::Commutable), 0x31000043ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #3647 = XOR16rr
  { 3648,	3,	1,	0,	"XOR16rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x33000045ULL, NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #3648 = XOR16rr_REV
  { 3649,	1,	0,	0,	"XOR32i32", 0|(1<<TID::UnmodeledSideEffects), 0x3500a001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #3649 = XOR32i32
  { 3650,	6,	0,	0,	"XOR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100a01eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #3650 = XOR32mi
  { 3651,	6,	0,	0,	"XOR32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300201eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #3651 = XOR32mi8
  { 3652,	6,	0,	0,	"XOR32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x31000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #3652 = XOR32mr
  { 3653,	3,	1,	0,	"XOR32ri", 0, 0x8100a016ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #3653 = XOR32ri
  { 3654,	3,	1,	0,	"XOR32ri8", 0, 0x83002016ULL, NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #3654 = XOR32ri8
  { 3655,	7,	1,	0,	"XOR32rm", 0|(1<<TID::MayLoad), 0x33000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #3655 = XOR32rm
  { 3656,	3,	1,	0,	"XOR32rr", 0|(1<<TID::Commutable), 0x31000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #3656 = XOR32rr
  { 3657,	3,	1,	0,	"XOR32rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x33000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #3657 = XOR32rr_REV
  { 3658,	1,	0,	0,	"XOR64i32", 0|(1<<TID::UnmodeledSideEffects), 0x3500b001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #3658 = XOR64i32
  { 3659,	6,	0,	0,	"XOR64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8100b01eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #3659 = XOR64mi32
  { 3660,	6,	0,	0,	"XOR64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8300301eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #3660 = XOR64mi8
  { 3661,	6,	0,	0,	"XOR64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x31001004ULL, NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #3661 = XOR64mr
  { 3662,	3,	1,	0,	"XOR64ri32", 0, 0x8100b016ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #3662 = XOR64ri32
  { 3663,	3,	1,	0,	"XOR64ri8", 0, 0x83003016ULL, NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #3663 = XOR64ri8
  { 3664,	7,	1,	0,	"XOR64rm", 0|(1<<TID::MayLoad), 0x33001006ULL, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #3664 = XOR64rm
  { 3665,	3,	1,	0,	"XOR64rr", 0|(1<<TID::Commutable), 0x31001003ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #3665 = XOR64rr
  { 3666,	3,	1,	0,	"XOR64rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x33001005ULL, NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #3666 = XOR64rr_REV
  { 3667,	1,	0,	0,	"XOR8i8", 0|(1<<TID::UnmodeledSideEffects), 0x34002001ULL, NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #3667 = XOR8i8
  { 3668,	6,	0,	0,	"XOR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x8000201eULL, NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #3668 = XOR8mi
  { 3669,	6,	0,	0,	"XOR8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0x30000004ULL, NULL, ImplicitList1, Barriers1, OperandInfo24 },  // Inst #3669 = XOR8mr
  { 3670,	3,	1,	0,	"XOR8ri", 0, 0x80002016ULL, NULL, ImplicitList1, Barriers1, OperandInfo25 },  // Inst #3670 = XOR8ri
  { 3671,	7,	1,	0,	"XOR8rm", 0|(1<<TID::MayLoad), 0x32000006ULL, NULL, ImplicitList1, Barriers1, OperandInfo26 },  // Inst #3671 = XOR8rm
  { 3672,	3,	1,	0,	"XOR8rr", 0|(1<<TID::Commutable), 0x30000003ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #3672 = XOR8rr
  { 3673,	3,	1,	0,	"XOR8rr_REV", 0|(1<<TID::UnmodeledSideEffects), 0x32000005ULL, NULL, ImplicitList1, Barriers1, OperandInfo27 },  // Inst #3673 = XOR8rr_REV
  { 3674,	7,	1,	0,	"XORPDrm", 0|(1<<TID::MayLoad), 0x57800146ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #3674 = XORPDrm
  { 3675,	3,	1,	0,	"XORPDrr", 0|(1<<TID::Commutable), 0x57800145ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #3675 = XORPDrr
  { 3676,	7,	1,	0,	"XORPSrm", 0|(1<<TID::MayLoad), 0x57400106ULL, NULL, NULL, NULL, OperandInfo28 },  // Inst #3676 = XORPSrm
  { 3677,	3,	1,	0,	"XORPSrr", 0|(1<<TID::Commutable), 0x57400105ULL, NULL, NULL, NULL, OperandInfo29 },  // Inst #3677 = XORPSrr
};
} // End llvm namespace 
