libName ""
libDirs ""
extDirs ".v"
langName "Verilog"
libFiles ""
viewName "module"
