Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 2/Lab2_HIILBORN_KOPP 3/tb_digital_clock_isim_translate.exe -prj C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 2/Lab2_HIILBORN_KOPP 3/tb_digital_clock_translate.prj work.tb_digital_clock 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 2/Lab2_HIILBORN_KOPP 3/tb_digital_clock.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 2/Lab2_HIILBORN_KOPP 3/tb_digital_clock.vhd" Line 86: <digital_clock> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 2/Lab2_HIILBORN_KOPP 3/tb_digital_clock.vhd" Line 86. Instance digital_clock is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavior of entity tb_digital_clock
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Users/Brendon/Dropbox/BH BK share/ENEL 453/Labs/Lab 2/Lab2_HIILBORN_KOPP 3/tb_digital_clock_isim_translate.exe
Fuse Memory Usage: 29728 KB
Fuse CPU Usage: 373 ms
