LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all; 

ENTITY MOL IS

PORT ( 
       B0AR,B1AR,B2AR,B3AR,B4AR,B5AR,B6AR,B7AR: IN SIGNED(19 downto 0);
		 B0AI,B1AI,B2AI,B3AI,B4AI,B5AI,B6AI,B7AI: IN SIGNED(19 downto 0);
		 B0BR,B1BR,B2BR,B3BR,B4BR,B5BR,B6BR,B7BR: IN SIGNED(19 downto 0);
		 B0BI,B1BI,B2BI,B3BI,B4BI,B5BI,B6BI,B7BI: IN SIGNED(19 downto 0);
       START: OUT std_logic);
END MOL;

ARCHITECTURE behav OF MOL IS

SIGNAL B0ARS,B1ARS,B2ARS,B3ARS,B4ARS,B5ARS,B6ARS,B7ARS: STD_LOGIC_VECTOR(19 downto 0);


B0ARS<= std_logic_vector(BOAR);

BEGIN

START<= BOARS(19 downto 0)OR BOARS(19 downto 0) ;

end behav;