Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 11:26:43 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.035                                                                           
  Arrival (ns):                6.543                                                                           
  Required (ns):               6.508                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[4]
  Delay (ns):                  0.766                                                                           
  Slack (ns):                  0.036                                                                           
  Arrival (ns):                5.143                                                                           
  Required (ns):               5.107                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.683                                                                           
  Slack (ns):                  0.068                                                                           
  Arrival (ns):                5.060                                                                           
  Required (ns):               4.992                                                                           

Path 4
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.078                                                                           
  Arrival (ns):                6.401                                                                           
  Required (ns):               6.323                                                                           

Path 5
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][34]:D
  Delay (ns):                  0.367                                                                           
  Slack (ns):                  0.082                                                                           
  Arrival (ns):                6.587                                                                           
  Required (ns):               6.505                                                                           

Path 6
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][32]:D
  Delay (ns):                  0.376                                                                           
  Slack (ns):                  0.083                                                                           
  Arrival (ns):                6.596                                                                           
  Required (ns):               6.513                                                                           

Path 7
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][22]:D
  Delay (ns):                  0.364                                                                           
  Slack (ns):                  0.087                                                                           
  Arrival (ns):                6.592                                                                           
  Required (ns):               6.505                                                                           

Path 8
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.398                                                                           
  Slack (ns):                  0.114                                                                           
  Arrival (ns):                6.615                                                                           
  Required (ns):               6.501                                                                           

Path 9
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[5]
  Delay (ns):                  0.848                                                                           
  Slack (ns):                  0.115                                                                           
  Arrival (ns):                5.225                                                                           
  Required (ns):               5.110                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.383                                                                           
  Slack (ns):                  0.141                                                                           
  Arrival (ns):                6.499                                                                           
  Required (ns):               6.358                                                                           

Path 11
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][23]:D
  Delay (ns):                  0.441                                                                           
  Slack (ns):                  0.147                                                                           
  Arrival (ns):                6.660                                                                           
  Required (ns):               6.513                                                                           

Path 12
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][10]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  0.150                                                                           
  Arrival (ns):                6.662                                                                           
  Required (ns):               6.512                                                                           

Path 13
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][33]:D
  Delay (ns):                  0.449                                                                           
  Slack (ns):                  0.155                                                                           
  Arrival (ns):                6.668                                                                           
  Required (ns):               6.513                                                                           

Path 14
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.398                                                                           
  Slack (ns):                  0.156                                                                           
  Arrival (ns):                6.488                                                                           
  Required (ns):               6.332                                                                           

Path 15
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][11]:D
  Delay (ns):                  0.434                                                                           
  Slack (ns):                  0.158                                                                           
  Arrival (ns):                6.670                                                                           
  Required (ns):               6.512                                                                           

Path 16
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[10]
  Delay (ns):                  0.838                                                                           
  Slack (ns):                  0.159                                                                           
  Arrival (ns):                5.215                                                                           
  Required (ns):               5.056                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][32]:D
  Delay (ns):                  0.445                                                                           
  Slack (ns):                  0.160                                                                           
  Arrival (ns):                6.665                                                                           
  Required (ns):               6.505                                                                           

Path 18
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][18]:D
  Delay (ns):                  0.445                                                                           
  Slack (ns):                  0.160                                                                           
  Arrival (ns):                6.673                                                                           
  Required (ns):               6.513                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_3:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.161                                                                           
  Arrival (ns):                6.512                                                                           
  Required (ns):               6.351                                                                           

Path 20
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:D
  Delay (ns):                  0.450                                                                           
  Slack (ns):                  0.166                                                                           
  Arrival (ns):                6.667                                                                           
  Required (ns):               6.501                                                                           

Path 21
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][21]:D
  Delay (ns):                  0.446                                                                           
  Slack (ns):                  0.169                                                                           
  Arrival (ns):                6.673                                                                           
  Required (ns):               6.504                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.419                                                                           
  Slack (ns):                  0.178                                                                           
  Arrival (ns):                6.520                                                                           
  Required (ns):               6.342                                                                           

Path 23
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.456                                                                           
  Slack (ns):                  0.178                                                                           
  Arrival (ns):                6.679                                                                           
  Required (ns):               6.501                                                                           

Path 24
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[8]
  Delay (ns):                  0.734                                                                           
  Slack (ns):                  0.185                                                                           
  Arrival (ns):                5.118                                                                           
  Required (ns):               4.933                                                                           

Path 25
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:D
  Delay (ns):                  0.420                                                                           
  Slack (ns):                  0.187                                                                           
  Arrival (ns):                6.521                                                                           
  Required (ns):               6.334                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[29]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[28]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  0.190                                                                           
  Arrival (ns):                6.515                                                                           
  Required (ns):               6.325                                                                           

Path 27
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[3]
  Delay (ns):                  0.779                                                                           
  Slack (ns):                  0.199                                                                           
  Arrival (ns):                5.155                                                                           
  Required (ns):               4.956                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][12]:D
  Delay (ns):                  0.511                                                                           
  Slack (ns):                  0.217                                                                           
  Arrival (ns):                6.738                                                                           
  Required (ns):               6.521                                                                           

Path 29
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.828                                                                           
  Slack (ns):                  0.217                                                                           
  Arrival (ns):                5.205                                                                           
  Required (ns):               4.988                                                                           

Path 30
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[14]:D
  Delay (ns):                  0.465                                                                           
  Slack (ns):                  0.217                                                                           
  Arrival (ns):                6.557                                                                           
  Required (ns):               6.340                                                                           

Path 31
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][1]:D
  Delay (ns):                  0.503                                                                           
  Slack (ns):                  0.218                                                                           
  Arrival (ns):                6.735                                                                           
  Required (ns):               6.517                                                                           

Path 32
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[2]
  Delay (ns):                  0.786                                                                           
  Slack (ns):                  0.219                                                                           
  Arrival (ns):                5.157                                                                           
  Required (ns):               4.938                                                                           

Path 33
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.847                                                                           
  Slack (ns):                  0.219                                                                           
  Arrival (ns):                5.224                                                                           
  Required (ns):               5.005                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][34]:D
  Delay (ns):                  0.512                                                                           
  Slack (ns):                  0.219                                                                           
  Arrival (ns):                6.732                                                                           
  Required (ns):               6.513                                                                           

Path 35
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][22]:D
  Delay (ns):                  0.509                                                                           
  Slack (ns):                  0.224                                                                           
  Arrival (ns):                6.737                                                                           
  Required (ns):               6.513                                                                           

Path 36
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[4]
  Delay (ns):                  0.824                                                                           
  Slack (ns):                  0.227                                                                           
  Arrival (ns):                5.208                                                                           
  Required (ns):               4.981                                                                           

Path 37
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.468                                                                           
  Slack (ns):                  0.227                                                                           
  Arrival (ns):                6.569                                                                           
  Required (ns):               6.342                                                                           

Path 38
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.477                                                                           
  Slack (ns):                  0.230                                                                           
  Arrival (ns):                6.569                                                                           
  Required (ns):               6.339                                                                           

Path 39
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_2:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.474                                                                           
  Slack (ns):                  0.232                                                                           
  Arrival (ns):                6.590                                                                           
  Required (ns):               6.358                                                                           

Path 40
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[9]
  Delay (ns):                  0.839                                                                           
  Slack (ns):                  0.235                                                                           
  Arrival (ns):                5.210                                                                           
  Required (ns):               4.975                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:D
  Delay (ns):                  0.479                                                                           
  Slack (ns):                  0.236                                                                           
  Arrival (ns):                6.594                                                                           
  Required (ns):               6.358                                                                           

Path 42
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:D
  Delay (ns):                  0.478                                                                           
  Slack (ns):                  0.237                                                                           
  Arrival (ns):                6.570                                                                           
  Required (ns):               6.333                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[27]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:D
  Delay (ns):                  0.473                                                                           
  Slack (ns):                  0.238                                                                           
  Arrival (ns):                6.571                                                                           
  Required (ns):               6.333                                                                           

Path 44
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[20]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[19]:D
  Delay (ns):                  0.477                                                                           
  Slack (ns):                  0.241                                                                           
  Arrival (ns):                6.574                                                                           
  Required (ns):               6.333                                                                           

Path 45
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][31]:D
  Delay (ns):                  0.519                                                                           
  Slack (ns):                  0.242                                                                           
  Arrival (ns):                6.746                                                                           
  Required (ns):               6.504                                                                           

Path 46
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[13]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:D
  Delay (ns):                  0.486                                                                           
  Slack (ns):                  0.244                                                                           
  Arrival (ns):                6.597                                                                           
  Required (ns):               6.353                                                                           

Path 47
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  0.244                                                                           
  Arrival (ns):                6.601                                                                           
  Required (ns):               6.357                                                                           

Path 48
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  0.250                                                                           
  Arrival (ns):                6.595                                                                           
  Required (ns):               6.345                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.494                                                                           
  Slack (ns):                  0.252                                                                           
  Arrival (ns):                6.618                                                                           
  Required (ns):               6.366                                                                           

Path 50
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.487                                                                           
  Slack (ns):                  0.252                                                                           
  Arrival (ns):                6.603                                                                           
  Required (ns):               6.351                                                                           

Path 51
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[5]
  Delay (ns):                  0.839                                                                           
  Slack (ns):                  0.264                                                                           
  Arrival (ns):                5.200                                                                           
  Required (ns):               4.936                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[37]:D
  Delay (ns):                  0.510                                                                           
  Slack (ns):                  0.268                                                                           
  Arrival (ns):                6.629                                                                           
  Required (ns):               6.361                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.534                                                                           
  Slack (ns):                  0.275                                                                           
  Arrival (ns):                6.628                                                                           
  Required (ns):               6.353                                                                           

Path 54
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.530                                                                           
  Slack (ns):                  0.289                                                                           
  Arrival (ns):                6.631                                                                           
  Required (ns):               6.342                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][23]:D
  Delay (ns):                  0.585                                                                           
  Slack (ns):                  0.292                                                                           
  Arrival (ns):                6.804                                                                           
  Required (ns):               6.512                                                                           

Path 56
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[10]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_10:D
  Delay (ns):                  0.305                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                3.865                                                                           
  Required (ns):               3.572                                                                           

Path 57
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[29]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[29]:D
  Delay (ns):                  0.305                                                                           
  Slack (ns):                  0.294                                                                           
  Arrival (ns):                3.853                                                                           
  Required (ns):               3.559                                                                           

Path 58
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][10]:D
  Delay (ns):                  0.579                                                                           
  Slack (ns):                  0.294                                                                           
  Arrival (ns):                6.815                                                                           
  Required (ns):               6.521                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[31]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[31]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.560                                                                           

Path 60
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[29]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[28]:D
  Delay (ns):                  0.538                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                6.623                                                                           
  Required (ns):               6.325                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.539                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                6.643                                                                           
  Required (ns):               6.345                                                                           

Path 62
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[12]
  Delay (ns):                  0.840                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                5.201                                                                           
  Required (ns):               4.902                                                                           

Path 63
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_ctrl_fence_i:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_ctrl_fence_i:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.571                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[5]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[5]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.853                                                                           
  Required (ns):               3.553                                                                           

Path 65
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin3:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.579                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_9:D
  Delay (ns):                  0.303                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.564                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[26]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[26]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.559                                                                           

Path 68
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[6]
  Delay (ns):                  0.838                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                5.214                                                                           
  Required (ns):               4.913                                                                           

Path 69
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[20]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.571                                                                           

Path 70
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif2_core_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.881                                                                           
  Required (ns):               3.580                                                                           

Path 71
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[2]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.566                                                                           

Path 72
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin3:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.573                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_victim_tag[18]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/probe_bits_addr_block[25]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.567                                                                           

Path 74
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.558                                                                           

Path 75
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled_clk_base:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.881                                                                           
  Required (ns):               3.579                                                                           

Path 76
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr_enable_rcosc:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                5.582                                                                           
  Required (ns):               5.280                                                                           

Path 77
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[2]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.577                                                                           

Path 78
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.554                                                                           

Path 79
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][11]:D
  Delay (ns):                  0.588                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                6.824                                                                           
  Required (ns):               6.521                                                                           

Path 80
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[24]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_17:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.566                                                                           

Path 81
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_2:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.568                                                                           

Path 82
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.884                                                                           
  Required (ns):               3.580                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][21]:D
  Delay (ns):                  0.590                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                6.817                                                                           
  Required (ns):               6.513                                                                           

Path 84
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_6:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.553                                                                           

Path 85
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[1]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.572                                                                           

Path 86
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.850                                                                           
  Required (ns):               3.546                                                                           

Path 87
  From:                        CORESPI_0/USPI/UCC/msrxs_strobe:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.568                                                                           

Path 88
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][12]:D
  Delay (ns):                  0.590                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                6.817                                                                           
  Required (ns):               6.512                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_inst[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_inst[12]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.568                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[19]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[19]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.883                                                                           
  Required (ns):               3.577                                                                           

Path 91
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.886                                                                           
  Required (ns):               3.580                                                                           

Path 92
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.854                                                                           
  Required (ns):               3.548                                                                           

Path 93
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.855                                                                           
  Required (ns):               3.548                                                                           

Path 94
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[20]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[20]:D
  Delay (ns):                  0.327                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.885                                                                           
  Required (ns):               3.578                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[12]:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.559                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][33]:D
  Delay (ns):                  0.592                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                6.811                                                                           
  Required (ns):               6.504                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[30]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[30]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.559                                                                           

Path 98
  From:                        CORESPI_0/USPI/UCC/data_rx_q1:CLK
  To:                          CORESPI_0/USPI/UCC/data_rx_q2:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.875                                                                           
  Required (ns):               3.567                                                                           

Path 99
  From:                        CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.560                                                                           

Path 100
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.888                                                                           
  Required (ns):               3.580                                                                           

