{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520592036538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520592036542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 14:10:36 2018 " "Processing started: Fri Mar 09 14:10:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520592036542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592036542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592036542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520592036915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/mux8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bank_register " "Found entity 1: bank_register" {  } { { "bank_register.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signal_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signal_decoder " "Found entity 1: signal_decoder" {  } { { "signal_decoder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/signal_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file address_handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 address_handler " "Found entity 1: address_handler" {  } { { "address_handler.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/address_handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bank_register " "Elaborating entity \"bank_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520592047683 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst14 " "Block or symbol \"NOT\" of instance \"inst14\" overlaps another block or symbol" {  } { { "bank_register.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { { 488 216 264 520 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1520592047684 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "bank_register.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { { 520 216 264 552 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1520592047684 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "bank_register.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { { 552 216 264 584 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1520592047685 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "bank_register.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { { 584 216 264 616 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1520592047685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst8 " "Elaborating entity \"mux8\" for hierarchy \"mux8:inst8\"" {  } { { "bank_register.bdf" "inst8" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { { 400 1296 1608 592 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX mux8:inst8\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"mux8:inst8\|BUSMUX:inst6\"" {  } { { "mux8.bdf" "inst6" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux8:inst8\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"mux8:inst8\|BUSMUX:inst6\"" {  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux8:inst8\|BUSMUX:inst6 " "Instantiated megafunction \"mux8:inst8\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520592047709 ""}  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520592047709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux8:inst8\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"mux8:inst8\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mux8:inst8\|BUSMUX:inst6\|lpm_mux:\$00000 mux8:inst8\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"mux8:inst8\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"mux8:inst8\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "mux8.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/mux8.bdf" { { 352 1288 1400 440 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW2/Q6/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520592047777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592047777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d mux8:inst8\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"mux8:inst8\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst7 " "Elaborating entity \"register\" for hierarchy \"register:inst7\"" {  } { { "bank_register.bdf" "inst7" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { { 688 864 1072 816 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_decoder signal_decoder:inst11 " "Elaborating entity \"signal_decoder\" for hierarchy \"signal_decoder:inst11\"" {  } { { "bank_register.bdf" "inst11" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/bank_register.bdf" { { 768 32 240 960 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder signal_decoder:inst11\|decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"signal_decoder:inst11\|decoder:inst\"" {  } { { "signal_decoder.bdf" "inst" { Schematic "D:/University/Courses/Computer Architecture/HW2/Q6/signal_decoder.bdf" { { 152 264 472 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592047802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520592048439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520592048913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520592048913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "367 " "Implemented 367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520592048958 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520592048958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520592048958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520592048958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "895 " "Peak virtual memory: 895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520592048977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 14:10:48 2018 " "Processing ended: Fri Mar 09 14:10:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520592048977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520592048977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520592048977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520592048977 ""}
